Analysis & Synthesis report for TopDE
Sat Jun 02 03:05:03 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TopDE|IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state
 12. State Machine - |TopDE|IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state
 13. State Machine - |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|s_ps2_transceiver
 14. State Machine - |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 15. State Machine - |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 16. State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1
 24. Source assignments for DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|altsyncram_94j2:altsyncram1
 25. Source assignments for CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|altsyncram_q2k2:altsyncram1
 26. Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1
 27. Source assignments for CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|altsyncram_46j2:altsyncram1
 28. Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated
 29. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated
 30. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated
 31. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_ur51:auto_generated
 32. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_vr51:auto_generated
 33. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_0s51:auto_generated
 34. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_1s51:auto_generated
 35. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_2s51:auto_generated
 36. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_3s51:auto_generated
 37. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_4s51:auto_generated
 38. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_5s51:auto_generated
 39. Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i
 40. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI
 41. Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0
 47. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i
 48. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3
 50. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4
 51. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1
 54. Parameter Settings for User Entity Instance: MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out
 55. Parameter Settings for User Entity Instance: IrDA_Interface:IrDA0|IrDA_receiver:IrDArx
 56. Parameter Settings for User Entity Instance: IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx
 57. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0
 58. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0
 59. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0
 60. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0
 61. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0
 62. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0
 63. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0
 64. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0
 65. altsyncram Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "lfsr_interface:lfsr0|lfsr_word:lfsr"
 67. Port Connectivity Checks: "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda"
 68. Port Connectivity Checks: "IrDA_decoder:IrDA_decoder0"
 69. Port Connectivity Checks: "IrDA_Interface:IrDA0|IrDA_receiver:IrDArx"
 70. Port Connectivity Checks: "IrDA_Interface:IrDA0"
 71. Port Connectivity Checks: "MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1"
 72. Port Connectivity Checks: "MousePS2_Interface:Mouse0|mouse_hugo:mouse1"
 73. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"
 74. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer"
 75. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable"
 76. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController"
 77. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1"
 78. Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"
 79. Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"
 80. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA"
 81. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx"
 82. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"
 83. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Control:CtrUNI"
 84. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MemLoad0"
 85. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemStore:MemStore0"
 86. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit"
 87. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor"
 88. Port Connectivity Checks: "CPU:CPU0"
 89. Port Connectivity Checks: "CLOCK_Interface:CLOCK0"
 90. In-System Memory Content Editor Settings
 91. Post-Synthesis Netlist Statistics for Top Partition
 92. Elapsed Time Per Partition
 93. Analysis & Synthesis Messages
 94. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jun 02 03:05:03 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2336                                        ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 930,816                                     ;
; Total DSP Blocks                ; 18                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; de1_text.mif                                                       ; yes             ; User Memory Initialization File                       ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/de1_text.mif                                                       ;             ;
; de1_data.mif                                                       ; yes             ; User Memory Initialization File                       ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/de1_data.mif                                                       ;             ;
; CPU/Imm_Generator.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Imm_Generator.v                                                ;             ;
; CPU/Parametros.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Parametros.v                                                   ;             ;
; CPU/Ctrl_Transf.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Ctrl_Transf.v                                                  ;             ;
; CPU/Control.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Control.v                                                      ;             ;
; TopDE.v                                                            ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v                                                            ;             ;
; CPU/CPU.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/CPU.v                                                          ;             ;
; CPU/Datapath_UNI.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v                                                 ;             ;
; CPU/ALU.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/ALU.v                                                          ;             ;
; CPU/ALUControl.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/ALUControl.v                                                   ;             ;
; CPU/Registers.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Registers.v                                                    ;             ;
; Memoria/MemStore.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/MemStore.v                                                 ;             ;
; Memoria/MemLoad.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/MemLoad.v                                                  ;             ;
; Memoria/DataMemory_Interface.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/DataMemory_Interface.v                                     ;             ;
; Memoria/CodeMemory_Interface.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v                                     ;             ;
; Memoria/BootBlock.v                                                ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/BootBlock.v                                                ;             ;
; Memoria/SysCodeBlock.v                                             ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysCodeBlock.v                                             ;             ;
; Memoria/SysDataBlock.v                                             ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysDataBlock.v                                             ;             ;
; Memoria/UserCodeBlock.v                                            ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserCodeBlock.v                                            ;             ;
; Memoria/UserDataBlock.v                                            ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserDataBlock.v                                            ;             ;
; VGA/VgaAdapter.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaAdapter.v                                                   ;             ;
; VGA/VGA_Interface.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VGA_Interface.v                                                ;             ;
; VGA/RegDisplay.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/RegDisplay.v                                                   ;             ;
; VGA/HexFont.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/HexFont.v                                                      ;             ;
; VGA/MemoryVGA.v                                                    ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/MemoryVGA.v                                                    ;             ;
; VGA/VgaPll.v                                                       ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaPll.v                                                       ; VgaPll      ;
; VGA/VgaPll/VgaPll_0002.v                                           ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaPll/VgaPll_0002.v                                           ; VgaPll      ;
; Tempo/reset_delay.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/reset_delay.v                                                ;             ;
; Tempo/oneshot.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/oneshot.v                                                    ;             ;
; Tempo/Break_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/Break_Interface.v                                            ;             ;
; Tempo/PLL_Main.v                                                   ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/PLL_Main.v                                                   ; PLL_Main    ;
; Tempo/PLL_Main/PLL_Main_0002.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/PLL_Main/PLL_Main_0002.v                                     ; PLL_Main    ;
; Tempo/CLOCK_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/CLOCK_Interface.v                                            ;             ;
; Tempo/mono.v                                                       ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/mono.v                                                       ;             ;
; stopwatch/STOPWATCH_Interface.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/stopwatch/STOPWATCH_Interface.v                                    ;             ;
; stopwatch/Stopwatch_divider_clk.v                                  ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/stopwatch/Stopwatch_divider_clk.v                                  ;             ;
; Sintetizador/SyscallSynthControl.sv                                ; yes             ; User SystemVerilog HDL File                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SyscallSynthControl.sv                                ;             ;
; Sintetizador/Synthesizer.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv                                        ;             ;
; Sintetizador/Sintetizador_Interface.v                              ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Sintetizador_Interface.v                              ;             ;
; Sintetizador/Sintetizador.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Sintetizador.v                                        ;             ;
; Sintetizador/SineTable.v                                           ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SineTable.v                                           ;             ;
; Sintetizador/SineCalculator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SineCalculator.sv                                     ;             ;
; Sintetizador/Oscillator.sv                                         ; yes             ; User SystemVerilog HDL File                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Oscillator.sv                                         ;             ;
; Sintetizador/NoteTable.v                                           ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/NoteTable.v                                           ;             ;
; Sintetizador/Note.sv                                               ; yes             ; User SystemVerilog HDL File                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Note.sv                                               ;             ;
; Sintetizador/Filter.sv                                             ; yes             ; User SystemVerilog HDL File                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Filter.sv                                             ;             ;
; Sintetizador/Envelope.sv                                           ; yes             ; User SystemVerilog HDL File                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Envelope.sv                                           ;             ;
; Sintetizador/Channel.sv                                            ; yes             ; User SystemVerilog HDL File                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Channel.sv                                            ;             ;
; PS2/scan2ascii.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/scan2ascii.v                                                   ;             ;
; PS2/PS2_Controller.v                                               ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/PS2_Controller.v                                               ;             ;
; PS2/MousePS2_Interface.v                                           ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/MousePS2_Interface.v                                           ;             ;
; PS2/mouse_hugo.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/mouse_hugo.v                                                   ;             ;
; PS2/keyscan.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/keyscan.v                                                      ;             ;
; PS2/Altera_UP_PS2_Data_In.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/Altera_UP_PS2_Data_In.v                                        ;             ;
; PS2/Altera_UP_PS2_Command_Out.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/Altera_UP_PS2_Command_Out.v                                    ;             ;
; PS2/TecladoPS2_Interface.v                                         ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/TecladoPS2_Interface.v                                         ;             ;
; PS2/keyboard.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/keyboard.v                                                     ;             ;
; lfsr/lfsr_interface.v                                              ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/lfsr/lfsr_interface.v                                              ;             ;
; lfsr/ifsr_word.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/lfsr/ifsr_word.v                                                   ;             ;
; IrDA/IrDA_receiver.v                                               ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_receiver.v                                               ;             ;
; IrDA/IrDA_parameters.v                                             ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_parameters.v                                             ;             ;
; IrDA/IrDA_Interface.v                                              ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v                                              ;             ;
; IrDA/IrDA_decoder.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_decoder.v                                                ;             ;
; Display7/Display7_Interface.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Display7/Display7_Interface.v                                      ;             ;
; Display7/decoder7.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Display7/decoder7.v                                                ;             ;
; AudioCODEC/I2C_Controller.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/I2C_Controller.v                                        ;             ;
; AudioCODEC/I2C_AV_Config.v                                         ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/I2C_AV_Config.v                                         ;             ;
; AudioCODEC/AudioCODEC_Interface.v                                  ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/AudioCODEC_Interface.v                                  ;             ;
; AudioCODEC/audio_converter.v                                       ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/audio_converter.v                                       ;             ;
; AudioCODEC/audio_clock.v                                           ; yes             ; User Verilog HDL File                                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/audio_clock.v                                           ;             ;
; Tempo/breaker.v                                                    ; yes             ; User Wizard-Generated File                            ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/breaker.v                                                    ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_2ns1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2ns1.tdf                                             ;             ;
; db/altsyncram_e1j2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_e1j2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; db/altsyncram_fqs1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_fqs1.tdf                                             ;             ;
; db/altsyncram_94j2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_94j2.tdf                                             ;             ;
; db/altsyncram_oki1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_oki1.tdf                                             ;             ;
; db/altsyncram_q2k2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_q2k2.tdf                                             ;             ;
; db/altsyncram_ups1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ups1.tdf                                             ;             ;
; db/altsyncram_53j2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_53j2.tdf                                             ;             ;
; db/altsyncram_qss1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_qss1.tdf                                             ;             ;
; db/altsyncram_46j2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_46j2.tdf                                             ;             ;
; db/altsyncram_noo2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_noo2.tdf                                             ;             ;
; ./VGA/gba.mif                                                      ; yes             ; Auto-Found Memory Initialization File                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/gba.mif                                                        ;             ;
; db/decode_7la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/decode_7la.tdf                                                  ;             ;
; db/decode_01a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/decode_01a.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/mux_4hb.tdf                                                     ;             ;
; db/altsyncram_ehf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ehf1.tdf                                             ;             ;
; ./Sintetizador/notes.mif                                           ; yes             ; Auto-Found Memory Initialization File                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/notes.mif                                             ;             ;
; db/altsyncram_agf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_agf1.tdf                                             ;             ;
; ./Sintetizador/sine.mif                                            ; yes             ; Auto-Found Memory Initialization File                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/sine.mif                                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld95350957/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; db/altsyncram_ur51.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ur51.tdf                                             ;             ;
; RISCV.TopDE0.rtl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/RISCV.TopDE0.rtl.mif                                            ;             ;
; db/altsyncram_vr51.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_vr51.tdf                                             ;             ;
; RISCV.TopDE1.rtl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/RISCV.TopDE1.rtl.mif                                            ;             ;
; db/altsyncram_0s51.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_0s51.tdf                                             ;             ;
; RISCV.TopDE2.rtl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/RISCV.TopDE2.rtl.mif                                            ;             ;
; db/altsyncram_1s51.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_1s51.tdf                                             ;             ;
; RISCV.TopDE3.rtl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/RISCV.TopDE3.rtl.mif                                            ;             ;
; db/altsyncram_2s51.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2s51.tdf                                             ;             ;
; RISCV.TopDE4.rtl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/RISCV.TopDE4.rtl.mif                                            ;             ;
; db/altsyncram_3s51.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_3s51.tdf                                             ;             ;
; RISCV.TopDE5.rtl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/RISCV.TopDE5.rtl.mif                                            ;             ;
; db/altsyncram_4s51.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_4s51.tdf                                             ;             ;
; RISCV.TopDE6.rtl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/RISCV.TopDE6.rtl.mif                                            ;             ;
; db/altsyncram_5s51.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_5s51.tdf                                             ;             ;
; RISCV.TopDE7.rtl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/RISCV.TopDE7.rtl.mif                                            ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1747                                                                                                              ;
;                                             ;                                                                                                                   ;
; Combinational ALUT usage for logic          ; 2459                                                                                                              ;
;     -- 7 input functions                    ; 35                                                                                                                ;
;     -- 6 input functions                    ; 491                                                                                                               ;
;     -- 5 input functions                    ; 353                                                                                                               ;
;     -- 4 input functions                    ; 329                                                                                                               ;
;     -- <=3 input functions                  ; 1251                                                                                                              ;
;                                             ;                                                                                                                   ;
; Dedicated logic registers                   ; 2336                                                                                                              ;
;                                             ;                                                                                                                   ;
; I/O pins                                    ; 241                                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                                                 ;
; Total block memory bits                     ; 930816                                                                                                            ;
;                                             ;                                                                                                                   ;
; Total DSP Blocks                            ; 18                                                                                                                ;
;                                             ;                                                                                                                   ;
; Total PLLs                                  ; 4                                                                                                                 ;
;     -- PLLs                                 ; 4                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Maximum fan-out node                        ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1] ;
; Maximum fan-out                             ; 1038                                                                                                              ;
; Total fan-out                               ; 25266                                                                                                             ;
; Average fan-out                             ; 4.44                                                                                                              ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopDE                                                                                                                                  ; 2459 (26)           ; 2336 (0)                  ; 930816            ; 18         ; 241  ; 0            ; |TopDE                                                                                                                                                                                                                                                                                                                                            ; TopDE                             ; work         ;
;    |AudioCODEC_Interface:Audio0|                                                                                                        ; 189 (32)            ; 126 (12)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0                                                                                                                                                                                                                                                                                                                ; AudioCODEC_Interface              ; work         ;
;       |I2C_AV_Config:u3|                                                                                                                ; 95 (52)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                               ; I2C_AV_Config                     ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                             ; I2C_Controller                    ; work         ;
;       |Reset_Delay:r0|                                                                                                                  ; 24 (24)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0                                                                                                                                                                                                                                                                                                 ; Reset_Delay                       ; work         ;
;       |audio_clock:u4|                                                                                                                  ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4                                                                                                                                                                                                                                                                                                 ; audio_clock                       ; work         ;
;       |audio_converter:u5|                                                                                                              ; 22 (22)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5                                                                                                                                                                                                                                                                                             ; audio_converter                   ; work         ;
;    |Break_Interface:break0|                                                                                                             ; 35 (14)             ; 76 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0                                                                                                                                                                                                                                                                                                                     ; Break_Interface                   ; work         ;
;       |breaker:brk0|                                                                                                                    ; 21 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                                                                                        ; breaker                           ; work         ;
;          |breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|                                                                  ; 21 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component                                                                                                                                                                                                                                            ; breaker_lpm_constant_kva          ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 21 (8)              ; 75 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |CLOCK_Interface:CLOCK0|                                                                                                             ; 106 (64)            ; 75 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0                                                                                                                                                                                                                                                                                                                     ; CLOCK_Interface                   ; work         ;
;       |PLL_Main:PLL1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                                                                                       ; PLL_Main                          ; PLL_Main     ;
;          |PLL_Main_0002:pll_main_inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst                                                                                                                                                                                                                                                                           ; PLL_Main_0002                     ; PLL_Main     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                   ; altera_pll                        ; work         ;
;       |mono:Timer10|                                                                                                                    ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10                                                                                                                                                                                                                                                                                                        ; mono                              ; work         ;
;    |CPU:CPU0|                                                                                                                           ; 529 (0)             ; 30 (0)                    ; 0                 ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                                                                                                                                   ; CPU                               ; work         ;
;       |Datapath_UNI:Processor|                                                                                                          ; 529 (105)           ; 30 (30)                   ; 0                 ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor                                                                                                                                                                                                                                                                                                            ; Datapath_UNI                      ; work         ;
;          |ALU:ALUunit|                                                                                                                  ; 391 (391)           ; 0 (0)                     ; 0                 ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit                                                                                                                                                                                                                                                                                                ; ALU                               ; work         ;
;          |ALUControl:ALUControlunit|                                                                                                    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit                                                                                                                                                                                                                                                                                  ; ALUControl                        ; work         ;
;          |Control:CtrUNI|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Control:CtrUNI                                                                                                                                                                                                                                                                                             ; Control                           ; work         ;
;          |Imm_Generator:ImmGen|                                                                                                         ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Imm_Generator:ImmGen                                                                                                                                                                                                                                                                                       ; Imm_Generator                     ; work         ;
;          |Registers:RegsUNI|                                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI                                                                                                                                                                                                                                                                                          ; Registers                         ; work         ;
;    |CodeMemory_Interface:MEMCODE|                                                                                                       ; 201 (54)            ; 198 (0)                   ; 200704            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE                                                                                                                                                                                                                                                                                                               ; CodeMemory_Interface              ; work         ;
;       |BootBlock:BB0|                                                                                                                   ; 46 (0)              ; 63 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0                                                                                                                                                                                                                                                                                                 ; BootBlock                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 46 (0)              ; 63 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_oki1:auto_generated|                                                                                            ; 46 (0)              ; 63 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated                                                                                                                                                                                                                                  ; altsyncram_oki1                   ; work         ;
;                |altsyncram_q2k2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|altsyncram_q2k2:altsyncram1                                                                                                                                                                                                      ; altsyncram_q2k2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 46 (29)             ; 63 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;       |SysCodeBlock:MB1|                                                                                                                ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1                                                                                                                                                                                                                                                                                              ; SysCodeBlock                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_qss1:auto_generated|                                                                                            ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated                                                                                                                                                                                                                               ; altsyncram_qss1                   ; work         ;
;                |altsyncram_46j2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|altsyncram_46j2:altsyncram1                                                                                                                                                                                                   ; altsyncram_46j2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 50 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                  ; sld_rom_sr                        ; work         ;
;       |UserCodeBlock:MB0|                                                                                                               ; 51 (0)              ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                                                                                             ; UserCodeBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 51 (0)              ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_ups1:auto_generated|                                                                                            ; 51 (0)              ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated                                                                                                                                                                                                                              ; altsyncram_ups1                   ; work         ;
;                |altsyncram_53j2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1                                                                                                                                                                                                  ; altsyncram_53j2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 51 (34)             ; 68 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |DataMemory_Interface:MEMDATA|                                                                                                       ; 103 (5)             ; 133 (0)                   ; 98304             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA                                                                                                                                                                                                                                                                                                               ; DataMemory_Interface              ; work         ;
;       |SysDataBlock:MB1|                                                                                                                ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1                                                                                                                                                                                                                                                                                              ; SysDataBlock                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_fqs1:auto_generated|                                                                                            ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated                                                                                                                                                                                                                               ; altsyncram_fqs1                   ; work         ;
;                |altsyncram_94j2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|altsyncram_94j2:altsyncram1                                                                                                                                                                                                   ; altsyncram_94j2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 49 (32)             ; 66 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                  ; sld_rom_sr                        ; work         ;
;       |UserDataBlock:MB0|                                                                                                               ; 49 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                                                                                             ; UserDataBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 49 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_2ns1:auto_generated|                                                                                            ; 49 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated                                                                                                                                                                                                                              ; altsyncram_2ns1                   ; work         ;
;                |altsyncram_e1j2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1                                                                                                                                                                                                  ; altsyncram_e1j2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 49 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |Display7_Interface:Display70|                                                                                                       ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70                                                                                                                                                                                                                                                                                                               ; Display7_Interface                ; work         ;
;       |Decoder7:Dec0|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec0                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec1|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec1                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec2|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec2                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec3|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec3                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec4|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec4                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec5|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec5                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;    |MousePS2_Interface:Mouse0|                                                                                                          ; 185 (0)             ; 157 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|MousePS2_Interface:Mouse0                                                                                                                                                                                                                                                                                                                  ; MousePS2_Interface                ; work         ;
;       |mouse_hugo:mouse1|                                                                                                               ; 185 (48)            ; 157 (50)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1                                                                                                                                                                                                                                                                                                ; mouse_hugo                        ; work         ;
;          |PS2_Controller:CONT_1|                                                                                                        ; 137 (26)            ; 107 (16)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1                                                                                                                                                                                                                                                                          ; PS2_Controller                    ; work         ;
;             |Altera_UP_PS2_Command_Out:PS2_Command_Out|                                                                                 ; 92 (92)             ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                                                                                ; Altera_UP_PS2_Command_Out         ; work         ;
;             |Altera_UP_PS2_Data_In:PS2_Data_In|                                                                                         ; 19 (19)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                                                                        ; Altera_UP_PS2_Data_In             ; work         ;
;    |Sintetizador_Interface:Sintetizador0|                                                                                               ; 740 (0)             ; 1326 (0)                  ; 17408             ; 12         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0                                                                                                                                                                                                                                                                                                       ; Sintetizador_Interface            ; work         ;
;       |Sintetizador:S1|                                                                                                                 ; 350 (0)             ; 1024 (16)                 ; 17408             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1                                                                                                                                                                                                                                                                                       ; Sintetizador                      ; work         ;
;          |PolyphonicSynthesizer:synth|                                                                                                  ; 350 (32)            ; 1008 (833)                ; 17408             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth                                                                                                                                                                                                                                                           ; PolyphonicSynthesizer             ; work         ;
;             |ChannelBank:channelBank|                                                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank                                                                                                                                                                                                                                   ; ChannelBank                       ; work         ;
;             |Mixer:mixer|                                                                                                               ; 17 (17)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer                                                                                                                                                                                                                                               ; Mixer                             ; work         ;
;             |NoteController:noteController|                                                                                             ; 7 (7)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController                                                                                                                                                                                                                             ; NoteController                    ; work         ;
;             |NoteInfoDatabase:noteInfoDatabase|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase                                                                                                                                                                                                                         ; NoteInfoDatabase                  ; work         ;
;                |NoteTable:noteTable|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable                                                                                                                                                                                                     ; NoteTable                         ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_ehf1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated                                                                                                                                      ; altsyncram_ehf1                   ; work         ;
;             |SampleSynthesizer:sampleSynthesizer|                                                                                       ; 288 (32)            ; 128 (16)                  ; 15360             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer                                                                                                                                                                                                                       ; SampleSynthesizer                 ; work         ;
;                |DigitalFilter:digitalFilter|                                                                                            ; 164 (164)           ; 64 (64)                   ; 0                 ; 7          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter                                                                                                                                                                                           ; DigitalFilter                     ; work         ;
;                |Envelope:envelope|                                                                                                      ; 49 (49)             ; 30 (30)                   ; 0                 ; 3          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope                                                                                                                                                                                                     ; Envelope                          ; work         ;
;                |Oscillator:oscillator|                                                                                                  ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator                                                                                                                                                                                                 ; Oscillator                        ; work         ;
;                |SineCalculator:sineCalculator|                                                                                          ; 26 (26)             ; 1 (1)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator                                                                                                                                                                                         ; SineCalculator                    ; work         ;
;                   |SineTable:sineTable|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable                                                                                                                                                                     ; SineTable                         ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component                                                                                                                                     ; altsyncram                        ; work         ;
;                         |altsyncram_agf1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated                                                                                                      ; altsyncram_agf1                   ; work         ;
;       |SyscallSynthControl:SSC1|                                                                                                        ; 390 (390)           ; 302 (302)                 ; 0                 ; 1          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1                                                                                                                                                                                                                                                                              ; SyscallSynthControl               ; work         ;
;    |VGA_Interface:VGA0|                                                                                                                 ; 151 (4)             ; 30 (0)                    ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0                                                                                                                                                                                                                                                                                                                         ; VGA_Interface                     ; work         ;
;       |VgaAdapter:VGA0|                                                                                                                 ; 147 (84)            ; 30 (26)                   ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0                                                                                                                                                                                                                                                                                                         ; VgaAdapter                        ; work         ;
;          |MemoryVGA:memVGA|                                                                                                             ; 9 (0)               ; 4 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA                                                                                                                                                                                                                                                                                        ; MemoryVGA                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 9 (0)               ; 4 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_noo2:auto_generated|                                                                                         ; 9 (0)               ; 4 (4)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated                                                                                                                                                                                                                         ; altsyncram_noo2                   ; work         ;
;                   |decode_01a:rden_decode_a|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a                                                                                                                                                                                                ; decode_01a                        ; work         ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_b                                                                                                                                                                                                ; decode_01a                        ; work         ;
;                   |decode_7la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode3                                                                                                                                                                                                      ; decode_7la                        ; work         ;
;          |RegDisplay:RegDisp0|                                                                                                          ; 54 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0                                                                                                                                                                                                                                                                                     ; RegDisplay                        ; work         ;
;             |HexFont:HexF0|                                                                                                             ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0                                                                                                                                                                                                                                                                       ; HexFont                           ; work         ;
;          |VgaPll:xx|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                                                                                               ; VgaPll                            ; VgaPll       ;
;             |VgaPll_0002:vgapll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst                                                                                                                                                                                                                                                                       ; VgaPll_0002                       ; VgaPll       ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                               ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)             ; 185 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)             ; 185 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)             ; 185 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (1)             ; 185 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 150 (0)             ; 175 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 150 (111)           ; 175 (146)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                                                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|altsyncram_q2k2:altsyncram1|ALTSYNCRAM                                                                                                 ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                     ;
; CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|altsyncram_46j2:altsyncram1|ALTSYNCRAM                                                                                              ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; None                     ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; de1_text.mif             ;
; DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|altsyncram_94j2:altsyncram1|ALTSYNCRAM                                                                                              ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                     ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; de1_data.mif             ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM            ; 128          ; 16           ; --           ; --           ; 2048   ; ./Sintetizador/notes.mif ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 1024         ; 16           ; --           ; --           ; 16384  ; ./Sintetizador/sine.mif  ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; True Dual Port ; 19200        ; 32           ; 19200        ; 32           ; 614400 ; ./VGA/gba.mif            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 2           ;
; Two Independent 18x18             ; 10          ;
; Independent 18x18 plus 36         ; 2           ;
; Sum of two 18x18                  ; 2           ;
; Independent 27x27                 ; 2           ;
; Total number of DSP blocks        ; 18          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Unsigned Multiplier   ; 16          ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                ; Tempo/PLL_Main.v        ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0                                                                                                                                                                                                                          ; Memoria/BootBlock.v     ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserCodeBlock.v ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1                                                                                                                                                                                                                       ; Memoria/SysCodeBlock.v  ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserDataBlock.v ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1                                                                                                                                                                                                                       ; Memoria/SysDataBlock.v  ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA                                                                                                                                                                                                                 ; VGA/MemoryVGA.v         ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                        ; VGA/VgaPll.v            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; LPM_CONSTANT ; 17.1    ; N/A          ; N/A          ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                 ; Tempo/breaker.v         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component                                                                                                                                                                     ;                         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state ;
+----------------+------------+----------------+---------------------------------------------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE                                    ;
+----------------+------------+----------------+---------------------------------------------------+
; state.IDLE     ; 0          ; 0              ; 0                                                 ;
; state.GUIDANCE ; 1          ; 0              ; 1                                                 ;
; state.DATAREAD ; 1          ; 1              ; 0                                                 ;
+----------------+------------+----------------+---------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |TopDE|IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state ;
+----------------+------------+----------------+-------------------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE          ;
+----------------+------------+----------------+-------------------------+
; state.IDLE     ; 0          ; 0              ; 0                       ;
; state.GUIDANCE ; 1          ; 0              ; 1                       ;
; state.DATAREAD ; 1          ; 1              ; 0                       ;
+----------------+------------+----------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|s_ps2_transceiver                                                                                                                                                   ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                              ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST ;
+----------------+----------------+----------------+----------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001             ;
+----------------+----------------+----------------+----------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                          ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                          ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                          ;
+----------------+----------------+----------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AudioCODEC_Interface:Audio0|waudio_inL[16..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_inR[16..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|noise[0..14]   ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl2[8..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outL[16..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outR[16..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|OUT.state                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[1]                                                                                                                     ; Merged with CPU:CPU0|Datapath_UNI:Processor|PC[0]                                                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][0]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][10]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][11]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][12]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][13]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][14]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][15]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][16]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][17]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][18]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][19]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][1]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][20]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][21]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][22]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][23]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][24]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][25]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][26]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][27]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][28]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][29]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][2]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][30]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][31]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][3]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][4]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][5]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][6]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][7]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][8]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][9]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][0]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][13]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][14]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][15]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][17]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][18]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][19]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][1]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][20]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][21]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][22]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][23]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][24]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][25]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][26]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][27]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][29]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][30]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][31]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][0]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][10]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][11]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][12]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][13]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][14]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][15]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][16]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][17]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][18]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][19]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][1]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][20]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][21]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][22]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][23]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][24]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][25]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][26]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][27]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][28]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][29]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][2]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][30]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][31]                                                                                       ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][3]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][4]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][5]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][6]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][7]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][8]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][9]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][0]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][10]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][11]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][12]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][13]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][14]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][15]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][16]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][17]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][18]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][19]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][1]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][20]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][21]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][22]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][23]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][24]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][25]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][26]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][27]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][28]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][29]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][2]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][30]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][31]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][3]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][4]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][5]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][6]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][7]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][8]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][9]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][0]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][10]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][11]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][12]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][13]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][14]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][15]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][16]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][17]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][18]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][19]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][1]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][20]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][21]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][22]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][23]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][24]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][25]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][26]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][27]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][28]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][29]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][2]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][30]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][31]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][3]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][4]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][5]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][6]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][7]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][8]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][9]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][0]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][10]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][11]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][12]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][13]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][14]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][15]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][16]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][17]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][18]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][19]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][1]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][20]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][21]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][22]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][23]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][24]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][25]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][26]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][27]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][28]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][29]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][2]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][30]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][31]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][3]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][4]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][5]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][6]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][7]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][8]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][9]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][0]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][10]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][11]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][12]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][13]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][14]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][15]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][16]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][17]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][18]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][19]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][1]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][20]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][21]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][22]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][23]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][24]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][25]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][26]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][27]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][28]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][29]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][2]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][30]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][31]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][3]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][4]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][5]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][6]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][7]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][8]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][9]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][0]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][10]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][11]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][12]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][13]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][14]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][15]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][16]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][17]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][18]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][19]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][1]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][20]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][21]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][22]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][23]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][24]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][25]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][26]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][27]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][28]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][29]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][2]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][30]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][31]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][3]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][4]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][5]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][6]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][7]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][8]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][9]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][0]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][10]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][11]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][12]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][13]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][14]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][15]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][16]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][17]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][18]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][19]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][1]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][20]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][21]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][22]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][23]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][24]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][25]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][26]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][27]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][28]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][29]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][2]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][30]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][31]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][3]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][4]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][5]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][6]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][7]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][8]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][9]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][0]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][10]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][11]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][12]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][13]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][14]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][15]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][16]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][17]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][18]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][19]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][1]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][20]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][21]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][22]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][23]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][24]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][25]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][26]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][27]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][28]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][29]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][2]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][30]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][31]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][3]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][4]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][5]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][6]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][7]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][8]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][9]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][11]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][12]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][16]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][28]                                                                                        ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][2]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][3]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][4]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][5]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][6]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][7]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][8]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][9]                                                                                         ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                       ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1,3,8]                            ; Merged with MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                               ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4..7]                             ; Merged with MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2]                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]                                                                                  ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                                                    ;
; IrDA_decoder:IrDA_decoder0|Output[1,5..17,22..30]                                                                                                         ; Merged with IrDA_decoder:IrDA_decoder0|Output[0]                                                                                                                     ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[20,21]                                                                                             ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[18]                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[7]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[7] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[6]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[6] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[5]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[5] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[4]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[4] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[3]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[3] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[2]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[2] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[1]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[1] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[0]   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[0] ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0] ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0..7]                                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][0]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl1[0]                                                                                                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[0]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[0]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[0]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[0]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[0,32,64,96]                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                          ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~28                                                                                                          ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[0][0]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[0]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[0]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][31]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[31,63,95,127]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[7][7]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][7]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[31]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[31]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][30]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[30,62,94,126]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[7][6]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][6]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[30]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[30]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][29]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[29,61,93,125]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[7][5]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][5]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[29]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[29]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][28]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[28,60,92,124]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[7][4]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][4]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[28]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[28]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][27]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[27,59,91,123]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[7][3]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][3]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[27]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[27]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][26]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[26,58,90,122]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[7][2]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][2]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[26]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[26]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][25]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[25,57,89,121]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[7][1]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][1]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[25]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[25]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][24]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[24,56,88,120]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[7][0]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][0]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[24]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[24]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][23]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[23,55,87,119]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][7]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][7]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[23]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[23]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][22]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[22,54,86,118]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][6]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][6]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[22]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[22]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][21]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[21,53,85,117]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][5]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][5]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[21]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[21]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][20]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[20,52,84,116]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][4]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][4]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[20]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[20]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][19]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[19,51,83,115]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][3]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][3]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[19]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[19]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][18]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[18,50,82,114]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][2]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][2]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[18]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[18]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][17]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[17,49,81,113]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][1]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][1]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[17]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[17]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][16]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[16,48,80,112]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][0]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][0]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[16]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[16]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][15]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[15]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[15]                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[15]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[15]                                                                                                ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[15,47,79,111]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][7]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[1][7]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[15]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[15]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][14]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[14]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[14]                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[14]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[14]                                                                                                ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[14,46,78,110]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][6]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[1][6]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[14]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[14]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][13]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[13]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[13]                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[13]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[13]                                                                                                ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[13,45,77,109]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][5]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[1][5]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[13]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[13]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][12]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[12]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[12]                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[12]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[12]                                                                                                ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[12,44,76,108]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][4]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[1][4]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[12]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[12]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][11]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[11]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[11]                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[11]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[11]                                                                                                ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[11,43,75,107]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][3]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[1][3]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[11]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[11]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][10]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[10]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[10]                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[10]                                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[10]                                                                                                ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[10,42,74,106]                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][2]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[1][2]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[10]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[10]                                                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][9]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[9]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[9]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[9]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[9]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[9,41,73,105]                                                                                        ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][1]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[1][1]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[9]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[9]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][8]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[8]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[8]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[8]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[8]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[8,40,72,104]                                                                                        ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][0]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[4][0]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][0]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][0]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[1][0]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[8]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[8]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][7]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl2[7]                                                                                                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[7]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[7]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[7]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[7]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[7,39,71,103]                                                                                        ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[4][7]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][7]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][7]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                           ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~0                                                                                                           ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[0][7]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[7]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[7]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][6]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl2[6]                                                                                                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[6]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[6]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[6]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[6]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[6,38,70,102]                                                                                        ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[4][6]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][6]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][6]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~7                                                                                                           ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~4                                                                                                           ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[0][6]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[6]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[6]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][5]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl2[5]                                                                                                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[5]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[5]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[5]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[5]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[5,37,69,101]                                                                                        ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[4][5]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][5]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][5]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~11                                                                                                          ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~8                                                                                                           ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[0][5]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[5]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[5]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][4]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl2[4]                                                                                                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[4]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[4]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[4]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[4]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[4,36,68,100]                                                                                        ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[4][4]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][4]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][4]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~15                                                                                                          ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~12                                                                                                          ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[0][4]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[4]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[4]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][3]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl2[3]                                                                                                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[3]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[3]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[3]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[3]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[3,35,67,99]                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[4][3]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][3]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][3]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~19                                                                                                          ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~16                                                                                                          ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[0][3]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[3]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[3]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][2]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl2[2]                                                                                                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[2]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[2]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[2]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[2]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[2,34,66,98]                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[4][2]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][2]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][2]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~23                                                                                                          ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~20                                                                                                          ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[0][2]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[2]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[2]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][1]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|out_address_reg_b[1]                   ; Lost fanout                                                                                                                                                          ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|address_reg_b[1]                       ; Lost fanout                                                                                                                                                          ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|out_address_reg_b[0]                   ; Lost fanout                                                                                                                                                          ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|address_reg_b[0]                       ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl1[1]                                                                                                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[1]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[1]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[1]                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[1]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[1,33,65,97]                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|resetar                                                                                                    ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[4][1]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][1]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][1]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~27                                                                                                          ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|shift                                                                                                                    ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~24                                                                                                          ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[0][1]                                                                                   ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[1]                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[1]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_ready                                                                                                      ; Lost fanout                                                                                                                                                          ;
; lfsr_interface:lfsr0|lfsr_word:lfsr|out[0..31]                                                                                                            ; Lost fanout                                                                                                                                                          ;
; STOPWATCH_Interface:stopwatch0|time_count[0..31]                                                                                                          ; Lost fanout                                                                                                                                                          ;
; STOPWATCH_Interface:stopwatch0|reset_flag                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[0,1]                                                                                   ; Lost fanout                                                                                                                                                          ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq                                                                                     ; Lost fanout                                                                                                                                                          ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[2..15]                                                                                 ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|data_ready_buf                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|written                                                                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|data_ready_count[0..7]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|Output[0,2..4,18..21,31]                                                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|data[0..31]                                                                           ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|data_ready                                                                            ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|data_buf[1..31]                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|oDATA_READY                                                                           ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|data_buf[0]                                                                           ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|oDATA[0..31]                                                                          ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[0..31]                                                                                                     ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|set_alinhador_trigger                                                                                         ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|contador_alinhador[0..31]                                                                                     ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][0]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][1]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][2]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][3]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][4]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][5]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][6]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][7]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][0]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][1]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][2]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][3]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][4]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][5]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][6]                                                                               ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][7]                                                                               ; Lost fanout                                                                                                                                                          ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[0..7]                                                                                ; Lost fanout                                                                                                                                                          ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[31]                                                                                   ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|PC[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[0,1,17]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|Ctrl2[0,1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outL[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outR[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[0,1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[0,1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][4]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][4]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][4]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][4]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][4]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][4]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][4]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][4]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[5]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[4]                                   ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[4]                             ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[4]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[4]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[4]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[4]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[4]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[4]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[4]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|s_ps2_transceiver~2                                                                     ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|s_ps2_transceiver~3                                                                     ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                           ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                           ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                           ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                      ; Lost fanout                                                                                                                                                          ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~9                                                                                                  ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~10                                                                                                 ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|data_count[0..17]                                                                     ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|bitcount[0..5]                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state_count[0..17]                                                                    ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|idle_count[0..17]                                                                     ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_count[0..17]                                                                                               ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|bitcount[0..5]                                                                                                  ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state_count[0..17]                                                                                              ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|idle_count[0..17]                                                                                               ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|data_count_flag                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state_count_flag                                                                      ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|idle_count_flag                                                                       ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_count_flag                                                                                                 ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state_count_flag                                                                                                ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|idle_count_flag                                                                                                 ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state.GUIDANCE                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state.DATAREAD                                                                        ; Lost fanout                                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state.IDLE                                                                            ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state.GUIDANCE                                                                                                  ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state.DATAREAD                                                                                                  ; Lost fanout                                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state.IDLE                                                                                                      ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[14,15]                                                                                                           ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outR[13]                                                                                                             ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[2..7,11,12]                                                                                                      ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outR[10]                                                                                                             ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[9]                                                                                                               ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outR[8]                                                                                                              ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[14,15]                                                                                                           ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outL[13]                                                                                                             ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[2..7,11,12]                                                                                                      ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outL[10]                                                                                                             ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[9]                                                                                                               ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outL[8]                                                                                                              ;
; AudioCODEC_Interface:Audio0|waudio_outR[14,15]                                                                                                            ; Merged with AudioCODEC_Interface:Audio0|waudio_outR[13]                                                                                                              ;
; AudioCODEC_Interface:Audio0|waudio_outR[2..7,11,12]                                                                                                       ; Merged with AudioCODEC_Interface:Audio0|waudio_outR[10]                                                                                                              ;
; AudioCODEC_Interface:Audio0|waudio_outR[9]                                                                                                                ; Merged with AudioCODEC_Interface:Audio0|waudio_outR[8]                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outL[14,15]                                                                                                            ; Merged with AudioCODEC_Interface:Audio0|waudio_outL[13]                                                                                                              ;
; AudioCODEC_Interface:Audio0|waudio_outL[2..7,11,12]                                                                                                       ; Merged with AudioCODEC_Interface:Audio0|waudio_outL[10]                                                                                                              ;
; AudioCODEC_Interface:Audio0|waudio_outL[9]                                                                                                                ; Merged with AudioCODEC_Interface:Audio0|waudio_outL[8]                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[1,2]                                                   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[6]                                                     ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[1,2]                                                   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[6]                                                     ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[1,2]                                                   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[6]                                                     ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[1,2]                                                   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[6]                                                     ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[1,2]                                                   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[6]                                                     ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[1,2]                                                   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[6]                                                     ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[1,2]                           ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[0]                            ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[6]                             ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[5]                            ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[1,2]                                                   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[1,2]                                 ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[0]                                  ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[6]                                                     ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[6]                                   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[5]                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[2,3]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[1]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[7]                                                                                   ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[6]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][1]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][2]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][1]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][2]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][1]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][2]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][1]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][2]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[14,15]                                                                                ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[13]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][1]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][2]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][1]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][2]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][1]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][2]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][1]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][2]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[19..23]                                                                               ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[18]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[25]                                                                                   ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[24]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][6]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][6]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][6]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][6]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][6]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][6]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][6]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][6]                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[2..7,11,12]                                                                           ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[10]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[9]                                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[8]                                                                                   ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[0..7]                                                                                             ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][7]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][6]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][5]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][4]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][3]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][2]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][1]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][0]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_Pronto                                                                                                               ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready                                                                                                  ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[7]                                                                                                  ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|read_char                                                                                                   ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|incnt[0..3]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[0..6]                                                                                               ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[0][7]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[0][6]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[0][5]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[0][4]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[0][3]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[0][2]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[0][1]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2history[0][0]                                                                                                         ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set                                                                                                   ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|oneshot:pulser|pulse_out                                                                                                 ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[8]                                                                                                  ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[0..7]                                                                                                ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock                                                                                                       ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|oneshot:pulser|delay                                                                                                     ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|BCK_DIV[3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Total Number of Removed Registers = 2194                                                                                                                  ;                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][0]                                                                       ; Stuck at GND                   ; AudioCODEC_Interface:Audio0|waudio_inL[0],                                                                                               ;
;                                                                                                                                         ; due to stuck port clock_enable ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[0],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[0],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[0],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[96],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[64],                                                                               ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[0],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[0],                                                                                   ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[127],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[95],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[7][7],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[31],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[31],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[126],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[94],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[7][6],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[30],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[30],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[125],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[93],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[7][5],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[29],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[29],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[124],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[92],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[7][4],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[28],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[28],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[123],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[91],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[7][3],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[27],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[27],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[122],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[90],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[7][2],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[26],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[26],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[121],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[89],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[7][1],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[25],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[25],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[120],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[88],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[7][0],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[24],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[24],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[119],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[87],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][7],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[23],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[23],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[118],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[86],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][6],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[22],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[22],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[117],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[85],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][5],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[21],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[21],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[116],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[84],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][4],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[20],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[20],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[115],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[83],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][3],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[19],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[19],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[114],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[82],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][2],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[18],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[18],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[113],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[81],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][1],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[17],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[17],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[112],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[80],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][0],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[16],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[16],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[111],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[79],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][7],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[15],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[15],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[110],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[78],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][6],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[14],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[14],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[109],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[77],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][5],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[13],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[13],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[108],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[76],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][4],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[12],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[12],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[107],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[75],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][3],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[11],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[11],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[106],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[74],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][2],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[10],                                                                                     ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[10],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[105],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[73],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][1],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[9],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[9],                                                                                   ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[104],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[72],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][0],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[4][0],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][0],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][0],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[8],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[8],                                                                                   ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|Ctrl2[7], AudioCODEC_Interface:Audio0|waudio_inL[7],                                                         ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[7],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[7],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[7],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[103],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[71],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[4][7],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][7],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][7],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[7],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[7],                                                                                   ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|Ctrl2[6], AudioCODEC_Interface:Audio0|waudio_inL[6],                                                         ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[6],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[6],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[6],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[102],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[70],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[4][6],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][6],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][6],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[6],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[6],                                                                                   ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|Ctrl2[5], AudioCODEC_Interface:Audio0|waudio_inL[5],                                                         ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[5],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[5],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[5],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[101],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[69],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[4][5],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][5],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][5],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[5],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[5],                                                                                   ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|Ctrl2[4], AudioCODEC_Interface:Audio0|waudio_inL[4],                                                         ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[4],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[4],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[4],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[100],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[68],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[4][4],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][4],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][4],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[4],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[4],                                                                                   ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|Ctrl2[3], AudioCODEC_Interface:Audio0|waudio_inL[3],                                                         ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[3],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[3],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[3],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[99],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[67],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[4][3],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][3],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][3],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[3],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[3],                                                                                   ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|Ctrl2[2], AudioCODEC_Interface:Audio0|waudio_inL[2],                                                         ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[2],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[2],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[2],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[98],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[66],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[4][2],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][2],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][2],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[2],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[2],                                                                                   ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inL[1],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[1],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[1],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[1],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[97],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[65],                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|resetar,                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[4][1],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][1],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][1],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|oDATA[1],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_buf[1],                                                                                   ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_ready,                                                                                    ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[31],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[30],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[29],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[28],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[27],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[26],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[25],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[24],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[23],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[22],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[21],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[20],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[19],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[18],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[17],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[16],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[15],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[14],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[13],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[12],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[11],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[10],                                                                                      ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[9],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[8],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[7],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[6],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[5],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[4],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[3],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[2],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[1],                                                                                       ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data[0],                                                                                       ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[7],                                                                 ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[6],                                                                 ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[5],                                                                 ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[0],                                                                  ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[1],                                                                  ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[17],                                                                 ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][4],                                                               ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][4],                                                               ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][4],                                                               ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][4],                                                               ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][4],                                                               ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][4],                                                               ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][4],                                                               ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][4],                                                               ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[5],                                                                 ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[4],                 ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[4],           ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[4],                                   ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[4],                                   ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[4],                                   ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[4],                                   ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[4],                                   ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[4],                                   ;
;                                                                                                                                         ;                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[4],                                   ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|bitcount[5],                                                                                   ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|bitcount[4],                                                                                   ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|bitcount[3],                                                                                   ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|bitcount[2],                                                                                   ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|bitcount[1],                                                                                   ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|bitcount[0],                                                                                   ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state.DATAREAD,                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[7],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[0],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[1],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[2],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[3],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[4],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[5],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[6],                                                                              ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][7],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][6],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][5],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][4],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][3],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][2],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][1],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][0],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2_Pronto,                                                                                             ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready,                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[7],                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered,                                                                     ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|read_char,                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|incnt[3],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|incnt[2],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|incnt[1],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|incnt[0],                                                                                  ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[0],                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[1],                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[2],                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[3],                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[4],                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[5],                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[6],                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[0][7],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[0][6],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[0][5],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[0][4],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[0][3],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[0][2],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[0][1],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|PS2history[0][0],                                                                                       ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set,                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|oneshot:pulser|pulse_out,                                                                               ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[8],                                                                                ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[0],                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[1],                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[2],                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[3],                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[4],                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[5],                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[6],                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[7],                                                                                 ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock,                                                                                     ;
;                                                                                                                                         ;                                ; TecladoPS2_Interface:TecladoPS20|oneshot:pulser|delay                                                                                    ;
; lfsr_interface:lfsr0|lfsr_word:lfsr|out[0]                                                                                              ; Lost Fanouts                   ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[1],                                                                                              ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[2],                                                                                              ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[3],                                                                                              ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[4],                                                                                              ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[5],                                                                                              ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[6],                                                                                              ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[7],                                                                                              ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[8],                                                                                              ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[9],                                                                                              ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[10],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[11],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[12],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[13],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[14],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[15],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[16],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[17],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[18],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[19],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[20],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[21],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[22],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[23],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[24],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[25],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[26],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[27],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[28],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[29],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[30],                                                                                             ;
;                                                                                                                                         ;                                ; lfsr_interface:lfsr0|lfsr_word:lfsr|out[31]                                                                                              ;
; STOPWATCH_Interface:stopwatch0|time_count[31]                                                                                           ; Lost Fanouts                   ; STOPWATCH_Interface:stopwatch0|time_count[5],                                                                                            ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|time_count[4],                                                                                            ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|time_count[3],                                                                                            ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|time_count[2],                                                                                            ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|time_count[1],                                                                                            ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|time_count[0],                                                                                            ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|reset_flag,                                                                                               ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq,                                                                   ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[7],                                                                   ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[8],                                                                   ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[9],                                                                   ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[10]                                                                   ;
; AudioCODEC_Interface:Audio0|waudio_inL[31]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][31],                                                                      ;
;                                                                                                                                         ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][7],                                                                       ;
;                                                                                                                                         ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][6],                                                                       ;
;                                                                                                                                         ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][5],                                                                       ;
;                                                                                                                                         ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][4],                                                                       ;
;                                                                                                                                         ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][3],                                                                       ;
;                                                                                                                                         ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][2],                                                                       ;
;                                                                                                                                         ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][1],                                                                       ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|Ctrl2[0], AudioCODEC_Interface:Audio0|wcaudio_outR[0],                                                       ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|wcaudio_outR[1]                                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|PC[0]                                                                                                   ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0],                                                                      ;
;                                                                                                                                         ; due to stuck port data_in      ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10],                                                                      ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|Ctrl2[1], AudioCODEC_Interface:Audio0|waudio_outL[0],                                                        ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_outL[1],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_outR[0],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_outR[1],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|wcaudio_outL[0],                                                                                             ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|wcaudio_outL[1]                                                                                              ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[0][0]                                                                 ; Lost Fanouts                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|set_alinhador_trigger,                                                                       ;
;                                                                                                                                         ;                                ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][0],                                                             ;
;                                                                                                                                         ;                                ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][1],                                                             ;
;                                                                                                                                         ;                                ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][2],                                                             ;
;                                                                                                                                         ;                                ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][0],                                                             ;
;                                                                                                                                         ;                                ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][1],                                                             ;
;                                                                                                                                         ;                                ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][2],                                                             ;
;                                                                                                                                         ;                                ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][3]                                                              ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|data_buf[31]                                                        ; Lost Fanouts                   ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|bitcount[5],                                                         ;
;                                                                                                                                         ;                                ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|bitcount[4],                                                         ;
;                                                                                                                                         ;                                ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|bitcount[3],                                                         ;
;                                                                                                                                         ;                                ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|bitcount[2],                                                         ;
;                                                                                                                                         ;                                ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|bitcount[1],                                                         ;
;                                                                                                                                         ;                                ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|bitcount[0],                                                         ;
;                                                                                                                                         ;                                ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state.DATAREAD                                                       ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[1]                                                                   ; Lost Fanouts                   ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[0],                                                                   ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[2],                                                                   ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[3],                                                                   ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[4],                                                                   ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[5],                                                                   ;
;                                                                                                                                         ;                                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[6]                                                                    ;
; AudioCODEC_Interface:Audio0|Ctrl2[14]                                                                                                   ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][14],                                                                      ;
;                                                                                                                                         ; due to stuck port data_in      ; AudioCODEC_Interface:Audio0|waudio_inL[14],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[14],                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[14],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[14]                                                                               ;
; AudioCODEC_Interface:Audio0|Ctrl2[13]                                                                                                   ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][13],                                                                      ;
;                                                                                                                                         ; due to stuck port data_in      ; AudioCODEC_Interface:Audio0|waudio_inL[13],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[13],                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[13],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[13]                                                                               ;
; AudioCODEC_Interface:Audio0|Ctrl2[11]                                                                                                   ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][11],                                                                      ;
;                                                                                                                                         ; due to stuck port data_in      ; AudioCODEC_Interface:Audio0|waudio_inL[11],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[11],                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[11],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[11]                                                                               ;
; AudioCODEC_Interface:Audio0|Ctrl2[10]                                                                                                   ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][10],                                                                      ;
;                                                                                                                                         ; due to stuck port data_in      ; AudioCODEC_Interface:Audio0|waudio_inL[10],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[10],                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[10],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[10]                                                                               ;
; AudioCODEC_Interface:Audio0|Ctrl2[9]                                                                                                    ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][9],                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ; AudioCODEC_Interface:Audio0|waudio_inL[9],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[9],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[9],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[9]                                                                                ;
; AudioCODEC_Interface:Audio0|Ctrl2[12]                                                                                                   ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][12],                                                                      ;
;                                                                                                                                         ; due to stuck port data_in      ; AudioCODEC_Interface:Audio0|waudio_inL[12],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[12],                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[12],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[12]                                                                               ;
; AudioCODEC_Interface:Audio0|Ctrl2[8]                                                                                                    ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][8],                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ; AudioCODEC_Interface:Audio0|waudio_inL[8],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[8],                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[8],                                                                                               ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[8]                                                                                ;
; AudioCODEC_Interface:Audio0|Ctrl2[15]                                                                                                   ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][15],                                                                      ;
;                                                                                                                                         ; due to stuck port data_in      ; AudioCODEC_Interface:Audio0|waudio_inL[15],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[15],                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|waudio_inR[15],                                                                                              ;
;                                                                                                                                         ;                                ; AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[15]                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_inR[16]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][0],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|out_address_reg_b[1], ;
;                                                                                                                                         ;                                ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|address_reg_b[1]      ;
; AudioCODEC_Interface:Audio0|waudio_inR[30]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][6],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][6]                                                              ;
; AudioCODEC_Interface:Audio0|waudio_inR[31]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][7],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][7]                                                              ;
; AudioCODEC_Interface:Audio0|waudio_inR[29]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][5],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][5]                                                              ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state_count[1]                                                      ; Lost Fanouts                   ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state_count_flag,                                                    ;
;                                                                                                                                         ;                                ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state.GUIDANCE                                                       ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|idle_count[0]                                                       ; Lost Fanouts                   ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|idle_count_flag,                                                     ;
;                                                                                                                                         ;                                ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|state.IDLE                                                           ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state_count[1]                                                                                ; Lost Fanouts                   ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state_count_flag,                                                                              ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state.GUIDANCE                                                                                 ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|idle_count[1]                                                                                 ; Lost Fanouts                   ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|idle_count_flag,                                                                               ;
;                                                                                                                                         ;                                ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|state.IDLE                                                                                     ;
; AudioCODEC_Interface:Audio0|waudio_inR[19]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][3],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][3]                                                              ;
; AudioCODEC_Interface:Audio0|waudio_inR[20]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][4],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][4]                                                              ;
; AudioCODEC_Interface:Audio0|waudio_inR[21]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][5],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][5]                                                              ;
; AudioCODEC_Interface:Audio0|waudio_inR[23]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][7],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][7]                                                              ;
; AudioCODEC_Interface:Audio0|waudio_inR[28]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][4],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[3][4]                                                              ;
; AudioCODEC_Interface:Audio0|waudio_inR[22]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][6],                                                                 ;
;                                                                                                                                         ; due to stuck port data_in      ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history_raw[2][6]                                                              ;
; AudioCODEC_Interface:Audio0|waudio_inL[16]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][16]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[17]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][17]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[18]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][18]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[19]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][19]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[20]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][20]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[21]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][21]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[22]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][22]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[18]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][2]                                                                  ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[17]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[2][1]                                                                  ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[30]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][30]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[23]                                                                              ; Stuck at GND                   ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[23]                                                                    ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[19]                                                                              ; Stuck at GND                   ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[19]                                                                    ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[17]                                                                              ; Stuck at GND                   ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[17]                                                                    ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16]                                                                              ; Stuck at GND                   ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16]                                                                    ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[29]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][29]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                        ; Lost Fanouts                   ; TecladoPS2_Interface:TecladoPS20|shift                                                                                                   ;
; AudioCODEC_Interface:Audio0|waudio_inL[28]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][28]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|out_address_reg_b[0] ; Lost Fanouts                   ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|address_reg_b[0]      ;
; AudioCODEC_Interface:Audio0|waudio_inL[27]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][27]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[26]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][26]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[25]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][25]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[23]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][23]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inL[24]                                                                                              ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][24]                                                                       ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|data_count[0]                                                       ; Lost Fanouts                   ; IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|data_count_flag                                                      ;
; AudioCODEC_Interface:Audio0|waudio_inR[26]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][2]                                                                  ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[25]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][1]                                                                  ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_count[1]                                                                                 ; Lost Fanouts                   ; IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|data_count_flag                                                                                ;
; AudioCODEC_Interface:Audio0|waudio_inR[24]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][0]                                                                  ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|waudio_inR[27]                                                                                              ; Stuck at GND                   ; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|received_data_history[3][3]                                                                  ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2336  ;
; Number of registers using Synchronous Clear  ; 363   ;
; Number of registers using Synchronous Load   ; 621   ;
; Number of registers using Asynchronous Clear ; 350   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1068  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                             ; 2       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                    ; 17      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                    ; 19      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                    ; 24      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                    ; 20      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                    ; 18      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                    ; 26      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|END                                                                                                                                                                                                                                                              ; 5       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                              ; 2       ;
; MousePS2_Interface:Mouse0|mouse_hugo:mouse1|reset_command_auto_trigger                                                                                                                                                                                                                                                          ; 13      ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|working                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                          ;
+--------------------------------------------------+-------------------------------------------------------------+------+
; Register Name                                    ; Megafunction                                                ; Type ;
+--------------------------------------------------+-------------------------------------------------------------+------+
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~1  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0  ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~2  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0  ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~5  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0  ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~6  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0  ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~9  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~10 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~13 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~14 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~17 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~18 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~21 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~22 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~25 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~26 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~29 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~30 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0 ; ROM  ;
+--------------------------------------------------+-------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[5]                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[18]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|bitcount[0]                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|bitcount[0]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample[15]                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z1[11]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[4]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[9]                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z2[25]                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][29]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][6]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][26]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][0]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][25]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][0]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][26]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][13]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][31]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][14]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][25]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][16]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][21]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][8]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][25]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][18]                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10|contador[4]                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|idle_counter[6]                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4]                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9]                                                                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[1]                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|wOutput[0]                                                                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[6]                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Imm_Generator:ImmGen|Selector5                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[16]                                                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[20]                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[13]                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|ShiftLeft0                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector24                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector7                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector12                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector15                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mux7                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|CodeMemory_Interface:MEMCODE|wReadData[28]                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|ByteSelect[1]                                                                                                                                                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[28]                                                                                                                                          ;
; 17:1               ; 3 bits    ; 33 LEs        ; 24 LEs               ; 9 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|Mux0                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|DwByteEnable[0]                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|DwByteEnable[3]                                                                                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopDE|IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx|Selector2                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopDE|IrDA_Interface:IrDA0|IrDA_receiver:IrDArx|Selector0                                                                                                                                                        ;
; 17:1               ; 3 bits    ; 33 LEs        ; 27 LEs               ; 6 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|Mux18                                                                                                                                                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 22 LEs               ; 2 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|Mux23                                                                                                                                                          ;
; 129:1              ; 3 bits    ; 258 LEs       ; 51 LEs               ; 207 LEs                ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector29                                                                                                                                                                 ;
; 20:1               ; 2 bits    ; 26 LEs        ; 22 LEs               ; 4 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|Mux9                                                                                                                                                           ;
; 12:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|Mux1                                                                                                                                                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[14]                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|altsyncram_94j2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|altsyncram_q2k2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|altsyncram_46j2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_ur51:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_vr51:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_0s51:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_1s51:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_2s51:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_3s51:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_4s51:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_5s51:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                  ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                                ;
; pll_type                             ; General                ; String                                                                ;
; pll_subtype                          ; General                ; String                                                                ;
; number_of_clocks                     ; 6                      ; Signed Integer                                                        ;
; operation_mode                       ; direct                 ; String                                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                                        ;
; data_rate                            ; 0                      ; Signed Integer                                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                        ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency2              ; 150.000000 MHz         ; String                                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency3              ; 200.000000 MHz         ; String                                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency4              ; 18.461538 MHz          ; String                                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency5              ; 27.272727 MHz          ; String                                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                        ;
; clock_name_0                         ;                        ; String                                                                ;
; clock_name_1                         ;                        ; String                                                                ;
; clock_name_2                         ;                        ; String                                                                ;
; clock_name_3                         ;                        ; String                                                                ;
; clock_name_4                         ;                        ; String                                                                ;
; clock_name_5                         ;                        ; String                                                                ;
; clock_name_6                         ;                        ; String                                                                ;
; clock_name_7                         ;                        ; String                                                                ;
; clock_name_8                         ;                        ; String                                                                ;
; clock_name_global_0                  ; false                  ; String                                                                ;
; clock_name_global_1                  ; false                  ; String                                                                ;
; clock_name_global_2                  ; false                  ; String                                                                ;
; clock_name_global_3                  ; false                  ; String                                                                ;
; clock_name_global_4                  ; false                  ; String                                                                ;
; clock_name_global_5                  ; false                  ; String                                                                ;
; clock_name_global_6                  ; false                  ; String                                                                ;
; clock_name_global_7                  ; false                  ; String                                                                ;
; clock_name_global_8                  ; false                  ; String                                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                        ;
; pll_slf_rst                          ; false                  ; String                                                                ;
; pll_bw_sel                           ; low                    ; String                                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; SPR            ; 00010 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_data.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_2ns1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; de1_kdata.mif        ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_fqs1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; bootloader.mif       ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_oki1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_text.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ups1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; de1_ktext.mif        ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qss1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0 ;
+--------------------+-------------+----------------------------------------------+
; Parameter Name     ; Value       ; Type                                         ;
+--------------------+-------------+----------------------------------------------+
; BACKGROUND_IMAGE   ; display.mif ; String                                       ;
; C_VERT_NUM_PIXELS  ; 0111100000  ; Unsigned Binary                              ;
; C_VERT_SYNC_START  ; 0111101101  ; Unsigned Binary                              ;
; C_VERT_SYNC_END    ; 0111101110  ; Unsigned Binary                              ;
; C_VERT_TOTAL_COUNT ; 1000001101  ; Unsigned Binary                              ;
; C_HORZ_NUM_PIXELS  ; 1010000000  ; Unsigned Binary                              ;
; C_HORZ_SYNC_START  ; 1010010011  ; Unsigned Binary                              ;
; C_HORZ_SYNC_END    ; 1011110010  ; Unsigned Binary                              ;
; C_HORZ_TOTAL_COUNT ; 1100100000  ; Unsigned Binary                              ;
+--------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                      ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                    ;
; pll_type                             ; General                ; String                                                                    ;
; pll_subtype                          ; General                ; String                                                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                            ;
; operation_mode                       ; direct                 ; String                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                            ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                            ;
; clock_name_0                         ;                        ; String                                                                    ;
; clock_name_1                         ;                        ; String                                                                    ;
; clock_name_2                         ;                        ; String                                                                    ;
; clock_name_3                         ;                        ; String                                                                    ;
; clock_name_4                         ;                        ; String                                                                    ;
; clock_name_5                         ;                        ; String                                                                    ;
; clock_name_6                         ;                        ; String                                                                    ;
; clock_name_7                         ;                        ; String                                                                    ;
; clock_name_8                         ;                        ; String                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; ./VGA/gba.mif        ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_noo2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                ;
; I2C_Freq       ; 20000    ; Signed Integer                                                ;
; LUT_SIZE       ; 51       ; Signed Integer                                                ;
; Dummy_DATA     ; 0        ; Signed Integer                                                ;
; SET_LIN_L      ; 1        ; Signed Integer                                                ;
; SET_LIN_R      ; 2        ; Signed Integer                                                ;
; SET_HEAD_L     ; 3        ; Signed Integer                                                ;
; SET_HEAD_R     ; 4        ; Signed Integer                                                ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                                ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                                ;
; POWER_ON       ; 7        ; Signed Integer                                                ;
; SET_FORMAT     ; 8        ; Signed Integer                                                ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                                ;
; SET_ACTIVE     ; 10       ; Signed Integer                                                ;
; SET_VIDEO      ; 11       ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                              ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                              ;
; DATA_WIDTH     ; 16       ; Signed Integer                                              ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 7                        ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 128                      ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                                                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                                                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; ./Sintetizador/notes.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ehf1          ; Untyped                                                                                                                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                                                                                                                 ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                                                                                                                                              ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; INIT_FILE                          ; ./Sintetizador/sine.mif ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_agf1         ; Untyped                                                                                                                                                                              ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1 ;
+------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                               ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                               ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                              ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                               ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                               ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                              ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                               ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                               ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                              ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                              ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                              ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                              ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                              ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                              ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                              ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                              ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDA_Interface:IrDA0|IrDA_receiver:IrDArx ;
+-------------------+--------+-----------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                      ;
+-------------------+--------+-----------------------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                                           ;
; GUIDANCE          ; 01     ; Unsigned Binary                                           ;
; DATAREAD          ; 10     ; Unsigned Binary                                           ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                                            ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                                            ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                                            ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                                            ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                                            ;
+-------------------+--------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx ;
+-------------------+--------+-------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                                                                     ;
; GUIDANCE          ; 01     ; Unsigned Binary                                                                     ;
; DATAREAD          ; 10     ; Unsigned Binary                                                                     ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                                                                      ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                                                                      ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                                                                      ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                                                                      ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                                                                      ;
+-------------------+--------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 2                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; RISCV.TopDE0.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ur51      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 2                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; RISCV.TopDE1.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_vr51      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 2                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; RISCV.TopDE2.rtl.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_0s51      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 2                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; RISCV.TopDE3.rtl.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_1s51      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 2                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; RISCV.TopDE4.rtl.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_2s51      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 2                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; RISCV.TopDE5.rtl.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_3s51      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 2                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; RISCV.TopDE6.rtl.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4s51      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 2                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; RISCV.TopDE7.rtl.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_5s51      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                                                                                                     ;
; Entity Instance                           ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component                                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component                                                                                                                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr_interface:lfsr0|lfsr_word:lfsr"                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "out[32..32]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda"                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wReadEnable      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; wWriteEnable     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wByteEnable      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wAddress[31..24] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; wAddress[23..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wAddress[20..11] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wAddress[7..4]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wAddress[2..0]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wAddress[21]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; wAddress[10]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; wAddress[9]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wAddress[8]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; wAddress[3]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; wWriteData       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; oIRDA_TXD        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "IrDA_decoder:IrDA_decoder0" ;
+------------+-------+----------+------------------------+
; Port       ; Type  ; Severity ; Details                ;
+------------+-------+----------+------------------------+
; iselect[1] ; Input ; Info     ; Stuck at VCC           ;
; iselect[0] ; Input ; Info     ; Stuck at GND           ;
+------------+-------+----------+------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "IrDA_Interface:IrDA0|IrDA_receiver:IrDArx" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; iRST_n ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IrDA_Interface:IrDA0"                                                                                           ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oDATA_READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1"                                           ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; the_command[7..4]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; the_command[1..0]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; the_command[3]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; the_command[2]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; command_was_sent              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_communication_timed_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MousePS2_Interface:Mouse0|mouse_hugo:mouse1"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; command_auto ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oSynthVolume ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oSynthInst   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; EN   ; Input ; Info     ; Stuck at VCC                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                         ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; RESET ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" ;
+----------------------+-------+----------+----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                ;
+----------------------+-------+----------+----------------------------------------+
; WAVE[1]              ; Input ; Info     ; Stuck at VCC                           ;
; WAVE[0]              ; Input ; Info     ; Stuck at GND                           ;
; NOISE_EN             ; Input ; Info     ; Stuck at GND                           ;
; FILTER_EN            ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[7..5] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[1..0] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[4..2] ; Input ; Info     ; Stuck at GND                           ;
; ATTACK_DURATION      ; Input ; Info     ; Stuck at GND                           ;
; DECAY_DURATION       ; Input ; Info     ; Stuck at GND                           ;
; SUSTAIN_AMPLITUDE    ; Input ; Info     ; Stuck at VCC                           ;
; RELEASE_DURATION     ; Input ; Info     ; Stuck at GND                           ;
+----------------------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_scan_ready_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keyboard_interrupt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                        ;
; wren_a ; Input ; Info     ; Stuck at GND                                        ;
+--------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" ;
+----------+--------+----------+-------------------------------------------+
; Port     ; Type   ; Severity ; Details                                   ;
+----------+--------+----------+-------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                              ;
; outclk_1 ; Output ; Info     ; Explicitly unconnected                    ;
; locked   ; Output ; Info     ; Explicitly unconnected                    ;
+----------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; resetn      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Control:CtrUNI"                                                                                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iopc     ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "iopc[6..6]" will be connected to GND.                          ;
; oOrigALU ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MemLoad0"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; iLoadTypeF ; Input  ; Info     ; Stuck at VCC                                                                        ;
; oData      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oException ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemStore:MemStore0" ;
+-------------+--------+----------+----------------------------------------------+
; Port        ; Type   ; Severity ; Details                                      ;
+-------------+--------+----------+----------------------------------------------+
; iWriteTypeF ; Input  ; Info     ; Stuck at VCC                                 ;
; oException  ; Output ; Info     ; Explicitly unconnected                       ;
+-------------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit"                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oZero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor"                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wCOrigALU         ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "wCOrigALU[1..1]" have no fanouts                 ;
; wMuxPC            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wRegDispCOP0      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wFPUFlagBank      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wRegDispFPU       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wVGASelectFPU     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wVGAReadFPU       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wOPBJ             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wCTransf          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iPendingInterrupt ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0"                                                                                                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iInitialPC[31..23]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; iInitialPC[21..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; wRegDisp                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; wRegDispFPU             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; wRegDispCOP0            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; wControlSignals         ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; wControlSignals[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; wBRReadA                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; wBRReadB                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; wBRWrite                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; wULA                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; iPendingInterrupt[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; iPendingInterrupt[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_Interface:CLOCK0"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; oCLK_100   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_150   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_200   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_25    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_27    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fdiv[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; 0              ; DATA        ; 32    ; 2048  ; Read/Write ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated ;
; 1              ; KDAT        ; 32    ; 1024  ; Read/Write ; DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated  ;
; 2              ; BOOT        ; 32    ; 128   ; Read/Write ; CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated     ;
; 3              ; TEXT        ; 32    ; 4096  ; Read/Write ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated ;
; 4              ; KTEX        ; 32    ; 2048  ; Read/Write ; CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated  ;
; 5              ; BRK0        ; 32    ; 1     ; Read/Write ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component               ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2151                        ;
;     CLR               ; 104                         ;
;     CLR SCLR          ; 25                          ;
;     ENA               ; 213                         ;
;     ENA CLR           ; 39                          ;
;     ENA CLR SLD       ; 51                          ;
;     ENA SCLR          ; 244                         ;
;     ENA SLD           ; 360                         ;
;     SCLR              ; 79                          ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 106                         ;
;     plain             ; 922                         ;
; arriav_io_obuf        ; 97                          ;
; arriav_lcell_comb     ; 2313                        ;
;     arith             ; 917                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 588                         ;
;         2 data inputs ; 263                         ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 35                          ;
;         5 data inputs ; 24                          ;
;     extend            ; 33                          ;
;         7 data inputs ; 33                          ;
;     normal            ; 1352                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 195                         ;
;         4 data inputs ; 270                         ;
;         5 data inputs ; 303                         ;
;         6 data inputs ; 438                         ;
;     shared            ; 11                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 18                          ;
; boundary_port         ; 403                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 287                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 3.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Jun 02 03:04:16 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c TopDE
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu/imm_generator.v
    Info (12023): Found entity 1: Imm_Generator File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Imm_Generator.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file cpu/parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/ctrl_transf.v
    Info (12023): Found entity 1: Ctrl_Transf File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Ctrl_Transf.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control.v
    Info (12023): Found entity 1: Control File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Control.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 197
Warning (12019): Can't analyze file -- file Parametros.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/CPU.v Line: 4
Warning (10275): Verilog HDL Module Instantiation warning at Datapath_UNI.v(173): ignored dangling comma in List of Port Connections File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 173
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/ALU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alucontrol.v
    Info (12023): Found entity 1: ALUControl File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/ALUControl.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Registers.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cop0/cop0registersuni.v
    Info (12023): Found entity 1: COP0RegistersUNI File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Cop0/COP0RegistersUNI.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cop0/cop0registersmulti.v
    Info (12023): Found entity 1: COP0RegistersMULTI File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Cop0/COP0RegistersMULTI.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/MemStore.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/Memory_Interface.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/MemLoad.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/DataMemory_Interface.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/bootblock.v
    Info (12023): Found entity 1: BootBlock File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/BootBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/syscodeblock.v
    Info (12023): Found entity 1: SysCodeBlock File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/sysdatablock.v
    Info (12023): Found entity 1: SysDataBlock File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/MemoryVGA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/Break_Interface.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main.v
    Info (12023): Found entity 1: PLL_Main File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/mono.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/stopwatch/STOPWATCH_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyscan.v
    Info (12023): Found entity 1: keyscan File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: lfsr_interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/lfsr/lfsr_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/ifsr_word.v
    Info (12023): Found entity 1: lfsr_word File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/lfsr/ifsr_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file irda/irda_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_kva File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file topde_tb.v
    Info (12023): Found entity 1: TopDE_tb File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE_tb.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(183): created implicit net for "oZero" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 183
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(388): object "Clock" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 388
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(388): object "Clock_25" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 388
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(388): object "Clock_100" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 388
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(388): object "Clock_200" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 388
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(389): object "PC" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 389
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(389): object "Mem_Instrucao" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 389
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(390): object "RegDispSelect" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 390
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(391): object "RegDisp" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 391
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(391): object "RegDispFPU" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 391
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(392): object "FlagsFPU" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 392
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(393): object "Le_Mem" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(393): object "Esc_Mem" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(394): object "ODAddress" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(394): object "ODWriteData" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(395): object "Mem_Dados" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 395
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(396): object "ODByteEnable" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 396
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(397): object "OIAddress" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 397
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(397): object "OIReadData" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 397
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(398): object "Estado" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 398
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(399): object "BR_Leitura1" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 399
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(399): object "BR_Leitura2" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 399
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(399): object "BR_Escrita" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 399
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(399): object "Saida_ULA" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 399
Warning (10036): Verilog HDL or VHDL warning at TopDE.v(399): object "Debug" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 399
Warning (10034): Output port "DRAM_ADDR" at TopDE.v(225) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
Warning (10034): Output port "DRAM_BA" at TopDE.v(226) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 226
Warning (10034): Output port "ADC_DIN" at TopDE.v(200) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 200
Warning (10034): Output port "ADC_SCLK" at TopDE.v(202) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 202
Warning (10034): Output port "DRAM_CAS_N" at TopDE.v(227) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 227
Warning (10034): Output port "DRAM_CKE" at TopDE.v(228) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 228
Warning (10034): Output port "DRAM_CLK" at TopDE.v(229) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 229
Warning (10034): Output port "DRAM_CS_N" at TopDE.v(230) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 230
Warning (10034): Output port "DRAM_LDQM" at TopDE.v(232) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 232
Warning (10034): Output port "DRAM_RAS_N" at TopDE.v(233) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 233
Warning (10034): Output port "DRAM_UDQM" at TopDE.v(234) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 234
Warning (10034): Output port "DRAM_WE_N" at TopDE.v(235) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 235
Warning (10034): Output port "FAN_CTRL" at TopDE.v(238) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 238
Info (12128): Elaborating entity "CLOCK_Interface" for hierarchy "CLOCK_Interface:CLOCK0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 451
Info (12128): Elaborating entity "PLL_Main" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/CLOCK_Interface.v Line: 52
Info (12128): Elaborating entity "PLL_Main_0002" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/PLL_Main.v Line: 30
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (12133): Instantiated megafunction "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "18.461538 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "27.272727 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "mono" for hierarchy "CLOCK_Interface:CLOCK0|mono:Timer10" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/CLOCK_Interface.v Line: 68
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 546
Warning (10034): Output port "wRegDispCOP0" at CPU.v(8) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/CPU.v Line: 8
Info (12128): Elaborating entity "Datapath_UNI" for hierarchy "CPU:CPU0|Datapath_UNI:Processor" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/CPU.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at Datapath_UNI.v(76): object "PCgambs" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at Datapath_UNI.v(81): object "wAddrRd" assigned a value but never read File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 81
Warning (10230): Verilog HDL assignment warning at Datapath_UNI.v(118): truncated value with size 7 to match size of target (6) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 118
Warning (10240): Verilog HDL Always Construct warning at Datapath_UNI.v(276): inferring latch(es) for variable "wMemDataWrite", which holds its previous value in one or more paths through the always construct File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (10034): Output port "wRegDispCOP0" at Datapath_UNI.v(16) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 16
Warning (10034): Output port "wFPUFlagBank" at Datapath_UNI.v(20) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 20
Warning (10034): Output port "wRegDispFPU" at Datapath_UNI.v(21) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 21
Warning (10034): Output port "wVGAReadFPU" at Datapath_UNI.v(23) has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 23
Info (10041): Inferred latch for "wMemDataWrite[0]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[1]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[2]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[3]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[4]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[5]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[6]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[7]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[8]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[9]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[10]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[11]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[12]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[13]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[14]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[15]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[16]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[17]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[18]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[19]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[20]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[21]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[22]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[23]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[24]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[25]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[26]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[27]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[28]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[29]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[30]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (10041): Inferred latch for "wMemDataWrite[31]" at Datapath_UNI.v(276) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 155
Info (12128): Elaborating entity "ALUControl" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 164
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 173
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "aux", which holds its previous value in one or more paths through the always construct File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/ALU.v Line: 21
Info (12128): Elaborating entity "Imm_Generator" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Imm_Generator:ImmGen" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 178
Info (12128): Elaborating entity "Ctrl_Transf" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Ctrl_Transf:CtrlT" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 185
Warning (10270): Verilog HDL Case Statement warning at Ctrl_Transf.v(14): incomplete case statement has no default case item File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Ctrl_Transf.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at Ctrl_Transf.v(10): inferring latch(es) for variable "oCTransf", which holds its previous value in one or more paths through the always construct File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Ctrl_Transf.v Line: 10
Info (10041): Inferred latch for "oCTransf" at Ctrl_Transf.v(10) File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Ctrl_Transf.v Line: 10
Info (12128): Elaborating entity "MemStore" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|MemStore:MemStore0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 195
Info (10264): Verilog HDL Case Statement information at MemStore.v(35): all case item expressions in this case statement are onehot File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/MemStore.v Line: 35
Info (10264): Verilog HDL Case Statement information at MemStore.v(45): all case item expressions in this case statement are onehot File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/MemStore.v Line: 45
Info (12128): Elaborating entity "MemLoad" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MemLoad0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 212
Info (10264): Verilog HDL Case Statement information at MemLoad.v(55): all case item expressions in this case statement are onehot File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/MemLoad.v Line: 55
Info (12128): Elaborating entity "Control" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Control:CtrUNI" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 226
Info (12128): Elaborating entity "DataMemory_Interface" for hierarchy "DataMemory_Interface:MEMDATA" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 583
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/DataMemory_Interface.v Line: 22
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserDataBlock.v Line: 88
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserDataBlock.v Line: 88
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserDataBlock.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ns1.tdf
    Info (12023): Found entity 1: altsyncram_2ns1 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2ns1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ns1" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e1j2.tdf
    Info (12023): Found entity 1: altsyncram_e1j2 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_e1j2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e1j2" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2ns1.tdf Line: 37
Warning (113028): 1024 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/de1_data.mif Line: 1
    Warning (113027): Addresses ranging from 1024 to 2047 are not initialized File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/de1_data.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2ns1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2ns1.tdf Line: 38
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2ns1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "SysDataBlock" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/DataMemory_Interface.v Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysDataBlock.v Line: 88
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysDataBlock.v Line: 88
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysDataBlock.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_kdata.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KDAT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fqs1.tdf
    Info (12023): Found entity 1: altsyncram_fqs1 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_fqs1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fqs1" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_94j2.tdf
    Info (12023): Found entity 1: altsyncram_94j2 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_94j2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_94j2" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|altsyncram_94j2:altsyncram1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_fqs1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/de1_kdata.mif -- setting all initial values to 0 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysDataBlock.v Line: 88
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_fqs1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_fqs1.tdf Line: 38
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_fqs1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1262764372"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "CodeMemory_Interface" for hierarchy "CodeMemory_Interface:MEMCODE" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 595
Info (12128): Elaborating entity "BootBlock" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/BootBlock.v Line: 81
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/BootBlock.v Line: 81
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/BootBlock.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bootloader.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BOOT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oki1.tdf
    Info (12023): Found entity 1: altsyncram_oki1 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_oki1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_oki1" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q2k2.tdf
    Info (12023): Found entity 1: altsyncram_q2k2 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_q2k2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q2k2" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|altsyncram_q2k2:altsyncram1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_oki1.tdf Line: 34
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/bootloader.mif -- setting all initial values to 0 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/BootBlock.v Line: 81
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_oki1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_oki1.tdf Line: 35
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_oki1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1112493908"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 25
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserCodeBlock.v Line: 88
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserCodeBlock.v Line: 88
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/UserCodeBlock.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ups1.tdf
    Info (12023): Found entity 1: altsyncram_ups1 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ups1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ups1" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_53j2.tdf
    Info (12023): Found entity 1: altsyncram_53j2 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_53j2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_53j2" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ups1.tdf Line: 37
Warning (113028): 4044 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 52 to 4095 are not initialized File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/de1_text.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ups1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ups1.tdf Line: 38
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ups1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1413830740"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "SysCodeBlock" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysCodeBlock.v Line: 88
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysCodeBlock.v Line: 88
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysCodeBlock.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_ktext.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KTEX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qss1.tdf
    Info (12023): Found entity 1: altsyncram_qss1 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_qss1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qss1" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46j2.tdf
    Info (12023): Found entity 1: altsyncram_46j2 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_46j2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_46j2" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|altsyncram_46j2:altsyncram1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_qss1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/de1_ktext.mif -- setting all initial values to 0 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/SysCodeBlock.v Line: 88
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_qss1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_qss1.tdf Line: 38
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_qss1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1263813976"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "Display7_Interface" for hierarchy "Display7_Interface:Display70" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 625
Info (12128): Elaborating entity "Decoder7" for hierarchy "Display7_Interface:Display70|Decoder7:Dec0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Display7/Display7_Interface.v Line: 10
Info (12128): Elaborating entity "VGA_Interface" for hierarchy "VGA_Interface:VGA0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 658
Info (12128): Elaborating entity "VgaAdapter" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VGA_Interface.v Line: 51
Info (12128): Elaborating entity "VgaPll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaAdapter.v Line: 72
Info (12128): Elaborating entity "VgaPll_0002" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaPll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaPll/VgaPll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MemoryVGA" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaAdapter.v Line: 137
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/MemoryVGA.v Line: 102
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/MemoryVGA.v Line: 102
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/MemoryVGA.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VGA/gba.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_noo2.tdf
    Info (12023): Found entity 1: altsyncram_noo2 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_noo2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_noo2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode2" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_noo2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_noo2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux4" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_noo2.tdf Line: 56
Info (12128): Elaborating entity "RegDisplay" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/VgaAdapter.v Line: 161
Info (12128): Elaborating entity "HexFont" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/VGA/RegDisplay.v Line: 65
Info (12128): Elaborating entity "AudioCODEC_Interface" for hierarchy "AudioCODEC_Interface:Audio0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 692
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "AudioCODEC_Interface:Audio0|Reset_Delay:r0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/AudioCODEC_Interface.v Line: 32
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/AudioCODEC_Interface.v Line: 64
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/I2C_AV_Config.v Line: 71
Info (12128): Elaborating entity "audio_clock" for hierarchy "AudioCODEC_Interface:Audio0|audio_clock:u4" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/AudioCODEC_Interface.v Line: 76
Info (12128): Elaborating entity "audio_converter" for hierarchy "AudioCODEC_Interface:Audio0|audio_converter:u5" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/AudioCODEC_Interface.v Line: 94
Info (12128): Elaborating entity "TecladoPS2_Interface" for hierarchy "TecladoPS2_Interface:TecladoPS20" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 714
Info (12128): Elaborating entity "oneshot" for hierarchy "TecladoPS2_Interface:TecladoPS20|oneshot:pulser" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/TecladoPS2_Interface.v Line: 28
Info (12128): Elaborating entity "keyboard" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyboard:kbd" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/TecladoPS2_Interface.v Line: 38
Info (12128): Elaborating entity "scan2ascii" for hierarchy "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/TecladoPS2_Interface.v Line: 124
Info (12128): Elaborating entity "keyscan" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyscan:keys1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/TecladoPS2_Interface.v Line: 130
Info (12128): Elaborating entity "Sintetizador_Interface" for hierarchy "Sintetizador_Interface:Sintetizador0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 740
Info (12128): Elaborating entity "Sintetizador" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Sintetizador_Interface.v Line: 43
Info (12128): Elaborating entity "PolyphonicSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Sintetizador.v Line: 76
Info (12128): Elaborating entity "ChannelBank" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 88
Info (12128): Elaborating entity "NoteController" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 101
Info (12128): Elaborating entity "NoteInfoDatabase" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 111
Info (12128): Elaborating entity "NoteTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Note.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/NoteTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/NoteTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/NoteTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/notes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf
    Info (12023): Found entity 1: altsyncram_ehf1 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ehf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ehf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SampleSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 121
Info (12128): Elaborating entity "Oscillator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 22
Info (12128): Elaborating entity "DigitalFilter" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 36
Info (12128): Elaborating entity "Envelope" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 49
Info (12128): Elaborating entity "SineCalculator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 68
Info (12128): Elaborating entity "SineTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SineCalculator.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SineTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SineTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/SineTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf
    Info (12023): Found entity 1: altsyncram_agf1 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_agf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_agf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Mixer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Synthesizer.sv Line: 130
Info (12128): Elaborating entity "SyscallSynthControl" for hierarchy "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Sintetizador/Sintetizador_Interface.v Line: 124
Info (12128): Elaborating entity "MousePS2_Interface" for hierarchy "MousePS2_Interface:Mouse0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 762
Info (12128): Elaborating entity "mouse_hugo" for hierarchy "MousePS2_Interface:Mouse0|mouse_hugo:mouse1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/MousePS2_Interface.v Line: 66
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/mouse_hugo.v Line: 85
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/PS2/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "IrDA_Interface" for hierarchy "IrDA_Interface:IrDA0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 781
Info (12128): Elaborating entity "IrDA_receiver" for hierarchy "IrDA_Interface:IrDA0|IrDA_receiver:IrDArx" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 31
Info (12128): Elaborating entity "IrDA_decoder" for hierarchy "IrDA_decoder:IrDA_decoder0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 795
Info (12128): Elaborating entity "STOPWATCH_Interface" for hierarchy "STOPWATCH_Interface:stopwatch0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 809
Info (12128): Elaborating entity "Stopwatch_divider_clk" for hierarchy "STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/stopwatch/STOPWATCH_Interface.v Line: 18
Info (12128): Elaborating entity "lfsr_interface" for hierarchy "lfsr_interface:lfsr0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 819
Info (12128): Elaborating entity "lfsr_word" for hierarchy "lfsr_interface:lfsr0|lfsr_word:lfsr" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/lfsr/lfsr_interface.v Line: 13
Info (12128): Elaborating entity "Break_Interface" for hierarchy "Break_Interface:break0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 840
Info (12128): Elaborating entity "breaker" for hierarchy "Break_Interface:break0|breaker:brk0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/Break_Interface.v Line: 17
Info (12128): Elaborating entity "breaker_lpm_constant_kva" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/breaker.v Line: 83
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/breaker.v Line: 55
Info (12130): Elaborated megafunction instantiation "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/breaker.v Line: 55
Info (12133): Instantiated megafunction "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/breaker.v Line: 55
    Info (12134): Parameter "cvalue" = "00000000000000000000000000000000"
    Info (12134): Parameter "is_data_in_ram" = "0"
    Info (12134): Parameter "is_readable" = "0"
    Info (12134): Parameter "node_name" = "1112689456"
    Info (12134): Parameter "numwords" = "1"
    Info (12134): Parameter "shift_count_bits" = "6"
    Info (12134): Parameter "width_word" = "32"
    Info (12134): Parameter "widthad" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.02.03:04:39 Progress: Loading sld95350957/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 302
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|q_a[0]" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_agf1.tdf Line: 34
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK~0 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|oCLK_50 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Tempo/CLOCK_Interface.v Line: 3
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[5]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[4]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[3]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[2]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[1]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[0]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[7]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[6]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[8]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[9]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[10]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[11]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[12]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[13]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[14]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[15]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[16]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[17]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[18]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[19]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[20]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[21]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[22]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[23]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[24]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[25]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[26]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[27]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[28]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[29]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[30]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[31]" is permanently enabled File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 276
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|Ram0" is uninferred due to inappropriate RAM size File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/AudioCODEC/I2C_AV_Config.v Line: 117
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "DReadData[31]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[30]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[29]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[28]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[27]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[26]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[25]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[24]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[23]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[22]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[21]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[20]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[19]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[18]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[17]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[16]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[15]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[14]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[13]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[12]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[11]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[10]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[9]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[8]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[7]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[6]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[5]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[4]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[3]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[2]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[1]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13048): Converted tri-state node "DReadData[0]" into a selector File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 265
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[5]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[4]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[3]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[2]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[1]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[0]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[6]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[7]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[8]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[9]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[10]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[11]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[12]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[13]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[14]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[15]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[16]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[17]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[18]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[19]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[20]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[21]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[22]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[23]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[24]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[25]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[26]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[27]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[28]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[29]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[30]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|wReadData[31]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/IrDA/IrDA_Interface.v Line: 15
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[0]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[1]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[2]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[3]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[4]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[5]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[6]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[7]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[8]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[9]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[10]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[11]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[12]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[13]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[14]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[15]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[16]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[17]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[18]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[19]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[20]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[21]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[22]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[23]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[24]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[25]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[26]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[27]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[28]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[29]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[30]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
    Warning (13049): Converted tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[31]" feeding internal logic into a wire File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/Memoria/CodeMemory_Interface.v Line: 9
Info (19000): Inferred 8 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISCV.TopDE0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISCV.TopDE1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISCV.TopDE2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISCV.TopDE3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISCV.TopDE4.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISCV.TopDE5.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISCV.TopDE6.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISCV.TopDE7.rtl.mif
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISCV.TopDE0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ur51.tdf
    Info (12023): Found entity 1: altsyncram_ur51 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ur51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISCV.TopDE1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vr51.tdf
    Info (12023): Found entity 1: altsyncram_vr51 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_vr51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISCV.TopDE2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0s51.tdf
    Info (12023): Found entity 1: altsyncram_0s51 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_0s51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISCV.TopDE3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1s51.tdf
    Info (12023): Found entity 1: altsyncram_1s51 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_1s51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISCV.TopDE4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2s51.tdf
    Info (12023): Found entity 1: altsyncram_2s51 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2s51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISCV.TopDE5.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3s51.tdf
    Info (12023): Found entity 1: altsyncram_3s51 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_3s51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISCV.TopDE6.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4s51.tdf
    Info (12023): Found entity 1: altsyncram_4s51 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_4s51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISCV.TopDE7.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5s51.tdf
    Info (12023): Found entity 1: altsyncram_5s51 File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_5s51.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_5s51:auto_generated|ram_block1a0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_5s51.tdf Line: 35
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_5s51:auto_generated|ram_block1a1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_5s51.tdf Line: 55
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_4s51:auto_generated|ram_block1a0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_4s51.tdf Line: 35
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_4s51:auto_generated|ram_block1a1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_4s51.tdf Line: 55
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_3s51:auto_generated|ram_block1a0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_3s51.tdf Line: 35
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_3s51:auto_generated|ram_block1a1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_3s51.tdf Line: 55
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_2s51:auto_generated|ram_block1a0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2s51.tdf Line: 35
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_2s51:auto_generated|ram_block1a1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_2s51.tdf Line: 55
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_1s51:auto_generated|ram_block1a0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_1s51.tdf Line: 35
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_1s51:auto_generated|ram_block1a1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_1s51.tdf Line: 55
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_0s51:auto_generated|ram_block1a0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_0s51.tdf Line: 35
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_0s51:auto_generated|ram_block1a1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_0s51.tdf Line: 55
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_vr51:auto_generated|ram_block1a0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_vr51.tdf Line: 35
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_vr51:auto_generated|ram_block1a1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_vr51.tdf Line: 55
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_ur51:auto_generated|ram_block1a0" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ur51.tdf Line: 35
        Warning (14320): Synthesized away node "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_ur51:auto_generated|ram_block1a1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/db/altsyncram_ur51.tdf Line: 55
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver. File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 206
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 207
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 209
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 199
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 231
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 245
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 246
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 335
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 337
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_BCLK" is moved to its source File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 207
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 209
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "CPU:CPU0|Datapath_UNI:Processor|PC[22]" is converted into an equivalent circuit using register "CPU:CPU0|Datapath_UNI:Processor|PC[22]~_emulated" and latch "CPU:CPU0|Datapath_UNI:Processor|PC[22]~1" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/CPU/Datapath_UNI.v Line: 310
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 206
    Warning (13010): Node "AUD_BCLK~synth" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 207
    Warning (13010): Node "AUD_DACLRCK~synth" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 209
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 200
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 202
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 225
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 226
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 226
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 227
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 228
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 229
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 230
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 232
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 233
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 234
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 235
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 238
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 325
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 331
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 331
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 331
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 331
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 331
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 331
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 331
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 346
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 356
Info (17049): 873 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/output_files/TopDE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (15752): Ignored 510 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[10]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "Clock_25".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[25]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[4]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[22]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[23]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[6]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[12]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[3]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[21]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[19]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[27]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[4]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[21]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[1]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[22]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[16]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[1]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[0]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[10]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[23]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[25]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[11]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[16]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[1]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[14]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[16]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[25]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[31]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[21]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[15]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[9]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[12]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[17]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[15]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[10]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[17]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[19]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[3]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[25]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[1]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[17]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[9]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[4]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[3]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[20]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[13]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[17]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[10]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[13]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[22]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[27]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[12]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[27]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[25]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[25]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[31]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[19]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[14]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[24]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[17]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[8]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[7]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[23]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[11]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[10]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[4]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[20]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[30]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[12]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[0]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[19]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[4]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[16]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[22]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[11]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[8]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[15]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[21]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[17]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[3]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[30]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[3]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[26]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[21]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[8]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[22]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[24]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[30]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[14]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[24]".
    Warning (15751): Ignored Virtual Pin assignment to "ODByteEnable[1]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[9]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[11]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[13]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[27]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[14]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[2]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[12]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[26]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[4]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[19]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[22]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[8]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[21]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[6]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[28]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[28]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[1]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[13]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[24]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[15]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[17]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[2]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[11]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[15]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[0]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[3]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[19]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[2]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[3]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[17]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[13]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[31]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[8]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[18]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[11]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[17]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[25]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[23]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[12]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[11]".
    Warning (15751): Ignored Virtual Pin assignment to "Le_Mem".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[2]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[1]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[24]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[20]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[3]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[10]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[23]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[24]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[6]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[9]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[29]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[11]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[15]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[13]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[16]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[10]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[7]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[10]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[0]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[25]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[1]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[8]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[15]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[8]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[20]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[28]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[0]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[8]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[31]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[5]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[20]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[15]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[13]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[0]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[3]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[4]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[16]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[12]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[30]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[8]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[12]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[29]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[19]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[25]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[27]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Clock_100".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[24]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[22]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[3]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[27]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[0]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[31]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[31]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[20]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[14]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[7]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[23]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[13]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[6]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[22]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[7]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[24]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[25]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[20]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[18]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[5]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[19]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[7]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[18]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[31]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[9]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[29]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[5]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[16]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[7]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[3]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[28]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[9]".
    Warning (15751): Ignored Virtual Pin assignment to "Esc_Mem".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[6]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[20]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[21]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[27]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[24]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[21]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[6]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[13]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[26]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[25]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[9]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Clock_200".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[23]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[24]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[18]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[0]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[11]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[30]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[3]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[24]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[29]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[3]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[11]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[23]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[29]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[27]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[11]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[27]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[31]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[9]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[2]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[15]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[7]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[29]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[28]".
    Warning (15751): Ignored Virtual Pin assignment to "ODByteEnable[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[9]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[21]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[24]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[0]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[28]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[20]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[25]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[27]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[14]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[7]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[1]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[9]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[5]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[21]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[14]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[22]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[2]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[10]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[31]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[19]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[10]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[12]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[18]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[28]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[21]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[18]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[12]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[21]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[0]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[20]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[6]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[5]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[11]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[12]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[18]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[1]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[27]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[29]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[22]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[31]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[27]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[13]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[29]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[5]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[9]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[0]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[7]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[10]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[18]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[17]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[14]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[30]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[7]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[25]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[0]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[24]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[3]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[17]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[30]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[11]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[8]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[27]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[4]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[12]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[2]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[21]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[30]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[30]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[6]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[22]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[9]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[20]".
    Warning (15751): Ignored Virtual Pin assignment to "ODByteEnable[3]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[12]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[21]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[0]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[5]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[4]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[6]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[1]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[22]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[7]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[25]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[18]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[27]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[9]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[18]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[22]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[10]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Clock".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[15]".
    Warning (15751): Ignored Virtual Pin assignment to "OIAddress[10]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[13]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[11]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[12]".
    Warning (15751): Ignored Virtual Pin assignment to "ODByteEnable[0]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[23]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[5]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Instrucao[6]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[22]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[2]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[10]".
    Warning (15751): Ignored Virtual Pin assignment to "ODReadData[2]".
    Warning (15751): Ignored Virtual Pin assignment to "OIReadData[16]".
    Warning (15751): Ignored Virtual Pin assignment to "ODAddress[9]".
    Warning (15751): Ignored Virtual Pin assignment to "ODWriteData[24]".
    Warning (15751): Ignored Virtual Pin assignment to "Mem_Dados[13]".
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 201
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 205
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 216
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 219
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 343
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 344
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 344
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 344
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 344
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 344
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 344
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 344
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 344
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 345
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 347
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/TopDE.v Line: 324
Info (21057): Implemented 4456 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 97 bidirectional pins
    Info (21061): Implemented 3901 logic cells
    Info (21064): Implemented 287 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 18 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 888 warnings
    Info: Peak virtual memory: 5091 megabytes
    Info: Processing ended: Sat Jun 02 03:05:03 2018
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/output_files/TopDE.map.smsg.


