// Seed: 2832992780
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  localparam id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1,
    input  uwire id_2,
    output tri   id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  tri   id_6,
    output wor   id_7,
    output tri0  id_8
);
  logic [-1  ==  1 : 1] id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17;
  assign id_11 = id_10;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  localparam id_18 = 1;
  always id_0 <= 1;
  wire id_19;
endmodule
