Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <xaui_infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <opb0>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_opb_bridge_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <sys_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <sfp_mdio_controller_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_XSG_core_config>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_dest_ip>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_dest_port>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0>.
    Set property "BOX_TYPE = user_black_box" for instance <xaui_phy_4>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_rxbadctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_rxctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_rxeofctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_rxofctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_rxs_ss_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_rxs_ss_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_rxs_ss_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_rxs_ss_status>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_rxvldctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_txctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_txfullctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_txofctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_txs_ss_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_txs_ss_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_txs_ss_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_txs_ss_status>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_txvldctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_linkup>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe0_tx_cnt>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1>.
    Set property "BOX_TYPE = user_black_box" for instance <xaui_phy_5>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rxbadctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rxctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rxeofctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rxofctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rxs_ss_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rxs_ss_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rxs_ss_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rxs_ss_status>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rxvldctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_txctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_txfullctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_txofctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_txs_ss_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_txs_ss_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_txs_ss_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_txs_ss_status>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_txvldctr>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_linkup>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_gbe1_rx_frame_cnt>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_led0_gbe0_pulse_tx>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_led1_gbe0_up>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_led2_gbe1_pulse_rx>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_led3_gbe1_up>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_pkt_sim_enable>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_pkt_sim_payload_len>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_pkt_sim_period>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_rst>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_tx_snapshot_ss_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_tx_snapshot_ss_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_tx_snapshot_ss_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <roach2_tut_tge_tx_snapshot_ss_status>.
    Set property "BOX_TYPE = user_black_box" for instance <opb1>.
    Set property "BOX_TYPE = user_black_box" for instance <opb2opb_bridge_opb1>.
    Set property "BOX_TYPE = user_black_box" for instance <opb2>.
    Set property "BOX_TYPE = user_black_box" for instance <opb2opb_bridge_opb2>.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxdata0> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcharisk0> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodecomma0> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxsyncok0> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodevalid0> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxbufferr0> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxlock0> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxdata1> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcharisk1> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodecomma1> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxsyncok1> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodevalid1> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxbufferr1> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxlock1> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxdata2> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcharisk2> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodecomma2> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxsyncok2> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodevalid2> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxbufferr2> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxlock2> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxdata3> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcharisk3> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodecomma3> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxsyncok3> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodevalid3> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxbufferr3> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxlock3> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxdata6> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcharisk6> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodecomma6> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxsyncok6> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodevalid6> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxbufferr6> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxlock6> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxdata7> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcharisk7> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodecomma7> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxsyncok7> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxcodevalid7> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxbufferr7> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2218: Output port <mgt_rxlock7> of the instance <xaui_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <sys_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <sys_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <sys_clk_lock> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <sys_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <sys_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <sys_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <sys_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <aux_clk> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <aux_clk90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <aux_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <aux_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <aux_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <aux_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <aux_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <aux_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <idelay_rdy> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <clk_200> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2366: Output port <clk_100> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_MRequest> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_rdDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_wrDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_pendReq> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_beXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_beAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_busLock> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_dwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_dwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_fwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_fwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_hwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_hwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2406: Output port <OPB_toutSup> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 2504: Output port <soft_reset> of the instance <sys_block_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_MRequest> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_rdDBus> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_wrDBus> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_pendReq> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_beXfer> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_beAck> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_busLock> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_dwAck> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_dwXfer> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_fwAck> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_fwXfer> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_hwAck> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_hwXfer> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3763: Output port <OPB_toutSup> of the instance <opb1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_MRequest> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_rdDBus> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_wrDBus> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_pendReq> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_beXfer> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_beAck> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_busLock> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_dwAck> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_dwXfer> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_fwAck> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_fwXfer> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_hwAck> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_hwXfer> of the instance <opb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system.vhd" line 3855: Output port <OPB_toutSup> of the instance <opb2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_epb_opb_bridge_inst_wrapper.ngc>.
Reading core <../implementation/system_xaui_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_epb_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_opb0_wrapper.ngc>.
Reading core <../implementation/system_xaui_phy_4_wrapper.ngc>.
INFO:coreutil - Full license for component <xaui> allows you to use this component. This license does not give you access to source code implementing this component.

Reading core <../implementation/system_xaui_phy_5_wrapper.ngc>.
INFO:coreutil - Full license for component <xaui> allows you to use this component. This license does not give you access to source code implementing this component.

Reading core <../implementation/system_roach2_tut_tge_gbe0_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_wrapper.ngc>.
Reading core <../implementation/system_reset_block_inst_wrapper.ngc>.
Reading core <../implementation/system_sys_block_inst_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_xsg_core_config_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_roach2_tut_tge_dest_ip_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_dest_port_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_rxbadctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_rxctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_rxeofctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_rxofctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_rxs_ss_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_rxs_ss_ctrl_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_rxs_ss_status_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_rxvldctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_txctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_txfullctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_txofctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_txs_ss_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_txs_ss_ctrl_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_txs_ss_status_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_txvldctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_linkup_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_tx_cnt_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rxbadctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rxctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rxeofctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rxofctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rxs_ss_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rxs_ss_ctrl_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rxs_ss_status_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rxvldctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_txctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_txfullctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_txofctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_txs_ss_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_txs_ss_ctrl_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_txs_ss_status_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_txvldctr_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_linkup_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rx_frame_cnt_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_led0_gbe0_pulse_tx_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_led1_gbe0_up_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_led2_gbe1_pulse_rx_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_led3_gbe1_up_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_pkt_sim_enable_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_pkt_sim_payload_len_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_pkt_sim_period_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_rst_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_tx_snapshot_ss_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_tx_snapshot_ss_ctrl_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_tx_snapshot_ss_status_wrapper.ngc>.
Reading core <../implementation/system_sfp_mdio_controller_inst_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_rxs_ss_bram_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe0_txs_ss_bram_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_rxs_ss_bram_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_gbe1_txs_ss_bram_wrapper.ngc>.
Reading core <../implementation/system_roach2_tut_tge_tx_snapshot_ss_bram_wrapper.ngc>.
Reading core <../implementation/system_opb1_wrapper.ngc>.
Reading core <../implementation/system_opb2opb_bridge_opb1_wrapper.ngc>.
Reading core <../implementation/system_opb2_wrapper.ngc>.
Reading core <../implementation/system_opb2opb_bridge_opb2_wrapper.ngc>.
Loading core <system_epb_opb_bridge_inst_wrapper> for timing and area information for instance <epb_opb_bridge_inst>.
Loading core <system_xaui_infrastructure_inst_wrapper> for timing and area information for instance <xaui_infrastructure_inst>.
Loading core <system_infrastructure_inst_wrapper> for timing and area information for instance <infrastructure_inst>.
Loading core <system_epb_infrastructure_inst_wrapper> for timing and area information for instance <epb_infrastructure_inst>.
Loading core <system_opb0_wrapper> for timing and area information for instance <opb0>.
Loading core <system_xaui_phy_4_wrapper> for timing and area information for instance <xaui_phy_4>.
Loading core <system_xaui_phy_5_wrapper> for timing and area information for instance <xaui_phy_5>.
Loading core <system_roach2_tut_tge_gbe0_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0>.
Loading core <system_roach2_tut_tge_gbe1_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1>.
Loading core <system_reset_block_inst_wrapper> for timing and area information for instance <reset_block_inst>.
Loading core <system_sys_block_inst_wrapper> for timing and area information for instance <sys_block_inst>.
Loading core <system_roach2_tut_tge_xsg_core_config_wrapper> for timing and area information for instance <roach2_tut_tge_XSG_core_config>.
Loading core <system_roach2_tut_tge_dest_ip_wrapper> for timing and area information for instance <roach2_tut_tge_dest_ip>.
Loading core <system_roach2_tut_tge_dest_port_wrapper> for timing and area information for instance <roach2_tut_tge_dest_port>.
Loading core <system_roach2_tut_tge_gbe0_rxbadctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_rxbadctr>.
Loading core <system_roach2_tut_tge_gbe0_rxctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_rxctr>.
Loading core <system_roach2_tut_tge_gbe0_rxeofctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_rxeofctr>.
Loading core <system_roach2_tut_tge_gbe0_rxofctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_rxofctr>.
Loading core <system_roach2_tut_tge_gbe0_rxs_ss_bram_ramblk_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_rxs_ss_bram_ramblk>.
Loading core <system_roach2_tut_tge_gbe0_rxs_ss_ctrl_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_rxs_ss_ctrl>.
Loading core <system_roach2_tut_tge_gbe0_rxs_ss_status_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_rxs_ss_status>.
Loading core <system_roach2_tut_tge_gbe0_rxvldctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_rxvldctr>.
Loading core <system_roach2_tut_tge_gbe0_txctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_txctr>.
Loading core <system_roach2_tut_tge_gbe0_txfullctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_txfullctr>.
Loading core <system_roach2_tut_tge_gbe0_txofctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_txofctr>.
Loading core <system_roach2_tut_tge_gbe0_txs_ss_bram_ramblk_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_txs_ss_bram_ramblk>.
Loading core <system_roach2_tut_tge_gbe0_txs_ss_ctrl_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_txs_ss_ctrl>.
Loading core <system_roach2_tut_tge_gbe0_txs_ss_status_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_txs_ss_status>.
Loading core <system_roach2_tut_tge_gbe0_txvldctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_txvldctr>.
Loading core <system_roach2_tut_tge_gbe0_linkup_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_linkup>.
Loading core <system_roach2_tut_tge_gbe0_tx_cnt_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_tx_cnt>.
Loading core <system_roach2_tut_tge_gbe1_rxbadctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rxbadctr>.
Loading core <system_roach2_tut_tge_gbe1_rxctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rxctr>.
Loading core <system_roach2_tut_tge_gbe1_rxeofctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rxeofctr>.
Loading core <system_roach2_tut_tge_gbe1_rxofctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rxofctr>.
Loading core <system_roach2_tut_tge_gbe1_rxs_ss_bram_ramblk_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rxs_ss_bram_ramblk>.
Loading core <system_roach2_tut_tge_gbe1_rxs_ss_ctrl_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rxs_ss_ctrl>.
Loading core <system_roach2_tut_tge_gbe1_rxs_ss_status_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rxs_ss_status>.
Loading core <system_roach2_tut_tge_gbe1_rxvldctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rxvldctr>.
Loading core <system_roach2_tut_tge_gbe1_txctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_txctr>.
Loading core <system_roach2_tut_tge_gbe1_txfullctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_txfullctr>.
Loading core <system_roach2_tut_tge_gbe1_txofctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_txofctr>.
Loading core <system_roach2_tut_tge_gbe1_txs_ss_bram_ramblk_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_txs_ss_bram_ramblk>.
Loading core <system_roach2_tut_tge_gbe1_txs_ss_ctrl_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_txs_ss_ctrl>.
Loading core <system_roach2_tut_tge_gbe1_txs_ss_status_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_txs_ss_status>.
Loading core <system_roach2_tut_tge_gbe1_txvldctr_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_txvldctr>.
Loading core <system_roach2_tut_tge_gbe1_linkup_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_linkup>.
Loading core <system_roach2_tut_tge_gbe1_rx_frame_cnt_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rx_frame_cnt>.
Loading core <system_roach2_tut_tge_led0_gbe0_pulse_tx_wrapper> for timing and area information for instance <roach2_tut_tge_led0_gbe0_pulse_tx>.
Loading core <system_roach2_tut_tge_led1_gbe0_up_wrapper> for timing and area information for instance <roach2_tut_tge_led1_gbe0_up>.
Loading core <system_roach2_tut_tge_led2_gbe1_pulse_rx_wrapper> for timing and area information for instance <roach2_tut_tge_led2_gbe1_pulse_rx>.
Loading core <system_roach2_tut_tge_led3_gbe1_up_wrapper> for timing and area information for instance <roach2_tut_tge_led3_gbe1_up>.
Loading core <system_roach2_tut_tge_pkt_sim_enable_wrapper> for timing and area information for instance <roach2_tut_tge_pkt_sim_enable>.
Loading core <system_roach2_tut_tge_pkt_sim_payload_len_wrapper> for timing and area information for instance <roach2_tut_tge_pkt_sim_payload_len>.
Loading core <system_roach2_tut_tge_pkt_sim_period_wrapper> for timing and area information for instance <roach2_tut_tge_pkt_sim_period>.
Loading core <system_roach2_tut_tge_rst_wrapper> for timing and area information for instance <roach2_tut_tge_rst>.
Loading core <system_roach2_tut_tge_tx_snapshot_ss_bram_ramblk_wrapper> for timing and area information for instance <roach2_tut_tge_tx_snapshot_ss_bram_ramblk>.
Loading core <system_roach2_tut_tge_tx_snapshot_ss_ctrl_wrapper> for timing and area information for instance <roach2_tut_tge_tx_snapshot_ss_ctrl>.
Loading core <system_roach2_tut_tge_tx_snapshot_ss_status_wrapper> for timing and area information for instance <roach2_tut_tge_tx_snapshot_ss_status>.
Loading core <system_sfp_mdio_controller_inst_wrapper> for timing and area information for instance <sfp_mdio_controller_inst>.
Loading core <system_roach2_tut_tge_gbe0_rxs_ss_bram_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_rxs_ss_bram>.
Loading core <system_roach2_tut_tge_gbe0_txs_ss_bram_wrapper> for timing and area information for instance <roach2_tut_tge_gbe0_txs_ss_bram>.
Loading core <system_roach2_tut_tge_gbe1_rxs_ss_bram_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_rxs_ss_bram>.
Loading core <system_roach2_tut_tge_gbe1_txs_ss_bram_wrapper> for timing and area information for instance <roach2_tut_tge_gbe1_txs_ss_bram>.
Loading core <system_roach2_tut_tge_tx_snapshot_ss_bram_wrapper> for timing and area information for instance <roach2_tut_tge_tx_snapshot_ss_bram>.
Loading core <system_opb1_wrapper> for timing and area information for instance <opb1>.
Loading core <system_opb2opb_bridge_opb1_wrapper> for timing and area information for instance <opb2opb_bridge_opb1>.
Loading core <system_opb2_wrapper> for timing and area information for instance <opb2>.
Loading core <system_opb2opb_bridge_opb2_wrapper> for timing and area information for instance <opb2opb_bridge_opb2>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP in unit U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP in unit U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP in unit U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP in unit U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP in unit U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP in unit U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 2.
WARNING:Xst:387 - The KEEP property attached to the net <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/opb_attach_inst/cpu_rx_ack_reg_glue_set> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/opb_attach_inst/local_enable_reg_rstpot> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/opb_attach_inst/cpu_rx_ack_reg_glue_set> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/opb_attach_inst/local_enable_reg_rstpot> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/io_delay_19ee665e1d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/txs_15ffa90bda/io_delay_2a470ca56b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_10> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_11> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_0> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/we_delay_a3306a2657/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/io_delay_19ee665e1d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_1> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_2> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_3> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_4> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_5> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_0> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_1> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_2> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_3> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_4> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_5> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_6> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_7> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_8> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_9> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe1_3bbccc3192/rxs_57bb00bcdb/io_delay_4e306d15aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe1_3bbccc3192/rxs_57bb00bcdb/io_delay_4e306d15aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe1_3bbccc3192/rxs_57bb00bcdb/we_delay_9fd1932e6a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following 99 FFs/Latches : <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/trig_delay_897490cd92/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/we_delay_06fd8d164f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_6> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_7> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_8> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_9> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_10> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_11> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_12> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/txs_15ffa90bda/io_delay_2a470ca56b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/txs_15ffa90bda/we_delay_bd13d17578/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_dest_port/register_readyRR> in Unit <roach2_tut_tge_dest_port> is equivalent to the following FF/Latch : <roach2_tut_tge_dest_port/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxbadctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxbadctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxbadctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxeofctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxeofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxeofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxofctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxs_ss_status/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxs_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxs_ss_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxvldctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxvldctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxvldctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_txctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txfullctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_txfullctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txfullctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txofctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_txofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txs_ss_ctrl/Sl_xferAck_reg> in Unit <roach2_tut_tge_gbe0_txs_ss_ctrl> is equivalent to the following 2 FFs/Latches : <roach2_tut_tge_gbe0_txs_ss_ctrl/Sl_xferAck_reg_1> <roach2_tut_tge_gbe0_txs_ss_ctrl/Sl_xferAck_reg_2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txs_ss_status/register_readyRR> in Unit <roach2_tut_tge_gbe0_txs_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txs_ss_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txvldctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_txvldctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txvldctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_linkup/register_readyRR> in Unit <roach2_tut_tge_gbe0_linkup> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_linkup/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_tx_cnt/register_readyRR> in Unit <roach2_tut_tge_gbe0_tx_cnt> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_tx_cnt/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxbadctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxbadctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxbadctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxeofctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxeofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxeofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxofctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxs_ss_status/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxs_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxs_ss_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxvldctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxvldctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxvldctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_txctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txfullctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_txfullctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txfullctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txofctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_txofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txs_ss_ctrl/Sl_xferAck_reg> in Unit <roach2_tut_tge_gbe1_txs_ss_ctrl> is equivalent to the following 2 FFs/Latches : <roach2_tut_tge_gbe1_txs_ss_ctrl/Sl_xferAck_reg_1> <roach2_tut_tge_gbe1_txs_ss_ctrl/Sl_xferAck_reg_2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txs_ss_status/register_readyRR> in Unit <roach2_tut_tge_gbe1_txs_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txs_ss_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txvldctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_txvldctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txvldctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_linkup/register_readyRR> in Unit <roach2_tut_tge_gbe1_linkup> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_linkup/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rx_frame_cnt/register_readyRR> in Unit <roach2_tut_tge_gbe1_rx_frame_cnt> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rx_frame_cnt/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_pkt_sim_enable/register_readyRR> in Unit <roach2_tut_tge_pkt_sim_enable> is equivalent to the following FF/Latch : <roach2_tut_tge_pkt_sim_enable/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_pkt_sim_payload_len/register_readyRR> in Unit <roach2_tut_tge_pkt_sim_payload_len> is equivalent to the following FF/Latch : <roach2_tut_tge_pkt_sim_payload_len/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_pkt_sim_period/register_readyRR> in Unit <roach2_tut_tge_pkt_sim_period> is equivalent to the following FF/Latch : <roach2_tut_tge_pkt_sim_period/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_rst/register_readyRR> in Unit <roach2_tut_tge_rst> is equivalent to the following FF/Latch : <roach2_tut_tge_rst/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_tx_snapshot_ss_status/register_readyRR> in Unit <roach2_tut_tge_tx_snapshot_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_tx_snapshot_ss_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/io_delay_19ee665e1d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/txs_15ffa90bda/io_delay_2a470ca56b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_10> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_11> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_0> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/we_delay_a3306a2657/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/io_delay_19ee665e1d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_1> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_2> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_3> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_4> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_5> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_0> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_1> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_2> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_3> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_4> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_5> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_6> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_7> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_8> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_9> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe1_3bbccc3192/rxs_57bb00bcdb/io_delay_4e306d15aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe1_3bbccc3192/rxs_57bb00bcdb/io_delay_4e306d15aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe1_3bbccc3192/rxs_57bb00bcdb/we_delay_9fd1932e6a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following 99 FFs/Latches : <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/trig_delay_897490cd92/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/we_delay_06fd8d164f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_6> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_7> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_8> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_9> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_10> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_11> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_12> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/txs_15ffa90bda/io_delay_2a470ca56b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/txs_15ffa90bda/we_delay_bd13d17578/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/io_delay_19ee665e1d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/txs_15ffa90bda/io_delay_2a470ca56b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_10> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_11> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_0> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/we_delay_a3306a2657/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/io_delay_19ee665e1d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_1> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_2> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_3> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_4> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_5> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_0> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_1> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_2> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_3> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_4> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_5> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_6> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_7> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_8> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_del/op_mem_20_24_0_9> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/add_gen_514f24ae25/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe1_3bbccc3192/rxs_57bb00bcdb/io_delay_4e306d15aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe1_3bbccc3192/rxs_57bb00bcdb/io_delay_4e306d15aa/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe1_3bbccc3192/rxs_57bb00bcdb/we_delay_9fd1932e6a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following 99 FFs/Latches : <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0.fdre_comp>
   <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/trig_delay_897490cd92/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <roach2_tut_tge_x0/gbe1_3bbccc3192/txs_490989f991/we_delay_06fd8d164f/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_6> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_7> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_8> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_9> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_10> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_11> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_del/op_mem_20_24_0_12> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/add_gen_453c6a687b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_x0/gbe0_6764d6f24a/txs_15ffa90bda/io_delay_2a470ca56b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp> in Unit <roach2_tut_tge_XSG_core_config> is equivalent to the following FF/Latch : <roach2_tut_tge_x0/gbe0_6764d6f24a/txs_15ffa90bda/we_delay_bd13d17578/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_dest_port/register_readyRR> in Unit <roach2_tut_tge_dest_port> is equivalent to the following FF/Latch : <roach2_tut_tge_dest_port/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxbadctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxbadctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxbadctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxeofctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxeofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxeofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxofctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxs_ss_status/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxs_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxs_ss_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_rxvldctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_rxvldctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_rxvldctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_txctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txfullctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_txfullctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txfullctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txofctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_txofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txs_ss_ctrl/Sl_xferAck_reg> in Unit <roach2_tut_tge_gbe0_txs_ss_ctrl> is equivalent to the following 2 FFs/Latches : <roach2_tut_tge_gbe0_txs_ss_ctrl/Sl_xferAck_reg_1> <roach2_tut_tge_gbe0_txs_ss_ctrl/Sl_xferAck_reg_2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txs_ss_status/register_readyRR> in Unit <roach2_tut_tge_gbe0_txs_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txs_ss_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_txvldctr/register_readyRR> in Unit <roach2_tut_tge_gbe0_txvldctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_txvldctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_linkup/register_readyRR> in Unit <roach2_tut_tge_gbe0_linkup> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_linkup/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe0_tx_cnt/register_readyRR> in Unit <roach2_tut_tge_gbe0_tx_cnt> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe0_tx_cnt/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxbadctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxbadctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxbadctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxeofctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxeofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxeofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxofctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxs_ss_status/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxs_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxs_ss_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rxvldctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_rxvldctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rxvldctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_txctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txfullctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_txfullctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txfullctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txofctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_txofctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txofctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txs_ss_ctrl/Sl_xferAck_reg> in Unit <roach2_tut_tge_gbe1_txs_ss_ctrl> is equivalent to the following 2 FFs/Latches : <roach2_tut_tge_gbe1_txs_ss_ctrl/Sl_xferAck_reg_1> <roach2_tut_tge_gbe1_txs_ss_ctrl/Sl_xferAck_reg_2> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txs_ss_status/register_readyRR> in Unit <roach2_tut_tge_gbe1_txs_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txs_ss_status/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_txvldctr/register_readyRR> in Unit <roach2_tut_tge_gbe1_txvldctr> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_txvldctr/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_linkup/register_readyRR> in Unit <roach2_tut_tge_gbe1_linkup> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_linkup/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_gbe1_rx_frame_cnt/register_readyRR> in Unit <roach2_tut_tge_gbe1_rx_frame_cnt> is equivalent to the following FF/Latch : <roach2_tut_tge_gbe1_rx_frame_cnt/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_pkt_sim_enable/register_readyRR> in Unit <roach2_tut_tge_pkt_sim_enable> is equivalent to the following FF/Latch : <roach2_tut_tge_pkt_sim_enable/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_pkt_sim_payload_len/register_readyRR> in Unit <roach2_tut_tge_pkt_sim_payload_len> is equivalent to the following FF/Latch : <roach2_tut_tge_pkt_sim_payload_len/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_pkt_sim_period/register_readyRR> in Unit <roach2_tut_tge_pkt_sim_period> is equivalent to the following FF/Latch : <roach2_tut_tge_pkt_sim_period/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_rst/register_readyRR> in Unit <roach2_tut_tge_rst> is equivalent to the following FF/Latch : <roach2_tut_tge_rst/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <roach2_tut_tge_tx_snapshot_ss_status/register_readyRR> in Unit <roach2_tut_tge_tx_snapshot_ss_status> is equivalent to the following FF/Latch : <roach2_tut_tge_tx_snapshot_ss_status/register_readyRR_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18496
#      GND                         : 123
#      INV                         : 414
#      LUT1                        : 990
#      LUT2                        : 2171
#      LUT3                        : 2975
#      LUT4                        : 1721
#      LUT5                        : 1735
#      LUT6                        : 3919
#      MUXCY                       : 2080
#      MUXCY_L                     : 48
#      MUXF7                       : 703
#      VCC                         : 115
#      XORCY                       : 1502
# FlipFlops/Latches                : 13338
#      FD                          : 1834
#      FDC                         : 570
#      FDCE                        : 1234
#      FDE                         : 4319
#      FDP                         : 119
#      FDPE                        : 60
#      FDR                         : 1424
#      FDR_1                       : 1
#      FDRE                        : 3297
#      FDS                         : 287
#      FDSE                        : 193
# RAMS                             : 234
#      RAM32M                      : 63
#      RAM32X1D                    : 9
#      RAMB18E1                    : 2
#      RAMB36E1                    : 160
# Shift Registers                  : 878
#      SRL16                       : 3
#      SRLC16E                     : 875
# Clock Buffers                    : 13
#      BUFG                        : 13
# IO Buffers                       : 223
#      IBUF                        : 102
#      IBUFDS_GTXE1                : 3
#      IBUFG                       : 1
#      IBUFGDS                     : 2
#      IOBUF                       : 44
#      OBUF                        : 71
# GigabitIOs                       : 8
#      GTXE1                       : 8
# DSPs                             : 5
#      DSP48E1                     : 5
# Others                           : 7
#      BUFR                        : 3
#      IDELAYCTRL                  : 1
#      MMCM_ADV                    : 2
#      TEMAC_SINGLE                : 1

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:           13325  out of  595200     2%  
 Number of Slice LUTs:                15073  out of  297600     5%  
    Number used as Logic:             13925  out of  297600     4%  
    Number used as Memory:             1148  out of  122240     0%  
       Number used as RAM:              270
       Number used as SRL:              878

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  21787
   Number with an unused Flip Flop:    8462  out of  21787    38%  
   Number with an unused LUT:          6714  out of  21787    30%  
   Number of fully used LUT-FF pairs:  6611  out of  21787    30%  
   Number of unique control sets:       579

IO Utilization: 
 Number of IOs:                         222
 Number of bonded IOBs:                 217  out of    840    25%  
    IOB Flip Flops/Latches:              13

Specific Feature Utilization:
 Number of Block RAM/FIFO:              161  out of   1064    15%  
    Number using Block RAM only:        161
 Number of BUFG/BUFGCTRLs:               13  out of     32    40%  
 Number of DSP48E1s:                      5  out of   2016     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)                                               | Load  |
---------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
epb_clk_in                                                                             | IBUFG+BUFG                                                          | 3202  |
xaui_refclk_p<2>                                                                       | IBUF+IBUFDS_GTXE1+BUFR                                              | 5     |
xaui_refclk_p<1>                                                                       | IBUF+IBUFDS_GTXE1+BUFR                                              | 5     |
xaui_refclk_p<0>                                                                       | IBUF+IBUFDS_GTXE1                                                   | 1     |
xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/n0075<0>| BUFG                                                                | 3655  |
sys_clk_p                                                                              | MMCM_ADV:CLKOUT1                                                    | 7718  |
sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk                             | NONE(sfp_mdio_controller_inst/sfp_mdio_controller_inst/start_detect)| 34    |
---------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                  | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/bram_inst/N1(roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                                       | NONE(roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                             | 128   |
roach2_tut_tge_gbe0_txs_ss_bram_ramblk/roach2_tut_tge_gbe0_txs_ss_bram_ramblk/bram_inst/N1(roach2_tut_tge_gbe0_txs_ss_bram_ramblk/roach2_tut_tge_gbe0_txs_ss_bram_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                                       | NONE(roach2_tut_tge_gbe0_txs_ss_bram_ramblk/roach2_tut_tge_gbe0_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                            | 128   |
roach2_tut_tge_gbe1_rxs_ss_bram_ramblk/roach2_tut_tge_gbe1_rxs_ss_bram_ramblk/bram_inst/N1(roach2_tut_tge_gbe1_rxs_ss_bram_ramblk/roach2_tut_tge_gbe1_rxs_ss_bram_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                                       | NONE(roach2_tut_tge_gbe1_rxs_ss_bram_ramblk/roach2_tut_tge_gbe1_rxs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                            | 128   |
roach2_tut_tge_gbe1_txs_ss_bram_ramblk/roach2_tut_tge_gbe1_txs_ss_bram_ramblk/bram_inst/N1(roach2_tut_tge_gbe1_txs_ss_bram_ramblk/roach2_tut_tge_gbe1_txs_ss_bram_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                                       | NONE(roach2_tut_tge_gbe1_txs_ss_bram_ramblk/roach2_tut_tge_gbe1_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                             | 128   |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                          | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 124   |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                          | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 124   |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                                                          | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                       | 124   |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                          | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 124   |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                          | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 124   |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_VCC:P)                            | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 124   |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_VCC:P)                            | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 124   |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                          | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 124   |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                          | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 124   |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_VCC:P)| NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 124   |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_VCC:P)| NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 124   |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                                                          | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                       | 124   |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                          | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 124   |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                                                          | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 124   |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_VCC:P)                            | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 124   |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_VCC:P)                            | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 124   |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                           | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 72    |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                           | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 72    |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                                                           | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                       | 72    |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                           | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 72    |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                           | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 72    |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_GND:G)                             | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 72    |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_GND:G)                             | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 72    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                           | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 72    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                           | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 72    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_GND:G) | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 72    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_GND:G) | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 72    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                                                           | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                       | 72    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                           | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 72    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                                                           | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 72    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_GND:G)                             | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 72    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_GND:G)                             | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 72    |
roach2_tut_tge_tx_snapshot_ss_bram_ramblk/roach2_tut_tge_tx_snapshot_ss_bram_ramblk/bram_inst/N1(roach2_tut_tge_tx_snapshot_ss_bram_ramblk/roach2_tut_tge_tx_snapshot_ss_bram_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                           | NONE(roach2_tut_tge_tx_snapshot_ss_bram_ramblk/roach2_tut_tge_tx_snapshot_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                      | 64    |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/N0(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/XST_GND:G)                                                                                                           | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP)                                                                                       | 16    |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/N0(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/XST_GND:G)                                                                                                           | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP)                                                                                       | 16    |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/sbiterr(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/XST_GND:G)                                                                                                                                                                                                                                                        | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 8     |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/N11(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/XST_VCC:P)                                                                                                          | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP)                                                                                       | 8     |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/sbiterr(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/XST_GND:G)                                                                                                                                                                                                                                                        | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 8     |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/rd_data_count<0>(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/XST_GND:G)                                                                                                                                                                                                                                                                 | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 8     |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/sbiterr(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/XST_GND:G)                                                                                                                                                                                                                                                        | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 8     |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/rd_data_count<0>(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/XST_GND:G)                                                                                                                                                                                                                                     | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 8     |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/N11(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/XST_VCC:P)                                                                                                          | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP)                                                                                       | 8     |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/sbiterr(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/XST_GND:G)                                                                                                                                                                                                                                                        | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                     | 8     |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/rd_data_count<0>(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/XST_GND:G)                                                                                                                                                                                                                                                                 | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)              | 8     |
roach2_tut_tge_gbe0/Sl_toutSup(roach2_tut_tge_gbe0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                       | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP)                                                                                       | 4     |
roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/sbiterr(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                    | NONE(roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                       | 4     |
roach2_tut_tge_gbe1/Sl_toutSup(roach2_tut_tge_gbe1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                       | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP)                                                                                       | 4     |
roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/sbiterr(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                    | NONE(roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                       | 4     |
xaui_infrastructure_inst/mgt_rxcodevalid7<0>(xaui_infrastructure_inst/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                    | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/bufr_gtx_refclk<2>)                                                                                                                                                                                                                                          | 3     |
xaui_infrastructure_inst/mgt_rxlock7<0>(xaui_infrastructure_inst/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                         | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/bufr_gtx_refclk<2>)                                                                                                                                                                                                                                          | 3     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.909ns (Maximum Frequency: 144.729MHz)
   Minimum input arrival time before clock: 1.412ns
   Maximum output required time after clock: 1.626ns
   Maximum combinational path delay: 1.204ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'epb_clk_in'
  Clock period: 6.909ns (frequency: 144.729MHz)
  Total number of paths / destination ports: 454114 / 9284
-------------------------------------------------------------------------
Delay:               6.909ns (Levels of Logic = 12)
  Source:            roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/opb_attach_inst/opb_data_src_0 (FF)
  Destination:       roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      epb_clk_in rising
  Destination Clock: epb_clk_in rising

  Data Path: roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/opb_attach_inst/opb_data_src_0 to roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            70   0.375   0.742  roach2_tut_tge_gbe0/opb_attach_inst/opb_data_src_0 (roach2_tut_tge_gbe0/opb_attach_inst/opb_data_src<0>)
     LUT3:I0->O            3   0.068   0.595  roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus1812111 (roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus181211)
     LUT5:I2->O            1   0.068   0.778  roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus221 (roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus22)
     LUT6:I0->O            1   0.068   0.417  roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus223 (roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus222)
     LUT5:I4->O            1   0.068   0.417  roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus224 (roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus223)
     LUT5:I4->O            1   0.068   0.581  roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus225 (roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus224)
     LUT5:I2->O            1   0.068   0.778  roach2_tut_tge_gbe0/opb_attach_inst/Mmux_Sl_DBus226 (Sl_DBus<12>)
     end scope: 'roach2_tut_tge_gbe0:Sl_DBus<12>'
     begin scope: 'opb0:Sl_DBus<140>'
     LUT6:I0->O            2   0.068   0.423  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<12><108>3 (opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<12><108>2)
     LUT6:I5->O           37   0.068   0.553  opb0/OPB_DBus_I/Y<12>1 (OPB_DBus<12>)
     end scope: 'opb0:OPB_DBus<12>'
     begin scope: 'roach2_tut_tge_gbe0_rxs_ss_bram:opb_dbus<12>'
     end scope: 'roach2_tut_tge_gbe0_rxs_ss_bram:bram_dout<12>'
     begin scope: 'roach2_tut_tge_gbe0_rxs_ss_bram_ramblk:BRAM_Dout_B<12>'
     begin scope: 'roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/roach2_tut_tge_gbe0_rxs_ss_bram_ramblk/bram_inst:dinb<19>'
     RAMB36E1:DIBDI3           0.707          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      6.909ns (1.626ns logic, 5.283ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xaui_refclk_p<2>'
  Clock period: 0.785ns (frequency: 1273.885MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.785ns (Levels of Logic = 0)
  Source:            xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_2_2 (FF)
  Destination:       xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_2_3 (FF)
  Source Clock:      xaui_refclk_p<2> rising
  Destination Clock: xaui_refclk_p<2> rising

  Data Path: xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_2_2 to xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.375   0.399  xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_2_2 (xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_2_2)
     FDP:D                     0.011          xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_2_3
    ----------------------------------------
    Total                      0.785ns (0.386ns logic, 0.399ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xaui_refclk_p<1>'
  Clock period: 0.785ns (frequency: 1273.885MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.785ns (Levels of Logic = 0)
  Source:            xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_1_2 (FF)
  Destination:       xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_1_3 (FF)
  Source Clock:      xaui_refclk_p<1> rising
  Destination Clock: xaui_refclk_p<1> rising

  Data Path: xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_1_2 to xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.375   0.399  xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_1_2 (xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_1_2)
     FDP:D                     0.011          xaui_infrastructure_inst/xaui_infrastructure_low_inst/reset_r_1_3
    ----------------------------------------
    Total                      0.785ns (0.386ns logic, 0.399ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/n0075<0>'
  Clock period: 4.555ns (frequency: 219.539MHz)
  Total number of paths / destination ports: 128504 / 6942
-------------------------------------------------------------------------
Delay:               4.555ns (Levels of Logic = 5)
  Source:            xaui_phy_4/xaui_phy_4/xaui_inst/BU2/U0/transmitter/txc_pipe_5 (FF)
  Destination:       xaui_phy_4/xaui_phy_4/xaui_inst/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_6 (FF)
  Source Clock:      xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/n0075<0> rising
  Destination Clock: xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/n0075<0> rising

  Data Path: xaui_phy_4/xaui_phy_4/xaui_inst/BU2/U0/transmitter/txc_pipe_5 to xaui_phy_4/xaui_phy_4/xaui_inst/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              9   0.375   0.831  U0/transmitter/txc_pipe_5 (U0/transmitter/txc_pipe<5>)
     LUT6:I0->O            1   0.068   0.778  U0/transmitter/is_terminate<1>4 (U0/transmitter/is_terminate<1>4)
     LUT6:I0->O            1   0.068   0.778  U0/transmitter/is_terminate<1>96_SW0 (N226)
     LUT6:I0->O            4   0.068   0.798  U0/transmitter/is_terminate<1>96 (U0/transmitter/is_terminate<1>)
     LUT6:I0->O            2   0.068   0.644  U0/transmitter/G_FILTER_HIGH[7].filter/n0005 (U0/transmitter/G_FILTER_HIGH[7].filter/n0005)
     LUT4:I0->O            1   0.068   0.000  U0/transmitter/G_FILTER_HIGH[7].filter/n0040<6>11 (U0/transmitter/G_FILTER_HIGH[7].filter/n0040<6>11)
     FDR:D                     0.011          U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_6
    ----------------------------------------
    Total                      4.555ns (0.726ns logic, 3.829ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_p'
  Clock period: 2.754ns (frequency: 363.170MHz)
  Total number of paths / destination ports: 48563 / 16723
-------------------------------------------------------------------------
Delay:               2.754ns (Levels of Logic = 21)
  Source:            roach2_tut_tge_pkt_sim_period/roach2_tut_tge_pkt_sim_period/user_data_out_reg_0 (FF)
  Destination:       sec_inst (FF)
  Source Clock:      sys_clk_p rising
  Destination Clock: sys_clk_p rising

  Data Path: roach2_tut_tge_pkt_sim_period/roach2_tut_tge_pkt_sim_period/user_data_out_reg_0 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.375   0.644  roach2_tut_tge_pkt_sim_period/user_data_out_reg_0 (user_data_out<0>)
     end scope: 'roach2_tut_tge_pkt_sim_period:user_data_out<0>'
     begin scope: 'roach2_tut_tge_XSG_core_config:roach2_tut_tge_pkt_sim_period_user_data_out<0>'
     begin scope: 'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config:roach2_tut_tge_pkt_sim_period_user_data_out<0>'
     LUT4:I0->O            1   0.068   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_lut(0) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_lut(0))
     MUXCY:S->O            1   0.290   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(0) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(0))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(1) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(1))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(2) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(2))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(3) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(3))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(4) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(4))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(5) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(5))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(6) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(6))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(7) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(7))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(8) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(8))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(9) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(9))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(10) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(10))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(11) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(11))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(12) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(12))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(13) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(13))
     MUXCY:CI->O           1   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(14) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(14))
     MUXCY:CI->O          34   0.020   0.000  roach2_tut_tge_x0/pkt_sim_fd940d25e9/relational1/Mcompar_result_22_3_rel_cy(15) (roach2_tut_tge_x0/pkt_sim_fd940d25e9/counter1/core_sinit)
     MUXCY:CI->O          32   0.099   0.552  roach2_tut_tge_x0/pkt_sim_fd940d25e9/counter/clr_rst[0]_OR_2_o1_cy (roach2_tut_tge_x0/pkt_sim_fd940d25e9/counter/core_sinit)
     begin scope: 'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge_x0/pkt_sim_fd940d25e9/counter/comp2.core_instance2:sinit'
     begin scope: 'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge_x0/pkt_sim_fd940d25e9/counter/comp2.core_instance2/blk00000001:SINIT'
     SEC:in                    0.434          sec_inst
    ----------------------------------------
    Total                      2.754ns (1.558ns logic, 1.196ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk'
  Clock period: 2.081ns (frequency: 480.538MHz)
  Total number of paths / destination ports: 64 / 33
-------------------------------------------------------------------------
Delay:               2.081ns (Levels of Logic = 2)
  Source:            sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_do_iR_3 (FF)
  Destination:       sfp_mdio_controller_inst/sfp_mdio_controller_inst/start_detectR (FF)
  Source Clock:      sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk rising
  Destination Clock: sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk rising

  Data Path: sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_do_iR_3 to sfp_mdio_controller_inst/sfp_mdio_controller_inst/start_detectR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.375   0.784  sfp_mdio_controller_inst/mdio_do_iR_3 (sfp_mdio_controller_inst/mdio_do_iR<3>)
     LUT6:I0->O            1   0.068   0.775  sfp_mdio_controller_inst/mdio_do_iR[31]_PWR_2_o_equal_30_o<31>6 (sfp_mdio_controller_inst/mdio_do_iR[31]_PWR_2_o_equal_30_o<31>5)
     LUT6:I1->O            1   0.068   0.000  sfp_mdio_controller_inst/mdio_do_iR[31]_PWR_2_o_equal_30_o<31>7 (sfp_mdio_controller_inst/mdio_do_iR[31]_PWR_2_o_equal_30_o)
     FDR:D                     0.011          sfp_mdio_controller_inst/start_detectR
    ----------------------------------------
    Total                      2.081ns (0.522ns logic, 1.559ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'epb_clk_in'
  Total number of paths / destination ports: 99 / 99
-------------------------------------------------------------------------
Offset:              1.306ns (Levels of Logic = 1)
  Source:            sfp_mdio_controller_inst/sfp_mdio_controller_inst/emac_mdio/v6_emac:HOSTMIIMRDY (PAD)
  Destination:       sfp_mdio_controller_inst/sfp_mdio_controller_inst/emac_mdio/emac_mdio_wb_inst/op_result_31 (FF)
  Destination Clock: epb_clk_in rising

  Data Path: sfp_mdio_controller_inst/sfp_mdio_controller_inst/emac_mdio/v6_emac:HOSTMIIMRDY to sfp_mdio_controller_inst/sfp_mdio_controller_inst/emac_mdio/emac_mdio_wb_inst/op_result_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC_SINGLE:HOSTMIIMRDY    2   0.000   0.423  sfp_mdio_controller_inst/emac_mdio/v6_emac (sfp_mdio_controller_inst/emac_mdio/hostmiimrdy)
     LUT4:I3->O           32   0.068   0.552  sfp_mdio_controller_inst/emac_mdio/emac_mdio_wb_inst/GND_7_o_GND_7_o_OR_94_o1 (sfp_mdio_controller_inst/emac_mdio/emac_mdio_wb_inst/GND_7_o_GND_7_o_OR_94_o)
     FDE:CE                    0.263          sfp_mdio_controller_inst/emac_mdio/emac_mdio_wb_inst/op_result_0
    ----------------------------------------
    Total                      1.306ns (0.331ns logic, 0.975ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.412ns (Levels of Logic = 1)
  Source:            sfp_mdio_controller_inst/sfp_mdio_controller_inst/emac_mdio/v6_emac:EMACPHYMDOUT (PAD)
  Destination:       sfp_mdio_controller_inst/sfp_mdio_controller_inst/start_detectR (FF)
  Destination Clock: sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk rising

  Data Path: sfp_mdio_controller_inst/sfp_mdio_controller_inst/emac_mdio/v6_emac:EMACPHYMDOUT to sfp_mdio_controller_inst/sfp_mdio_controller_inst/start_detectR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC_SINGLE:EMACPHYMDOUT    4   0.000   0.511  sfp_mdio_controller_inst/emac_mdio/v6_emac (sfp_mdio_controller_inst/mdio_do_i)
     LUT2:I0->O            1   0.068   0.399  sfp_mdio_controller_inst/mdio_do_i1 (sfp_mdio_controller_inst/mdio_do_i_0)
     FDR:R                     0.434          sfp_mdio_controller_inst/start_detectR
    ----------------------------------------
    Total                      1.412ns (0.502ns logic, 0.910ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'epb_clk_in'
  Total number of paths / destination ports: 174 / 94
-------------------------------------------------------------------------
Offset:              1.626ns (Levels of Logic = 3)
  Source:            sfp_mdio_controller_inst/sfp_mdio_controller_inst/gpio_mgt/gpio_ded_arr_0_10 (FF)
  Destination:       mgt_gpio<10> (PAD)
  Source Clock:      epb_clk_in rising

  Data Path: sfp_mdio_controller_inst/sfp_mdio_controller_inst/gpio_mgt/gpio_ded_arr_0_10 to mgt_gpio<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.375   0.781  sfp_mdio_controller_inst/gpio_mgt/gpio_ded_arr_0_10 (sfp_mdio_controller_inst/gpio_mgt/gpio_ded_arr_0<10>)
     LUT5:I0->O            1   0.068   0.399  sfp_mdio_controller_inst/Mmux_mgt_gpio_out_buf<10>11 (sfp_mdio_controller_inst/mgt_gpio_out_buf<10>)
     IOBUF:T->IO               0.003          sfp_mdio_controller_inst/IOBUF_mgt_gpio_mdio1 (mgt_gpio<10>)
     end scope: 'sfp_mdio_controller_inst:mgt_gpio<10>'
    ----------------------------------------
    Total                      1.626ns (0.446ns logic, 1.180ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.335ns (Levels of Logic = 3)
  Source:            sfp_mdio_controller_inst/sfp_mdio_controller_inst/start_detect (FF)
  Destination:       mgt_gpio<10> (PAD)
  Source Clock:      sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk falling

  Data Path: sfp_mdio_controller_inst/sfp_mdio_controller_inst/start_detect to mgt_gpio<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.368   0.497  sfp_mdio_controller_inst/start_detect (sfp_mdio_controller_inst/start_detect)
     LUT5:I3->O            1   0.068   0.399  sfp_mdio_controller_inst/Mmux_mgt_gpio_out_buf<10>11 (sfp_mdio_controller_inst/mgt_gpio_out_buf<10>)
     IOBUF:T->IO               0.003          sfp_mdio_controller_inst/IOBUF_mgt_gpio_mdio1 (mgt_gpio<10>)
     end scope: 'sfp_mdio_controller_inst:mgt_gpio<10>'
    ----------------------------------------
    Total                      1.335ns (0.439ns logic, 0.896ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_p'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 2)
  Source:            roach2_tut_tge_led0_gbe0_pulse_tx/roach2_tut_tge_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR (FF)
  Destination:       roach2_tut_tge_led0_gbe0_pulse_tx_ext<0> (PAD)
  Source Clock:      sys_clk_p rising

  Data Path: roach2_tut_tge_led0_gbe0_pulse_tx/roach2_tut_tge_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR to roach2_tut_tge_led0_gbe0_pulse_tx_ext<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  roach2_tut_tge_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR (io_pad<0>)
     end scope: 'roach2_tut_tge_led0_gbe0_pulse_tx:io_pad<0>'
     OBUF:I->O                 0.003          roach2_tut_tge_led0_gbe0_pulse_tx_ext_0_OBUF (roach2_tut_tge_led0_gbe0_pulse_tx_ext<0>)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Delay:               1.204ns (Levels of Logic = 3)
  Source:            sfp_mdio_controller_inst/sfp_mdio_controller_inst/emac_mdio/v6_emac:EMACPHYMCLKOUT (PAD)
  Destination:       mgt_gpio<9> (PAD)

  Data Path: sfp_mdio_controller_inst/sfp_mdio_controller_inst/emac_mdio/v6_emac:EMACPHYMCLKOUT to mgt_gpio<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC_SINGLE:EMACPHYMCLKOUT   36   0.000   0.734  sfp_mdio_controller_inst/emac_mdio/v6_emac (sfp_mdio_controller_inst/mdio_clk)
     LUT4:I1->O            1   0.068   0.399  sfp_mdio_controller_inst/Mmux_mgt_gpio_out_buf<9>11 (sfp_mdio_controller_inst/mgt_gpio_out_buf<9>)
     IOBUF:I->IO               0.003          sfp_mdio_controller_inst/IOBUF_mgt_gpio1<4> (mgt_gpio<9>)
     end scope: 'sfp_mdio_controller_inst:mgt_gpio<9>'
    ----------------------------------------
    Total                      1.204ns (0.071ns logic, 1.133ns route)
                                       (5.9% logic, 94.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock epb_clk_in
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
epb_clk_in                                                                             |    6.909|         |         |         |
sys_clk_p                                                                              |    2.123|         |         |         |
xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/n0075<0>|    6.444|         |         |         |
---------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
epb_clk_in                                                |    1.952|         |    1.467|         |
sfp_mdio_controller_inst/sfp_mdio_controller_inst/mdio_clk|    2.081|         |    0.785|         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
epb_clk_in                                                                             |    1.317|         |         |         |
sys_clk_p                                                                              |    2.754|         |         |         |
xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/n0075<0>|    2.078|         |         |         |
---------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/n0075<0>
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
epb_clk_in                                                                             |    4.462|         |         |         |
sys_clk_p                                                                              |    2.900|         |         |         |
xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/n0075<0>|    4.555|         |         |         |
---------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xaui_refclk_p<1>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
sys_clk_p       |    1.474|         |         |         |
xaui_refclk_p<1>|    0.785|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock xaui_refclk_p<2>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
sys_clk_p       |    1.474|         |         |         |
xaui_refclk_p<2>|    0.785|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 71.00 secs
Total CPU time to Xst completion: 70.66 secs
 
--> 


Total memory usage is 649776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :  450 (   0 filtered)

