Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 11 01:39:18 2020
| Host         : DESKTOP-B3FLJGH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_checkerboard_top_control_sets_placed.rpt
| Design       : vga_checkerboard_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           11 |
| No           | No                    | Yes                    |              27 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           11 |
| Yes          | No                    | Yes                    |             107 |           32 |
| Yes          | Yes                   | No                     |              11 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|     Clock Signal     |                              Enable Signal                             |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/seg7_controller_i/pulse_generator_i/E[5]        | BTNC_IBUF                                 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/seg7_controller_i/pulse_generator_i/E[3]        | BTNC_IBUF                                 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/seg7_controller_i/pulse_generator_i/E[6]        | BTNC_IBUF                                 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/seg7_controller_i/pulse_generator_i/E[1]        | BTNC_IBUF                                 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/seg7_controller_i/pulse_generator_i/E[2]        | BTNC_IBUF                                 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/seg7_controller_i/pulse_generator_i/E[4]        | BTNC_IBUF                                 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/seg7_controller_i/pulse_generator_i/E[7]        | BTNC_IBUF                                 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/seg7_controller_i/pulse_generator_i/E[0]        | BTNC_IBUF                                 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_driver_ins/pulse_generator_i/pulse_25mhz                           | vga_driver_ins/pulse_generator_i/vga_vs_t |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_driver_ins/pulse_generator_i/pulse_25mhz                           | vga_driver_ins/pulse_generator_i/vga_hs_t |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/vga_y_t[3]_i_1_n_0                              | BTNC_IBUF                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/vga_x_t[4]_i_1_n_0                              | BTNC_IBUF                                 |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/seg7_controller_i/pulse_generator_i/load        | BTNC_IBUF                                 |                3 |              7 |
|  CLK100MHZ_IBUF_BUFG | vga_driver_ins/pulse_generator_i/E[0]                                  |                                           |                3 |             10 |
|  CLK100MHZ_IBUF_BUFG | vga_driver_ins/pulse_generator_i/pulse_25mhz                           |                                           |                8 |             22 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/debounce_btn_d_ins/pulse_counter[22]_i_1__1_n_0 | BTNC_IBUF                                 |                5 |             23 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/debounce_btn_l_ins/pulse_counter[22]_i_1__2_n_0 | BTNC_IBUF                                 |                5 |             23 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/debounce_btn_r_ins/pulse_counter[22]_i_1__0_n_0 | BTNC_IBUF                                 |                6 |             23 |
|  CLK100MHZ_IBUF_BUFG | vga_red_controller_ins/debounce_btn_u_ins/pulse_counter[22]_i_1_n_0    | BTNC_IBUF                                 |                5 |             23 |
|  CLK100MHZ_IBUF_BUFG |                                                                        | BTNC_IBUF                                 |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG |                                                                        |                                           |               11 |             39 |
+----------------------+------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+


