Protel Design System Design Rule Check
PCB File : C:\Users\14378\Desktop\¹¤¿Ø°å_V1.1\¹¤¿Ø°å_V1.1.PcbDoc
Date     : 2021/12/27
Time     : 21:39:39

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (6.892mil < 10mil) Between Pad J1-1(6612.994mil,1728.938mil) on Top Layer And Pad J1-13(6655.118mil,1741.142mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad J1-1(6612.994mil,1728.938mil) on Top Layer And Pad J1-2(6612.994mil,1760.434mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad J1-10(6612.994mil,1923.82mil) on Top Layer And Pad J1-11(6612.994mil,1949.41mil) on Top Layer 
   Violation between Clearance Constraint: (7.875mil < 10mil) Between Pad J1-10(6612.994mil,1923.82mil) on Top Layer And Pad J1-9(6612.994mil,1904.134mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad J1-11(6612.994mil,1949.41mil) on Top Layer And Pad J1-12(6612.994mil,1980.906mil) on Top Layer 
   Violation between Clearance Constraint: (8.261mil < 10mil) Between Pad J1-11(6612.994mil,1949.41mil) on Top Layer And Pad J1-13(6655.118mil,1968.702mil) on Multi-Layer 
   Violation between Clearance Constraint: (6.892mil < 10mil) Between Pad J1-12(6612.994mil,1980.906mil) on Top Layer And Pad J1-13(6655.118mil,1968.702mil) on Multi-Layer 
   Violation between Clearance Constraint: (8.261mil < 10mil) Between Pad J1-13(6655.118mil,1741.142mil) on Multi-Layer And Pad J1-2(6612.994mil,1760.434mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad J1-2(6612.994mil,1760.434mil) on Top Layer And Pad J1-3(6612.994mil,1786.024mil) on Top Layer 
   Violation between Clearance Constraint: (7.875mil < 10mil) Between Pad J1-3(6612.994mil,1786.024mil) on Top Layer And Pad J1-4(6612.994mil,1805.71mil) on Top Layer 
   Violation between Clearance Constraint: (7.873mil < 10mil) Between Pad J1-4(6612.994mil,1805.71mil) on Top Layer And Pad J1-5(6612.994mil,1825.394mil) on Top Layer 
   Violation between Clearance Constraint: (7.875mil < 10mil) Between Pad J1-5(6612.994mil,1825.394mil) on Top Layer And Pad J1-6(6612.994mil,1845.08mil) on Top Layer 
   Violation between Clearance Constraint: (7.873mil < 10mil) Between Pad J1-6(6612.994mil,1845.08mil) on Top Layer And Pad J1-7(6612.994mil,1864.764mil) on Top Layer 
   Violation between Clearance Constraint: (7.875mil < 10mil) Between Pad J1-7(6612.994mil,1864.764mil) on Top Layer And Pad J1-8(6612.994mil,1884.45mil) on Top Layer 
   Violation between Clearance Constraint: (7.873mil < 10mil) Between Pad J1-8(6612.994mil,1884.45mil) on Top Layer And Pad J1-9(6612.994mil,1904.134mil) on Top Layer 
Rule Violations :15

Processing Rule : Clearance Constraint (Gap=15mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetIC1_10 Between Pad IC1-10(5601.142mil,1529.41mil) on Top Layer And Pad JP8-1(5815mil,2165mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetIC1_11 Between Pad IC1-11(5601.142mil,1555mil) on Top Layer And Pad JP8-2(5615mil,2165mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetIC1_12 Between Pad SW1-4(5333.426mil,2213.11mil) on Multi-Layer And Pad IC1-12(5601.142mil,1580.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC1_13 Between Pad SW1-1(5136.574mil,1976.89mil) on Multi-Layer And Pad IC1-13(5601.142mil,1606.182mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC1_4 Between Pad M1-3(5170mil,1550mil) on Multi-Layer And Pad IC1-4(5368.858mil,1555mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC1_5 Between Pad M1-2(5170mil,1459.448mil) on Multi-Layer And Pad IC1-5(5368.858mil,1529.41mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_1 Between Pad IC2-1(6385mil,1380mil) on Top Layer And Pad USB1-3(6685.826mil,1430mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_2 Between Pad IC2-2(6385mil,1430mil) on Top Layer And Pad USB1-2(6685.826mil,1404.41mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_6 Between Track (5235mil,2213.11mil)(5245.892mil,2224.004mil) on Top Layer And Pad IC2-6(6165mil,1480mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_7 Between Pad SW1-2(5235mil,1976.89mil) on Multi-Layer And Pad IC2-7(6165mil,1430mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetJ1_10 Between Pad R17-1(6357.166mil,1912.834mil) on Multi-Layer And Pad J1-10(6612.994mil,1923.82mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetJ1_4 Between Pad R16-1(6357.166mil,1810mil) on Multi-Layer And Pad J1-4(6612.994mil,1805.71mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_2 Between Pad J1-5(6612.994mil,1825.394mil) on Top Layer And Pad J1-7(6612.994mil,1864.764mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_2 Between Pad J1-5(6612.994mil,1825.394mil) on Top Layer And Pad USB1-2(6685.826mil,1404.41mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_1 Between Pad J1-6(6612.994mil,1845.08mil) on Top Layer And Pad J1-8(6612.994mil,1884.45mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_1 Between Pad J1-6(6612.994mil,1845.08mil) on Top Layer And Pad USB1-3(6685.826mil,1430mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetJK1_3 Between Pad JP1-2(413.7mil,730mil) on Multi-Layer And Pad JK1-3(1239.056mil,731.22mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJK1_4 Between Pad JP1-1(413.7mil,430mil) on Multi-Layer And Pad JK1-4(680mil,495mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJK1_5 Between Pad JP1-3(413.7mil,1030mil) on Multi-Layer And Pad JK1-5(680mil,967.44mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJK2_3 Between Pad JP6-2(415mil,1680mil) on Multi-Layer And Pad JK2-3(1239.056mil,1678.78mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJK2_4 Between Pad JP6-1(415mil,1380mil) on Multi-Layer And Pad JK2-4(680mil,1442.558mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJK2_5 Between Pad JP6-3(415mil,1980mil) on Multi-Layer And Pad JK2-5(680mil,1915mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP4_1 Between Pad R5-7(4030mil,860mil) on Multi-Layer And Pad JP4-1(4458.15mil,340mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP4_2 Between Pad R5-8(4130mil,860mil) on Multi-Layer And Pad JP4-2(4655mil,340mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP4_3 Between Pad R5-9(4230mil,860mil) on Multi-Layer And Pad JP4-3(4851.85mil,340mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_1 Between Pad JP5-1(2550mil,340mil) on Multi-Layer And Pad R2-4(2820mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_2 Between Pad JP5-2(2746.85mil,340mil) on Multi-Layer And Pad R2-5(2920mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_3 Between Pad JP5-3(2943.7mil,340mil) on Multi-Layer And Pad R2-6(3020mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_4 Between Pad R2-7(3120mil,860mil) on Multi-Layer And Pad JP5-4(3140.55mil,340mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_5 Between Pad R2-8(3220mil,860mil) on Multi-Layer And Pad JP5-5(3337.4mil,340mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_6 Between Pad R2-9(3320mil,860mil) on Multi-Layer And Pad JP5-6(3534.252mil,340mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_1 Between Pad R8-9(4525mil,1665mil) on Multi-Layer And Pad JP7-1(4840mil,2170mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_2 Between Pad R8-8(4425mil,1665mil) on Multi-Layer And Pad JP7-2(4643.15mil,2170mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_3 Between Pad R8-7(4325mil,1665mil) on Multi-Layer And Pad JP7-3(4446.3mil,2170mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_4 Between Pad R8-6(4225mil,1665mil) on Multi-Layer And Pad JP7-4(4249.448mil,2170mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_5 Between Pad JP7-5(4052.598mil,2170mil) on Multi-Layer And Pad R8-5(4125mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_10 Between Pad LCD1-10(3020mil,1865mil) on Multi-Layer And Pad R3-5(3025mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_11 Between Pad LCD1-11(3120mil,1865mil) on Multi-Layer And Pad R3-6(3125mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_12 Between Pad LCD1-12(3220mil,1865mil) on Multi-Layer And Pad R3-7(3225mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_13 Between Pad LCD1-13(3320mil,1865mil) on Multi-Layer And Pad R3-8(3325mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_14 Between Pad LCD1-14(3420mil,1865mil) on Multi-Layer And Pad R3-9(3425mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_15 Between Pad RP1-3(3195mil,2080mil) on Multi-Layer And Pad LCD1-15(3520mil,1865mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_3 Between Pad RP2-2(1910mil,2190mil) on Multi-Layer And Pad LCD1-3(2320mil,1865mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net RS Between Pad LCD1-4(2420mil,1865mil) on Multi-Layer And Pad R8-4(4025mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R/W Between Pad LCD1-5(2520mil,1865mil) on Multi-Layer And Pad R8-3(3925mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net E Between Pad LCD1-6(2620mil,1865mil) on Multi-Layer And Pad R8-2(3825mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_7 Between Pad LCD1-7(2720mil,1865mil) on Multi-Layer And Pad R3-2(2725mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_8 Between Pad LCD1-8(2820mil,1865mil) on Multi-Layer And Pad R3-3(2825mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_9 Between Pad LCD1-9(2920mil,1865mil) on Multi-Layer And Pad R3-4(2925mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLED1_1 Between Pad LED1-1(1495mil,480mil) on Multi-Layer And Pad R1-1(1510mil,607.834mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLED2_2 Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Pad R6-1(1515mil,1547.834mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLED5_1 Between Pad LED5-1(6455mil,940mil) on Multi-Layer And Pad R10-1(6562.166mil,1035mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLS1_1 Between Pad LS1-1(2480mil,2367.954mil) on Multi-Layer And Pad Q3-3(2850mil,2320.866mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLS1_2 Between Pad R14-1(2140mil,2387.166mil) on Multi-Layer And Pad LS1-2(2480mil,2112.048mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_2 Between Pad R4-1(1615mil,797.166mil) on Multi-Layer And Pad Q1-2(1670mil,905mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ2_2 Between Pad R9-1(1625mil,1732.166mil) on Multi-Layer And Pad Q2-2(1680.866mil,1845mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ3_2 Between Pad Q3-2(2850mil,2250mil) on Multi-Layer And Pad R13-1(2995mil,2407.166mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net P4.5 Between Pad R13-2(2995mil,2052.834mil) on Multi-Layer And Pad U1-30(3625mil,1563.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR2_2 Between Pad R2-2(2620mil,860mil) on Multi-Layer And Pad U1-1(2625mil,963.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR2_3 Between Pad R4-2(1615mil,442.834mil) on Multi-Layer And Pad R2-3(2720mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR2_3 Between Pad R2-3(2720mil,860mil) on Multi-Layer And Pad U1-2(2725mil,963.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_1 Between Pad R2-4(2820mil,860mil) on Multi-Layer And Pad U1-3(2825mil,963.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_2 Between Pad R2-5(2920mil,860mil) on Multi-Layer And Pad U1-4(2925mil,963.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_3 Between Pad R2-6(3020mil,860mil) on Multi-Layer And Pad U1-5(3025mil,963.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_4 Between Pad R2-7(3120mil,860mil) on Multi-Layer And Pad U1-6(3125mil,963.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_5 Between Pad R2-8(3220mil,860mil) on Multi-Layer And Pad U1-7(3225mil,963.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP5_6 Between Pad R2-9(3320mil,860mil) on Multi-Layer And Pad U1-8(3325mil,963.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_7 Between Pad U1-39(2725mil,1563.268mil) on Multi-Layer And Pad R3-2(2725mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_8 Between Pad U1-38(2825mil,1563.268mil) on Multi-Layer And Pad R3-3(2825mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_9 Between Pad U1-37(2925mil,1563.268mil) on Multi-Layer And Pad R3-4(2925mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_10 Between Pad U1-36(3025mil,1563.268mil) on Multi-Layer And Pad R3-5(3025mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_11 Between Pad U1-35(3125mil,1563.268mil) on Multi-Layer And Pad R3-6(3125mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_12 Between Pad U1-34(3225mil,1563.268mil) on Multi-Layer And Pad R3-7(3225mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_13 Between Pad U1-33(3325mil,1563.268mil) on Multi-Layer And Pad R3-8(3325mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetLCD1_14 Between Pad U1-32(3425mil,1563.268mil) on Multi-Layer And Pad R3-9(3425mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_2 Between Pad U1-10(3525mil,963.268mil) on Multi-Layer And Pad R5-2(3530mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_3 Between Pad U1-11(3625mil,963.268mil) on Multi-Layer And Pad R5-3(3630mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_4 Between Pad R5-4(3730mil,860mil) on Multi-Layer And Pad SW2-1(5214.408mil,384.566mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_4 Between Pad U1-12(3725mil,963.268mil) on Multi-Layer And Pad R5-4(3730mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP4_1 Between Pad U1-15(4025mil,963.268mil) on Multi-Layer And Pad R5-7(4030mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP4_2 Between Pad U1-16(4125mil,963.268mil) on Multi-Layer And Pad R5-8(4130mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP4_3 Between Pad U1-17(4225mil,963.268mil) on Multi-Layer And Pad R5-9(4230mil,860mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net E Between Pad U1-28(3825mil,1563.268mil) on Multi-Layer And Pad R8-2(3825mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R/W Between Pad U1-27(3925mil,1563.268mil) on Multi-Layer And Pad R8-3(3925mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net RS Between Pad U1-26(4025mil,1563.268mil) on Multi-Layer And Pad R8-4(4025mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_5 Between Pad U1-25(4125mil,1563.268mil) on Multi-Layer And Pad R8-5(4125mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_4 Between Pad U1-24(4225mil,1563.268mil) on Multi-Layer And Pad R8-6(4225mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_3 Between Pad U1-23(4325mil,1563.268mil) on Multi-Layer And Pad R8-7(4325mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_2 Between Pad U1-22(4425mil,1563.268mil) on Multi-Layer And Pad R8-8(4425mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJP7_1 Between Pad U1-21(4525mil,1563.268mil) on Multi-Layer And Pad R8-9(4525mil,1665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR2_2 Between Pad R9-2(1625mil,1377.834mil) on Multi-Layer And Pad U1-1(2625mil,963.268mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_3 Between Pad U1-11(3625mil,963.268mil) on Multi-Layer And Pad SW1-3(5333.426mil,1976.89mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_2 Between Pad U1-10(3525mil,963.268mil) on Multi-Layer And Pad SW1-6(5136.574mil,2213.11mil) on Multi-Layer 
Rule Violations :93

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad C1-1(3755mil,424.056mil) on Multi-Layer And Pad C1-2(3755mil,365mil) on Multi-Layer [Top Solder] Mask Sliver [3.812mil] / [Bottom Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad IC1-1(5368.858mil,1631.772mil) on Top Layer And Pad IC1-2(5368.858mil,1606.182mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad IC1-10(5601.142mil,1529.41mil) on Top Layer And Pad IC1-11(5601.142mil,1555mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad IC1-10(5601.142mil,1529.41mil) on Top Layer And Pad IC1-9(5601.142mil,1503.82mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad IC1-11(5601.142mil,1555mil) on Top Layer And Pad IC1-12(5601.142mil,1580.59mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.75mil < 10mil) Between Pad IC1-12(5601.142mil,1580.59mil) on Top Layer And Pad IC1-13(5601.142mil,1606.182mil) on Top Layer [Top Solder] Mask Sliver [7.75mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad IC1-13(5601.142mil,1606.182mil) on Top Layer And Pad IC1-14(5601.142mil,1631.772mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.75mil < 10mil) Between Pad IC1-2(5368.858mil,1606.182mil) on Top Layer And Pad IC1-3(5368.858mil,1580.59mil) on Top Layer [Top Solder] Mask Sliver [7.75mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad IC1-3(5368.858mil,1580.59mil) on Top Layer And Pad IC1-4(5368.858mil,1555mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad IC1-4(5368.858mil,1555mil) on Top Layer And Pad IC1-5(5368.858mil,1529.41mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad IC1-5(5368.858mil,1529.41mil) on Top Layer And Pad IC1-6(5368.858mil,1503.82mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.75mil < 10mil) Between Pad IC1-6(5368.858mil,1503.82mil) on Top Layer And Pad IC1-7(5368.858mil,1478.228mil) on Top Layer [Top Solder] Mask Sliver [7.75mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.75mil < 10mil) Between Pad IC1-8(5601.142mil,1478.228mil) on Top Layer And Pad IC1-9(5601.142mil,1503.82mil) on Top Layer [Top Solder] Mask Sliver [7.75mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad J1-0(6635.434mil,1684.844mil) on Multi-Layer And Pad J1-1(6612.994mil,1728.938mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad J1-0(6635.434mil,2025mil) on Multi-Layer And Pad J1-12(6612.994mil,1980.906mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.813mil < 10mil) Between Pad USB1-1(6685.826mil,1378.818mil) on Top Layer And Pad USB1-2(6685.826mil,1404.41mil) on Top Layer [Top Solder] Mask Sliver [3.813mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB1-2(6685.826mil,1404.41mil) on Top Layer And Pad USB1-3(6685.826mil,1430mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB1-3(6685.826mil,1430mil) on Top Layer And Pad USB1-4(6685.826mil,1455.59mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USB1-4(6685.826mil,1455.59mil) on Top Layer And Pad USB1-5(6685.826mil,1481.18mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :19

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.307mil < 10mil) Between Arc (1445.628mil,480.47mil) on Top Overlay And Pad D1-1(1395mil,610.866mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1445.628mil,480.47mil) on Top Overlay And Pad LED1-1(1495mil,480mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.253mil < 10mil) Between Arc (1445.628mil,480.47mil) on Top Overlay And Pad LED1-2(1395mil,480mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1454.372mil,1424.53mil) on Top Overlay And Pad LED2-1(1405mil,1425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.253mil < 10mil) Between Arc (1454.372mil,1424.53mil) on Top Overlay And Pad LED2-2(1505mil,1425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1670mil,905mil) on Top Overlay And Pad Q1-1(1599.134mil,905mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.193mil < 10mil) Between Arc (1670mil,905mil) on Top Overlay And Pad Q1-3(1740.866mil,905mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1680.866mil,1845mil) on Top Overlay And Pad Q2-1(1610mil,1845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.193mil < 10mil) Between Arc (1680.866mil,1845mil) on Top Overlay And Pad Q2-3(1751.732mil,1845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.842mil < 10mil) Between Arc (1965mil,271.3mil) on Top Overlay And Pad JP2-2(1965mil,415mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.833mil < 10mil) Between Arc (1973.713mil,2340mil) on Top Overlay And Pad RP2-1(1910mil,2290mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.865mil < 10mil) Between Arc (2265mil,271.3mil) on Top Overlay And Pad JP2-1(2265mil,415mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.842mil < 10mil) Between Arc (270mil,1030mil) on Top Overlay And Pad JP1-3(413.7mil,1030mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.865mil < 10mil) Between Arc (270mil,430mil) on Top Overlay And Pad JP1-1(413.7mil,430mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.842mil < 10mil) Between Arc (270mil,730mil) on Top Overlay And Pad JP1-2(413.7mil,730mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.866mil < 10mil) Between Arc (271.299mil,1380mil) on Top Overlay And Pad JP6-1(415mil,1380mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.843mil < 10mil) Between Arc (271.299mil,1680mil) on Top Overlay And Pad JP6-2(415mil,1680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.843mil < 10mil) Between Arc (271.299mil,1980mil) on Top Overlay And Pad JP6-3(415mil,1980mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2850mil,2250mil) on Top Overlay And Pad Q3-1(2850mil,2179.134mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.193mil < 10mil) Between Arc (2850mil,2250mil) on Top Overlay And Pad Q3-3(2850mil,2320.866mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.833mil < 10mil) Between Arc (3258.713mil,2330mil) on Top Overlay And Pad RP1-1(3195mil,2280mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.865mil < 10mil) Between Arc (3470mil,2238.7mil) on Top Overlay And Pad JP3-1(3470mil,2095mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.842mil < 10mil) Between Arc (3770mil,2238.7mil) on Top Overlay And Pad JP3-2(3770mil,2095mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.65mil < 10mil) Between Arc (5197.834mil,1055mil) on Top Overlay And Pad SW2-B(5214.408mil,955.434mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Arc (5234.994mil,2020mil) on Top Overlay And Pad SW1-2(5235mil,1976.89mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.208mil < 10mil) Between Arc (5360mil,1655mil) on Top Overlay And Pad IC1-1(5368.858mil,1631.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.969mil < 10mil) Between Arc (5907.834mil,879.449mil) on Top Overlay And Pad V1-1(5882.834mil,918.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6454.53mil,890.628mil) on Top Overlay And Pad LED5-1(6455mil,940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.253mil < 10mil) Between Arc (6454.53mil,890.628mil) on Top Overlay And Pad LED5-2(6455mil,840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(5372.4mil,1055mil) on Multi-Layer And Text "C10" (5383mil,1045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(5443.266mil,1055mil) on Multi-Layer And Text "C10" (5383mil,1045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(3755mil,424.056mil) on Multi-Layer And Text "C1" (3742mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C1-1(3755mil,424.056mil) on Multi-Layer And Track (3676.26mil,394.528mil)(3840mil,394.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C1-1(3755mil,424.056mil) on Multi-Layer And Track (3755mil,394.528mil)(3815mil,334.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(5273.268mil,1055mil) on Multi-Layer And Text "C11" (5216mil,1045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(5202.4mil,1055mil) on Multi-Layer And Text "C11" (5216mil,1045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3755mil,365mil) on Multi-Layer And Text "C1" (3742mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.229mil < 10mil) Between Pad C1-2(3755mil,365mil) on Multi-Layer And Track (3676.26mil,394.528mil)(3763.13mil,307.658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.958mil < 10mil) Between Pad C1-2(3755mil,365mil) on Multi-Layer And Track (3676.26mil,394.528mil)(3840mil,394.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3755mil,365mil) on Multi-Layer And Track (3715.63mil,394.528mil)(3790.314mil,319.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3755mil,365mil) on Multi-Layer And Track (3755mil,394.528mil)(3815mil,334.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(6240.433mil,1305mil) on Multi-Layer And Text "C2" (6188mil,1295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(6169.567mil,1305mil) on Multi-Layer And Text "C2" (6188mil,1295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(6235.868mil,1610mil) on Multi-Layer And Text "C3" (6184mil,1600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(6165mil,1610mil) on Multi-Layer And Text "C3" (6184mil,1600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(6387.046mil,670mil) on Multi-Layer And Text "C4" (6336mil,687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(6387.046mil,670mil) on Multi-Layer And Track (6337.834mil,670mil)(6428.334mil,579.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(6387.046mil,670mil) on Multi-Layer And Track (6337.834mil,710mil)(6446.834mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(6387.046mil,670mil) on Multi-Layer And Track (6337.834mil,750mil)(6459.834mil,628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(6310.434mil,890mil) on Multi-Layer And Text "C5" (6265mil,907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(6239.566mil,890mil) on Multi-Layer And Text "C5" (6265mil,907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(4400.434mil,865mil) on Multi-Layer And Text "C6" (4348mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(4329.568mil,865mil) on Multi-Layer And Text "C6" (4348mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(4570.866mil,865mil) on Multi-Layer And Text "C7" (4519mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(4500mil,865mil) on Multi-Layer And Text "C7" (4519mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(6067.834mil,974.566mil) on Multi-Layer And Text "C8" (6058mil,1027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(6067.834mil,1045.434mil) on Multi-Layer And Text "C8" (6058mil,1027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(5788.7mil,735mil) on Multi-Layer And Text "C9" (5743mil,752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(5717.834mil,735mil) on Multi-Layer And Text "C9" (5743mil,752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(1395mil,610.866mil) on Multi-Layer And Track (1395mil,650mil)(1395mil,687.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(1395mil,969.134mil) on Multi-Layer And Track (1395mil,892.362mil)(1395mil,930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(1395mil,1914.134mil) on Multi-Layer And Track (1395mil,1837.362mil)(1395mil,1875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1395mil,1555.866mil) on Multi-Layer And Track (1395mil,1595mil)(1395mil,1632.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.961mil < 10mil) Between Pad E1-1(5972.834mil,1051.614mil) on Top Layer And Text "E1" (5963mil,1024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad E1-1(5972.834mil,1051.614mil) on Top Layer And Track (5937.834mil,1028.308mil)(5937.834mil,1078.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.265mil < 10mil) Between Pad E1-1(5972.834mil,1051.614mil) on Top Layer And Track (5937.834mil,1078.308mil)(5947.834mil,1088.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.265mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.265mil < 10mil) Between Pad E1-1(5972.834mil,1051.614mil) on Top Layer And Track (5997.834mil,1088.308mil)(6007.834mil,1078.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.265mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad E1-1(5972.834mil,1051.614mil) on Top Layer And Track (6007.834mil,1028.308mil)(6007.834mil,1078.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Pad E1-2(5972.834mil,965mil) on Top Layer And Text "E1" (5963mil,1024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad E1-2(5972.834mil,965mil) on Top Layer And Track (5937.834mil,933.308mil)(5937.834mil,988.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.086mil < 10mil) Between Pad E1-2(5972.834mil,965mil) on Top Layer And Track (5937.834mil,933.308mil)(6007.834mil,933.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad E1-2(5972.834mil,965mil) on Top Layer And Track (6007.834mil,933.308mil)(6007.834mil,988.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.513mil < 10mil) Between Pad E2-1(5707.834mil,825mil) on Top Layer And Text "E2" (5739mil,842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.265mil < 10mil) Between Pad E2-1(5707.834mil,825mil) on Top Layer And Track (5671.14mil,800mil)(5681.14mil,790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.265mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.265mil < 10mil) Between Pad E2-1(5707.834mil,825mil) on Top Layer And Track (5671.14mil,850mil)(5681.14mil,860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.265mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad E2-1(5707.834mil,825mil) on Top Layer And Track (5681.14mil,790mil)(5731.14mil,790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad E2-1(5707.834mil,825mil) on Top Layer And Track (5681.14mil,860mil)(5731.14mil,860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad E2-2(5794.448mil,825mil) on Top Layer And Track (5771.14mil,790mil)(5826.14mil,790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad E2-2(5794.448mil,825mil) on Top Layer And Track (5771.14mil,860mil)(5826.14mil,860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.086mil < 10mil) Between Pad E2-2(5794.448mil,825mil) on Top Layer And Track (5826.14mil,790mil)(5826.14mil,860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.077mil < 10mil) Between Pad J1-0(6800mil,1684.844mil) on Multi-Layer And Track (6688.386mil,1685mil)(6757.482mil,1685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.882mil < 10mil) Between Pad J1-0(6800mil,1684.844mil) on Multi-Layer And Track (6842.324mil,1684.844mil)(6907.088mil,1684.844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.076mil < 10mil) Between Pad J1-0(6800mil,2025mil) on Multi-Layer And Track (6688.386mil,2025mil)(6757.482mil,2025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.076mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad J1-0(6800mil,2025mil) on Multi-Layer And Track (6843.308mil,2025mil)(6908.072mil,2025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK1-1(1160.314mil,495mil) on Multi-Layer And Track (1040.314mil,495mil)(1100.314mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.816mil < 10mil) Between Pad JK1-1(1160.314mil,495mil) on Multi-Layer And Track (542.204mil,426.102mil)(1294.174mil,426.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK1-2(1160.314mil,967.44mil) on Multi-Layer And Track (1040.314mil,975mil)(1100.314mil,975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.816mil < 10mil) Between Pad JK1-2(1160.314mil,967.44mil) on Multi-Layer And Track (542.204mil,1036.338mil)(1294.174mil,1036.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK1-3(1239.056mil,731.22mil) on Multi-Layer And Track (1294.174mil,426.102mil)(1294.174mil,1036.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK1-3(1239.056mil,731.22mil) on Multi-Layer And Track (820.314mil,735mil)(1239.056mil,731.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.816mil < 10mil) Between Pad JK1-4(680mil,495mil) on Multi-Layer And Track (542.204mil,426.102mil)(1294.174mil,426.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK1-4(680mil,495mil) on Multi-Layer And Track (680.314mil,555mil)(680.314mil,675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.816mil < 10mil) Between Pad JK1-5(680mil,967.44mil) on Multi-Layer And Track (542.204mil,1036.338mil)(1294.174mil,1036.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK1-5(680mil,967.44mil) on Multi-Layer And Track (680.314mil,835mil)(680.314mil,915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK2-1(1160.314mil,1442.558mil) on Multi-Layer And Track (1040.314mil,1442.558mil)(1100.314mil,1442.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.814mil < 10mil) Between Pad JK2-1(1160.314mil,1442.558mil) on Multi-Layer And Track (542.204mil,1373.662mil)(1294.174mil,1373.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK2-2(1160.314mil,1915mil) on Multi-Layer And Track (1040.314mil,1922.558mil)(1100.314mil,1922.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.816mil < 10mil) Between Pad JK2-2(1160.314mil,1915mil) on Multi-Layer And Track (542.204mil,1983.898mil)(1294.174mil,1983.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK2-3(1239.056mil,1678.78mil) on Multi-Layer And Track (1294.174mil,1373.662mil)(1294.174mil,1983.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK2-3(1239.056mil,1678.78mil) on Multi-Layer And Track (820.314mil,1682.558mil)(1239.056mil,1678.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.814mil < 10mil) Between Pad JK2-4(680mil,1442.558mil) on Multi-Layer And Track (542.204mil,1373.662mil)(1294.174mil,1373.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK2-4(680mil,1442.558mil) on Multi-Layer And Track (680.314mil,1502.558mil)(680.314mil,1622.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.816mil < 10mil) Between Pad JK2-5(680mil,1915mil) on Multi-Layer And Track (542.204mil,1983.898mil)(1294.174mil,1983.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JK2-5(680mil,1915mil) on Multi-Layer And Track (680.314mil,1782.558mil)(680.314mil,1862.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP4-2(4655mil,340mil) on Multi-Layer And Text "JP4" (4621mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP7-3(4446.3mil,2170mil) on Multi-Layer And Text "JP7" (4428mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.183mil < 10mil) Between Pad K1-1(3916.142mil,473.584mil) on Multi-Layer And Track (3910mil,345mil)(3910mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.183mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.456mil < 10mil) Between Pad K1-1(3916.142mil,473.584mil) on Multi-Layer And Track (3960mil,475mil)(4140mil,475mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.456mil < 10mil) Between Pad K1-1(3916.142mil,473.584mil) on Multi-Layer And Track (3960mil,495mil)(4140mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.552mil < 10mil) Between Pad K1-2(3916.142mil,296.418mil) on Multi-Layer And Track (3910mil,345mil)(3910mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.407mil < 10mil) Between Pad K1-2(3916.142mil,296.418mil) on Multi-Layer And Track (3960mil,275mil)(4140mil,275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.479mil < 10mil) Between Pad K1-2(3916.142mil,296.418mil) on Multi-Layer And Track (3960mil,295mil)(4140mil,295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.479mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.407mil < 10mil) Between Pad K1-3(4183.858mil,296.418mil) on Multi-Layer And Track (3960mil,275mil)(4140mil,275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.479mil < 10mil) Between Pad K1-3(4183.858mil,296.418mil) on Multi-Layer And Track (3960mil,295mil)(4140mil,295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.479mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.552mil < 10mil) Between Pad K1-3(4183.858mil,296.418mil) on Multi-Layer And Track (4190mil,345mil)(4190mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.479mil < 10mil) Between Pad K1-4(4183.858mil,473.584mil) on Multi-Layer And Track (3960mil,475mil)(4140mil,475mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.479mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.406mil < 10mil) Between Pad K1-4(4183.858mil,473.584mil) on Multi-Layer And Track (3960mil,495mil)(4140mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.554mil < 10mil) Between Pad K1-4(4183.858mil,473.584mil) on Multi-Layer And Track (4190mil,345mil)(4190mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(1495mil,480mil) on Multi-Layer And Text "LED1" (1412mil,470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1395mil,480mil) on Multi-Layer And Text "LED1" (1412mil,470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1395mil,480mil) on Multi-Layer And Track (1378mil,440mil)(1378mil,518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1395mil,480mil) on Multi-Layer And Track (1385mil,430mil)(1385mil,530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1395mil,480mil) on Multi-Layer And Track (1395mil,425mil)(1395mil,540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1395mil,480mil) on Multi-Layer And Track (1405mil,420mil)(1405mil,545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1395mil,480mil) on Multi-Layer And Track (1410mil,415mil)(1410mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1395mil,480mil) on Multi-Layer And Track (1410mil,415mil)(1410mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1395mil,480mil) on Multi-Layer And Track (1420mil,410mil)(1420mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1395mil,480mil) on Multi-Layer And Track (1430mil,405mil)(1430mil,555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(1405mil,1425mil) on Multi-Layer And Text "LED2" (1418mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Text "LED2" (1418mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Track (1470mil,1350mil)(1470mil,1500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Track (1480mil,1355mil)(1480mil,1495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Track (1490mil,1355mil)(1490mil,1490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Track (1490mil,1355mil)(1490mil,1490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Track (1495mil,1360mil)(1495mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Track (1505mil,1365mil)(1505mil,1480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Track (1515mil,1375mil)(1515mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1505mil,1425mil) on Multi-Layer And Track (1522mil,1387mil)(1522mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-1(6455mil,940mil) on Multi-Layer And Text "LED5" (6445mil,927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(6455mil,840mil) on Multi-Layer And Text "LED5" (6445mil,927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(6455mil,840mil) on Multi-Layer And Track (6380mil,875mil)(6530mil,875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(6455mil,840mil) on Multi-Layer And Track (6385mil,855mil)(6520mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(6455mil,840mil) on Multi-Layer And Track (6385mil,855mil)(6520mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(6455mil,840mil) on Multi-Layer And Track (6385mil,865mil)(6525mil,865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(6455mil,840mil) on Multi-Layer And Track (6390mil,850mil)(6515mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(6455mil,840mil) on Multi-Layer And Track (6395mil,840mil)(6510mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(6455mil,840mil) on Multi-Layer And Track (6405mil,830mil)(6505mil,830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(6455mil,840mil) on Multi-Layer And Track (6417mil,823mil)(6495mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.521mil < 10mil) Between Pad LS1-1(2480mil,2367.954mil) on Multi-Layer And Track (2480mil,2277.908mil)(2480mil,2325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.503mil < 10mil) Between Pad LS1-2(2480mil,2112.048mil) on Multi-Layer And Track (2480mil,2160mil)(2480mil,2208.026mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-2(1670mil,905mil) on Multi-Layer And Text "Q1" (1657mil,915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(1680.866mil,1845mil) on Multi-Layer And Text "Q2" (1664mil,1855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-2(2850mil,2250mil) on Multi-Layer And Text "Q3" (2814mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(6562.166mil,1035mil) on Multi-Layer And Track (6505mil,1035mil)(6530mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(6207.834mil,1035mil) on Multi-Layer And Track (6240mil,1035mil)(6265mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(1510mil,607.834mil) on Multi-Layer And Track (1510mil,640mil)(1510mil,665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(1510mil,962.166mil) on Multi-Layer And Track (1510mil,905mil)(1510mil,930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2995mil,2407.166mil) on Multi-Layer And Track (2995mil,2350mil)(2995mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(2995mil,2052.834mil) on Multi-Layer And Track (2995mil,2085mil)(2995mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(2140mil,2387.166mil) on Multi-Layer And Track (2140mil,2330mil)(2140mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(2140mil,2032.834mil) on Multi-Layer And Track (2140mil,2065mil)(2140mil,2090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(5302.834mil,1385mil) on Multi-Layer And Track (5335mil,1385mil)(5360mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(5657.166mil,1385mil) on Multi-Layer And Track (5600mil,1385mil)(5625mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(6357.166mil,1810mil) on Multi-Layer And Track (6300mil,1810mil)(6325mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(6002.834mil,1810mil) on Multi-Layer And Track (5010mil,1790.158mil)(5974.566mil,1790.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(6002.834mil,1810mil) on Multi-Layer And Track (5974.566mil,1219.292mil)(5974.566mil,1790.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(6002.834mil,1810mil) on Multi-Layer And Track (6035mil,1810mil)(6060mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(6357.166mil,1912.834mil) on Multi-Layer And Track (6300mil,1912.834mil)(6325mil,1912.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-2(6002.834mil,1912.834mil) on Multi-Layer And Track (6035mil,1912.834mil)(6060mil,1912.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad R2-1(2520mil,860mil) on Multi-Layer And Track (2470mil,815mil)(3370mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad R2-1(2520mil,860mil) on Multi-Layer And Track (2470mil,905mil)(3370mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-2(2620mil,860mil) on Multi-Layer And Track (2470mil,815mil)(3370mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-2(2620mil,860mil) on Multi-Layer And Track (2470mil,905mil)(3370mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-3(2720mil,860mil) on Multi-Layer And Track (2470mil,815mil)(3370mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-3(2720mil,860mil) on Multi-Layer And Track (2470mil,905mil)(3370mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-4(2820mil,860mil) on Multi-Layer And Track (2470mil,815mil)(3370mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-4(2820mil,860mil) on Multi-Layer And Track (2470mil,905mil)(3370mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-5(2920mil,860mil) on Multi-Layer And Text "R2" (2903mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-5(2920mil,860mil) on Multi-Layer And Track (2470mil,815mil)(3370mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-5(2920mil,860mil) on Multi-Layer And Track (2470mil,905mil)(3370mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-6(3020mil,860mil) on Multi-Layer And Track (2470mil,815mil)(3370mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-6(3020mil,860mil) on Multi-Layer And Track (2470mil,905mil)(3370mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-7(3120mil,860mil) on Multi-Layer And Track (2470mil,815mil)(3370mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-7(3120mil,860mil) on Multi-Layer And Track (2470mil,905mil)(3370mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-8(3220mil,860mil) on Multi-Layer And Track (2470mil,815mil)(3370mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-8(3220mil,860mil) on Multi-Layer And Track (2470mil,905mil)(3370mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-9(3320mil,860mil) on Multi-Layer And Track (2470mil,815mil)(3370mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R2-9(3320mil,860mil) on Multi-Layer And Track (2470mil,905mil)(3370mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad R3-1(2625mil,1665mil) on Multi-Layer And Track (2575mil,1620mil)(3475mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad R3-1(2625mil,1665mil) on Multi-Layer And Track (2575mil,1710mil)(3475mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-2(2725mil,1665mil) on Multi-Layer And Track (2575mil,1620mil)(3475mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-2(2725mil,1665mil) on Multi-Layer And Track (2575mil,1710mil)(3475mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-3(2825mil,1665mil) on Multi-Layer And Track (2575mil,1620mil)(3475mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-3(2825mil,1665mil) on Multi-Layer And Track (2575mil,1710mil)(3475mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-4(2925mil,1665mil) on Multi-Layer And Track (2575mil,1620mil)(3475mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-4(2925mil,1665mil) on Multi-Layer And Track (2575mil,1710mil)(3475mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-5(3025mil,1665mil) on Multi-Layer And Text "R3" (3008mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-5(3025mil,1665mil) on Multi-Layer And Track (2575mil,1620mil)(3475mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-5(3025mil,1665mil) on Multi-Layer And Track (2575mil,1710mil)(3475mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-6(3125mil,1665mil) on Multi-Layer And Track (2575mil,1620mil)(3475mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-6(3125mil,1665mil) on Multi-Layer And Track (2575mil,1710mil)(3475mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-7(3225mil,1665mil) on Multi-Layer And Track (2575mil,1620mil)(3475mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-7(3225mil,1665mil) on Multi-Layer And Track (2575mil,1710mil)(3475mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-8(3325mil,1665mil) on Multi-Layer And Track (2575mil,1620mil)(3475mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-8(3325mil,1665mil) on Multi-Layer And Track (2575mil,1710mil)(3475mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-9(3425mil,1665mil) on Multi-Layer And Track (2575mil,1620mil)(3475mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R3-9(3425mil,1665mil) on Multi-Layer And Track (2575mil,1710mil)(3475mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.395mil < 10mil) Between Pad R4-1(1615mil,797.166mil) on Multi-Layer And Track (1591.654mil,842.008mil)(1748.346mil,842.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(1615mil,797.166mil) on Multi-Layer And Track (1615mil,740mil)(1615mil,765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(1615mil,442.834mil) on Multi-Layer And Track (1615mil,475mil)(1615mil,500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad R5-1(3430mil,860mil) on Multi-Layer And Track (3380mil,815mil)(4280mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad R5-1(3430mil,860mil) on Multi-Layer And Track (3380mil,905mil)(4280mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-2(3530mil,860mil) on Multi-Layer And Track (3380mil,815mil)(4280mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-2(3530mil,860mil) on Multi-Layer And Track (3380mil,905mil)(4280mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-3(3630mil,860mil) on Multi-Layer And Track (3380mil,815mil)(4280mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-3(3630mil,860mil) on Multi-Layer And Track (3380mil,905mil)(4280mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-4(3730mil,860mil) on Multi-Layer And Track (3380mil,815mil)(4280mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-4(3730mil,860mil) on Multi-Layer And Track (3380mil,905mil)(4280mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-5(3830mil,860mil) on Multi-Layer And Text "R5" (3813mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-5(3830mil,860mil) on Multi-Layer And Track (3380mil,815mil)(4280mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-5(3830mil,860mil) on Multi-Layer And Track (3380mil,905mil)(4280mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-6(3930mil,860mil) on Multi-Layer And Track (3380mil,815mil)(4280mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-6(3930mil,860mil) on Multi-Layer And Track (3380mil,905mil)(4280mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-7(4030mil,860mil) on Multi-Layer And Track (3380mil,815mil)(4280mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-7(4030mil,860mil) on Multi-Layer And Track (3380mil,905mil)(4280mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-8(4130mil,860mil) on Multi-Layer And Track (3380mil,815mil)(4280mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-8(4130mil,860mil) on Multi-Layer And Track (3380mil,905mil)(4280mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-9(4230mil,860mil) on Multi-Layer And Track (3380mil,815mil)(4280mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R5-9(4230mil,860mil) on Multi-Layer And Track (3380mil,905mil)(4280mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(1515mil,1547.834mil) on Multi-Layer And Track (1515mil,1580mil)(1515mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(1515mil,1902.166mil) on Multi-Layer And Track (1515mil,1845mil)(1515mil,1870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3862.834mil,185mil) on Multi-Layer And Track (3895mil,185mil)(3920mil,185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(4217.166mil,185mil) on Multi-Layer And Track (4160mil,185mil)(4185mil,185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad R8-1(3725mil,1665mil) on Multi-Layer And Track (3675mil,1620mil)(4575mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad R8-1(3725mil,1665mil) on Multi-Layer And Track (3675mil,1710mil)(4575mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-2(3825mil,1665mil) on Multi-Layer And Track (3675mil,1620mil)(4575mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-2(3825mil,1665mil) on Multi-Layer And Track (3675mil,1710mil)(4575mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-3(3925mil,1665mil) on Multi-Layer And Track (3675mil,1620mil)(4575mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-3(3925mil,1665mil) on Multi-Layer And Track (3675mil,1710mil)(4575mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-4(4025mil,1665mil) on Multi-Layer And Track (3675mil,1620mil)(4575mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-4(4025mil,1665mil) on Multi-Layer And Track (3675mil,1710mil)(4575mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-5(4125mil,1665mil) on Multi-Layer And Text "R8" (4108mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-5(4125mil,1665mil) on Multi-Layer And Track (3675mil,1620mil)(4575mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-5(4125mil,1665mil) on Multi-Layer And Track (3675mil,1710mil)(4575mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-6(4225mil,1665mil) on Multi-Layer And Track (3675mil,1620mil)(4575mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-6(4225mil,1665mil) on Multi-Layer And Track (3675mil,1710mil)(4575mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-7(4325mil,1665mil) on Multi-Layer And Track (3675mil,1620mil)(4575mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-7(4325mil,1665mil) on Multi-Layer And Track (3675mil,1710mil)(4575mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-8(4425mil,1665mil) on Multi-Layer And Track (3675mil,1620mil)(4575mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-8(4425mil,1665mil) on Multi-Layer And Track (3675mil,1710mil)(4575mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-9(4525mil,1665mil) on Multi-Layer And Track (3675mil,1620mil)(4575mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad R8-9(4525mil,1665mil) on Multi-Layer And Track (3675mil,1710mil)(4575mil,1710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(1625mil,1732.166mil) on Multi-Layer And Track (1625mil,1675mil)(1625mil,1700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(1625mil,1377.834mil) on Multi-Layer And Track (1625mil,1410mil)(1625mil,1435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RP1-2(3195mil,2180mil) on Multi-Layer And Text "RP1" (3168mil,2174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RP2-2(1910mil,2190mil) on Multi-Layer And Text "RP2" (1879mil,2184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.489mil < 10mil) Between Pad SW1-1(5136.574mil,1976.89mil) on Multi-Layer And Track (5075mil,1935mil)(5395mil,1935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-1(5136.574mil,1976.89mil) on Multi-Layer And Track (5134.994mil,1975mil)(5134.994mil,2065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.473mil < 10mil) Between Pad SW1-2(5235mil,1976.89mil) on Multi-Layer And Track (5075mil,1935mil)(5395mil,1935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(5235mil,1976.89mil) on Multi-Layer And Track (5234.994mil,1975mil)(5234.994mil,2025.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.473mil < 10mil) Between Pad SW1-3(5333.426mil,1976.89mil) on Multi-Layer And Track (5075mil,1935mil)(5395mil,1935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-3(5333.426mil,1976.89mil) on Multi-Layer And Track (5334.994mil,1975mil)(5334.994mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.977mil < 10mil) Between Pad SW1-4(5333.426mil,2213.11mil) on Multi-Layer And Track (5075mil,2258.504mil)(5395mil,2258.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-4(5333.426mil,2213.11mil) on Multi-Layer And Track (5334.994mil,2115mil)(5334.994mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.977mil < 10mil) Between Pad SW1-5(5235mil,2213.11mil) on Multi-Layer And Track (5075mil,2258.504mil)(5395mil,2258.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-5(5235mil,2213.11mil) on Multi-Layer And Track (5234.994mil,2158mil)(5234.994mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.977mil < 10mil) Between Pad SW1-6(5136.574mil,2213.11mil) on Multi-Layer And Track (5075mil,2258.504mil)(5395mil,2258.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-6(5136.574mil,2213.11mil) on Multi-Layer And Track (5134.994mil,2140mil)(5134.994mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-0(5102.834mil,660mil) on Multi-Layer And Track (5076.614mil,450mil)(5076.614mil,906.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-0(5522.834mil,660mil) on Multi-Layer And Track (5549.054mil,450mil)(5549.054mil,906.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-A(5411.26mil,955.434mil) on Multi-Layer And Track (5076.614mil,906.22mil)(5549.054mil,906.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.402mil < 10mil) Between Pad SW2-A(5411.26mil,955.434mil) on Multi-Layer And Track (5367.834mil,1014mil)(5447.834mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-B(5214.408mil,955.434mil) on Multi-Layer And Track (5076.614mil,906.22mil)(5549.054mil,906.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.402mil < 10mil) Between Pad SW2-B(5214.408mil,955.434mil) on Multi-Layer And Track (5197.834mil,1014mil)(5277.834mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-C(5312.834mil,955.434mil) on Multi-Layer And Track (5076.614mil,906.22mil)(5549.054mil,906.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-1(2625mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-10(3525mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-11(3625mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-12(3725mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-13(3825mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-14(3925mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-15(4025mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-16(4125mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-17(4225mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-18(4325mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-19(4425mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(2725mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-20(4525mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-21(4525mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-22(4425mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-23(4325mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-24(4225mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-25(4125mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-26(4025mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-27(3925mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-28(3825mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-29(3725mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-3(2825mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-30(3625mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-31(3525mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-32(3425mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-33(3325mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-34(3225mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-35(3125mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-36(3025mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-37(2925mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-38(2825mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-39(2725mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-4(2925mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-40(2625mil,1563.268mil) on Multi-Layer And Track (2120mil,1569.724mil)(4639.686mil,1569.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-5(3025mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-6(3125mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-7(3225mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-8(3325mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-9(3425mil,963.268mil) on Multi-Layer And Track (2120mil,939.804mil)(4639.686mil,939.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.535mil < 10mil) Between Pad USB1-1(6685.826mil,1378.818mil) on Top Layer And Track (6630.826mil,1363.818mil)(6645.826mil,1378.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.535mil < 10mil) Between Pad USB1-1(6685.826mil,1378.818mil) on Top Layer And Track (6630.826mil,1393.818mil)(6645.826mil,1378.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.86mil < 10mil) Between Pad USB1-1(6685.826mil,1378.818mil) on Top Layer And Track (6726.182mil,1365.04mil)(6726.182mil,1490.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.86mil < 10mil) Between Pad USB1-2(6685.826mil,1404.41mil) on Top Layer And Track (6726.182mil,1365.04mil)(6726.182mil,1490.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.86mil < 10mil) Between Pad USB1-3(6685.826mil,1430mil) on Top Layer And Track (6726.182mil,1365.04mil)(6726.182mil,1490.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.86mil < 10mil) Between Pad USB1-4(6685.826mil,1455.59mil) on Top Layer And Track (6726.182mil,1365.04mil)(6726.182mil,1490.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.86mil < 10mil) Between Pad USB1-5(6685.826mil,1481.18mil) on Top Layer And Track (6726.182mil,1365.04mil)(6726.182mil,1490.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.614mil < 10mil) Between Pad USB1-5(6800mil,1287.284mil) on Multi-Layer And Track (6680mil,1265mil)(6754.016mil,1265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.614mil < 10mil) Between Pad USB1-5(6800mil,1572.716mil) on Multi-Layer And Track (6680mil,1595mil)(6754.016mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.614mil]
Rule Violations :324

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (5234.994mil,2115mil) on Top Overlay And Text "SW1" (5212mil,2087mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (3742mil,380mil) on Top Overlay And Track (3676.26mil,394.528mil)(3840mil,394.528mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.793mil < 10mil) Between Text "C1" (3742mil,380mil) on Top Overlay And Track (3715.63mil,394.528mil)(3790.314mil,319.842mil) on Top Overlay Silk Text to Silk Clearance [4.793mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (3742mil,380mil) on Top Overlay And Track (3755mil,394.528mil)(3815mil,334.528mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (6336mil,687mil) on Top Overlay And Track (6337.834mil,543mil)(6337.834mil,799mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (6336mil,687mil) on Top Overlay And Track (6337.834mil,670mil)(6428.334mil,579.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (6336mil,687mil) on Top Overlay And Track (6337.834mil,710mil)(6446.834mil,601mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JK1" (896mil,721mil) on Top Overlay And Track (820.314mil,735mil)(1239.056mil,731.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JK2" (893mil,1669mil) on Top Overlay And Track (820.314mil,1682.558mil)(1239.056mil,1678.78mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP1" (247mil,731mil) on Top Overlay And Track (230mil,730mil)(310mil,730mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP1" (247mil,731mil) on Top Overlay And Track (270mil,690mil)(270mil,770mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP2" (2077mil,261mil) on Top Overlay And Track (2105mil,21.3mil)(2105mil,521.3mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP2" (2077mil,261mil) on Top Overlay And Track (2115mil,21.3mil)(2115mil,521.3mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP3" (3605mil,2229mil) on Top Overlay And Track (3620mil,1988.7mil)(3620mil,2488.7mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP3" (3605mil,2229mil) on Top Overlay And Track (3630mil,1988.7mil)(3630mil,2488.7mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP6" (245mil,1681mil) on Top Overlay And Track (231.3mil,1680mil)(311.3mil,1680mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP6" (245mil,1681mil) on Top Overlay And Track (271.3mil,1640mil)(271.3mil,1720mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (4037mil,375mil) on Top Overlay And Track (4050mil,365mil)(4050mil,391mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.01mil < 10mil) Between Text "K1" (4037mil,375mil) on Top Overlay And Track (4050mil,409mil)(4050mil,435mil) on Top Overlay Silk Text to Silk Clearance [7.01mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LCD1" (3347mil,1245mil) on Top Overlay And Text "LCD1602" (3145.039mil,1263.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1412mil,470mil) on Top Overlay And Track (1405mil,420mil)(1405mil,545mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1412mil,470mil) on Top Overlay And Track (1410mil,415mil)(1410mil,550mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1412mil,470mil) on Top Overlay And Track (1410mil,415mil)(1410mil,550mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1412mil,470mil) on Top Overlay And Track (1420mil,410mil)(1420mil,550mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1412mil,470mil) on Top Overlay And Track (1430mil,405mil)(1430mil,555mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (1418mil,1415mil) on Top Overlay And Track (1470mil,1350mil)(1470mil,1500mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (1418mil,1415mil) on Top Overlay And Track (1480mil,1355mil)(1480mil,1495mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (1418mil,1415mil) on Top Overlay And Track (1490mil,1355mil)(1490mil,1490mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (1418mil,1415mil) on Top Overlay And Track (1490mil,1355mil)(1490mil,1490mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (1418mil,1415mil) on Top Overlay And Track (1495mil,1360mil)(1495mil,1485mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.691mil < 10mil) Between Text "LED2" (1418mil,1415mil) on Top Overlay And Track (1505mil,1365mil)(1505mil,1480mil) on Top Overlay Silk Text to Silk Clearance [6.691mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (6445mil,927mil) on Top Overlay And Track (6380mil,875mil)(6530mil,875mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (6445mil,927mil) on Top Overlay And Track (6385mil,855mil)(6520mil,855mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (6445mil,927mil) on Top Overlay And Track (6385mil,855mil)(6520mil,855mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (6445mil,927mil) on Top Overlay And Track (6385mil,865mil)(6525mil,865mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (6445mil,927mil) on Top Overlay And Track (6390mil,850mil)(6515mil,850mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.691mil < 10mil) Between Text "LED5" (6445mil,927mil) on Top Overlay And Track (6395mil,840mil)(6510mil,840mil) on Top Overlay Silk Text to Silk Clearance [6.691mil]
   Violation between Silk To Silk Clearance Constraint: (5.245mil < 10mil) Between Text "LS1" (2456mil,2225mil) on Top Overlay And Track (2419.996mil,2257.238mil)(2540mil,2257.238mil) on Top Overlay Silk Text to Silk Clearance [5.245mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LS1" (2456mil,2225mil) on Top Overlay And Track (2420.004mil,2227.71mil)(2540mil,2227.71mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.974mil < 10mil) Between Text "LS1" (2456mil,2225mil) on Top Overlay And Track (2420mil,2208.026mil)(2540mil,2208.026mil) on Top Overlay Silk Text to Silk Clearance [9.974mil]
   Violation between Silk To Silk Clearance Constraint: (9.974mil < 10mil) Between Text "LS1" (2456mil,2225mil) on Top Overlay And Track (2480mil,2160mil)(2480mil,2208.026mil) on Top Overlay Silk Text to Silk Clearance [9.974mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "M1" (5479mil,1459mil) on Top Overlay And Track (5425mil,1460mil)(5545mil,1460mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.006mil < 10mil) Between Text "SW1" (5212mil,2087mil) on Top Overlay And Track (5234.994mil,2115mil)(5334.994mil,2115mil) on Top Overlay Silk Text to Silk Clearance [2.006mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "USB" (6815.827mil,1370mil) on Top Overlay And Text "USB1" (6738mil,1420mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.818mil < 10mil) Between Text "USB1" (6738mil,1420mil) on Top Overlay And Track (6726.182mil,1365.04mil)(6726.182mil,1490.04mil) on Top Overlay Silk Text to Silk Clearance [6.818mil]
   Violation between Silk To Silk Clearance Constraint: (6.512mil < 10mil) Between Text "X1" (4406mil,705mil) on Top Overlay And Track (4394.488mil,675mil)(4394.488mil,755mil) on Top Overlay Silk Text to Silk Clearance [6.512mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (4406mil,705mil) on Top Overlay And Track (4409.488mil,675mil)(4409.488mil,755mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (4406mil,705mil) on Top Overlay And Track (4429.488mil,675mil)(4429.488mil,755mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.83mil < 10mil) Between Text "X1" (4406mil,705mil) on Top Overlay And Track (4444.488mil,675mil)(4444.488mil,755mil) on Top Overlay Silk Text to Silk Clearance [6.83mil]
Rule Violations :49

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:05