
V1.0_ECU_PROJECT_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000036c  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000530  08000530  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000530  08000530  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000530  08000530  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000530  08000530  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000530  08000530  00001530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000534  08000534  00001534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000538  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000004  0800053c  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  0800053c  00002034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000241a  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000811  00000000  00000000  0000444e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000230  00000000  00000000  00004c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000187  00000000  00000000  00004e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f612  00000000  00000000  00005017  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002c89  00000000  00000000  00024629  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c172d  00000000  00000000  000272b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e89df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000658  00000000  00000000  000e8a24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000e907c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000518 	.word	0x08000518

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08000518 	.word	0x08000518

08000204 <TIM1_CC_IRQHandler>:
	//now for the INT coniguration
	TIM1->DIER |= (1 << 1);
	NVIC_EnableIRQ(TIM1_CC_IRQn);
}

void TIM1_CC_IRQHandler(void) {
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	if (TIM1->SR & (1 << 1)) {
 8000208:	4b21      	ldr	r3, [pc, #132]	@ (8000290 <TIM1_CC_IRQHandler+0x8c>)
 800020a:	691b      	ldr	r3, [r3, #16]
 800020c:	f003 0302 	and.w	r3, r3, #2
 8000210:	2b00      	cmp	r3, #0
 8000212:	d037      	beq.n	8000284 <TIM1_CC_IRQHandler+0x80>
		if (is_first_cap == 0) {//when is_first_cap is 0 it means its rising edge
 8000214:	4b1f      	ldr	r3, [pc, #124]	@ (8000294 <TIM1_CC_IRQHandler+0x90>)
 8000216:	781b      	ldrb	r3, [r3, #0]
 8000218:	b2db      	uxtb	r3, r3
 800021a:	2b00      	cmp	r3, #0
 800021c:	d107      	bne.n	800022e <TIM1_CC_IRQHandler+0x2a>
			start_time = TIM1->CCR1;
 800021e:	4b1c      	ldr	r3, [pc, #112]	@ (8000290 <TIM1_CC_IRQHandler+0x8c>)
 8000220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000222:	4a1d      	ldr	r2, [pc, #116]	@ (8000298 <TIM1_CC_IRQHandler+0x94>)
 8000224:	6013      	str	r3, [r2, #0]
			is_first_cap = 1;
 8000226:	4b1b      	ldr	r3, [pc, #108]	@ (8000294 <TIM1_CC_IRQHandler+0x90>)
 8000228:	2201      	movs	r2, #1
 800022a:	701a      	strb	r2, [r3, #0]
 800022c:	e024      	b.n	8000278 <TIM1_CC_IRQHandler+0x74>
		} else {
			end_time = TIM1->CCR1;
 800022e:	4b18      	ldr	r3, [pc, #96]	@ (8000290 <TIM1_CC_IRQHandler+0x8c>)
 8000230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000232:	4a1a      	ldr	r2, [pc, #104]	@ (800029c <TIM1_CC_IRQHandler+0x98>)
 8000234:	6013      	str	r3, [r2, #0]

			if (start_time < end_time) {
 8000236:	4b18      	ldr	r3, [pc, #96]	@ (8000298 <TIM1_CC_IRQHandler+0x94>)
 8000238:	681a      	ldr	r2, [r3, #0]
 800023a:	4b18      	ldr	r3, [pc, #96]	@ (800029c <TIM1_CC_IRQHandler+0x98>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	429a      	cmp	r2, r3
 8000240:	d207      	bcs.n	8000252 <TIM1_CC_IRQHandler+0x4e>
				diffrence = end_time - start_time;
 8000242:	4b16      	ldr	r3, [pc, #88]	@ (800029c <TIM1_CC_IRQHandler+0x98>)
 8000244:	681a      	ldr	r2, [r3, #0]
 8000246:	4b14      	ldr	r3, [pc, #80]	@ (8000298 <TIM1_CC_IRQHandler+0x94>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	1ad3      	subs	r3, r2, r3
 800024c:	4a14      	ldr	r2, [pc, #80]	@ (80002a0 <TIM1_CC_IRQHandler+0x9c>)
 800024e:	6013      	str	r3, [r2, #0]
 8000250:	e00f      	b.n	8000272 <TIM1_CC_IRQHandler+0x6e>
			} else if (start_time > end_time) {	//when this condition is true means that the ARR got overflowed and reseted to zero
 8000252:	4b11      	ldr	r3, [pc, #68]	@ (8000298 <TIM1_CC_IRQHandler+0x94>)
 8000254:	681a      	ldr	r2, [r3, #0]
 8000256:	4b11      	ldr	r3, [pc, #68]	@ (800029c <TIM1_CC_IRQHandler+0x98>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <TIM1_CC_IRQHandler+0x6e>
				//got this from AI but its genius, we do this
				//first we make the starttime as smaller than the endtime and thats it and we do our calculation
				diffrence = (TOP_VAL - start_time) + end_time;
 800025e:	4b0f      	ldr	r3, [pc, #60]	@ (800029c <TIM1_CC_IRQHandler+0x98>)
 8000260:	681a      	ldr	r2, [r3, #0]
 8000262:	4b0d      	ldr	r3, [pc, #52]	@ (8000298 <TIM1_CC_IRQHandler+0x94>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	1ad3      	subs	r3, r2, r3
 8000268:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800026c:	33ff      	adds	r3, #255	@ 0xff
 800026e:	4a0c      	ldr	r2, [pc, #48]	@ (80002a0 <TIM1_CC_IRQHandler+0x9c>)
 8000270:	6013      	str	r3, [r2, #0]

			}
			is_first_cap = 0;
 8000272:	4b08      	ldr	r3, [pc, #32]	@ (8000294 <TIM1_CC_IRQHandler+0x90>)
 8000274:	2200      	movs	r2, #0
 8000276:	701a      	strb	r2, [r3, #0]
		}

		TIM1->SR &= ~(1 << 1);			//clear manually
 8000278:	4b05      	ldr	r3, [pc, #20]	@ (8000290 <TIM1_CC_IRQHandler+0x8c>)
 800027a:	691b      	ldr	r3, [r3, #16]
 800027c:	4a04      	ldr	r2, [pc, #16]	@ (8000290 <TIM1_CC_IRQHandler+0x8c>)
 800027e:	f023 0302 	bic.w	r3, r3, #2
 8000282:	6113      	str	r3, [r2, #16]
	}
}
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	40010000 	.word	0x40010000
 8000294:	2000002c 	.word	0x2000002c
 8000298:	20000020 	.word	0x20000020
 800029c:	20000024 	.word	0x20000024
 80002a0:	20000028 	.word	0x20000028

080002a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
	pwm_fan_init(1000, 5);
 80002a8:	2105      	movs	r1, #5
 80002aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002ae:	f000 f803 	bl	80002b8 <pwm_fan_init>

  while (1)
 80002b2:	bf00      	nop
 80002b4:	e7fd      	b.n	80002b2 <main+0xe>
	...

080002b8 <pwm_fan_init>:
#include "pwm.h"
void pwm_fan_init(uint16_t freq_hz,uint8_t duty) {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b084      	sub	sp, #16
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	460a      	mov	r2, r1
 80002c2:	80fb      	strh	r3, [r7, #6]
 80002c4:	4613      	mov	r3, r2
 80002c6:	717b      	strb	r3, [r7, #5]
	const uint32_t fclk_tim = 16000000;
 80002c8:	4b2b      	ldr	r3, [pc, #172]	@ (8000378 <pwm_fan_init+0xc0>)
 80002ca:	60fb      	str	r3, [r7, #12]
	//we use timer 3 and PA6 for the output
	RCC->AHB1ENR |= (1 << 0);
 80002cc:	4b2b      	ldr	r3, [pc, #172]	@ (800037c <pwm_fan_init+0xc4>)
 80002ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002d0:	4a2a      	ldr	r2, [pc, #168]	@ (800037c <pwm_fan_init+0xc4>)
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= (1 << 1);
 80002d8:	4b28      	ldr	r3, [pc, #160]	@ (800037c <pwm_fan_init+0xc4>)
 80002da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002dc:	4a27      	ldr	r2, [pc, #156]	@ (800037c <pwm_fan_init+0xc4>)
 80002de:	f043 0302 	orr.w	r3, r3, #2
 80002e2:	6413      	str	r3, [r2, #64]	@ 0x40
	GPIOA->MODER &= ~(0b11 << 12); // Clear the bits for PA6
 80002e4:	4b26      	ldr	r3, [pc, #152]	@ (8000380 <pwm_fan_init+0xc8>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a25      	ldr	r2, [pc, #148]	@ (8000380 <pwm_fan_init+0xc8>)
 80002ea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80002ee:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0b10 << 12); // Set to Alternate Function (10)
 80002f0:	4b23      	ldr	r3, [pc, #140]	@ (8000380 <pwm_fan_init+0xc8>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a22      	ldr	r2, [pc, #136]	@ (8000380 <pwm_fan_init+0xc8>)
 80002f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002fa:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] &= ~(0b1111 << 24); // Clear the bits for PA6
 80002fc:	4b20      	ldr	r3, [pc, #128]	@ (8000380 <pwm_fan_init+0xc8>)
 80002fe:	6a1b      	ldr	r3, [r3, #32]
 8000300:	4a1f      	ldr	r2, [pc, #124]	@ (8000380 <pwm_fan_init+0xc8>)
 8000302:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000306:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (2 << 24);      // Set AF2
 8000308:	4b1d      	ldr	r3, [pc, #116]	@ (8000380 <pwm_fan_init+0xc8>)
 800030a:	6a1b      	ldr	r3, [r3, #32]
 800030c:	4a1c      	ldr	r2, [pc, #112]	@ (8000380 <pwm_fan_init+0xc8>)
 800030e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000312:	6213      	str	r3, [r2, #32]
	TIM3->PSC = 15;
 8000314:	4b1b      	ldr	r3, [pc, #108]	@ (8000384 <pwm_fan_init+0xcc>)
 8000316:	220f      	movs	r2, #15
 8000318:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->ARR = ((fclk_tim) / ((15 + 1) * freq_hz)) - 1;
 800031a:	88fb      	ldrh	r3, [r7, #6]
 800031c:	011b      	lsls	r3, r3, #4
 800031e:	461a      	mov	r2, r3
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	fbb3 f3f2 	udiv	r3, r3, r2
 8000326:	4a17      	ldr	r2, [pc, #92]	@ (8000384 <pwm_fan_init+0xcc>)
 8000328:	3b01      	subs	r3, #1
 800032a:	62d3      	str	r3, [r2, #44]	@ 0x2c
	pwm_fan_duty_set(duty);
 800032c:	797b      	ldrb	r3, [r7, #5]
 800032e:	4618      	mov	r0, r3
 8000330:	f000 f82a 	bl	8000388 <pwm_fan_duty_set>
	TIM3->CCMR1 &= ~((1 << 6) | (1 << 5) | (1 << 4) | (1 << 3));
 8000334:	4b13      	ldr	r3, [pc, #76]	@ (8000384 <pwm_fan_init+0xcc>)
 8000336:	699b      	ldr	r3, [r3, #24]
 8000338:	4a12      	ldr	r2, [pc, #72]	@ (8000384 <pwm_fan_init+0xcc>)
 800033a:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 800033e:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= ((1 << 6) | (1 << 5) | (1 << 3));
 8000340:	4b10      	ldr	r3, [pc, #64]	@ (8000384 <pwm_fan_init+0xcc>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	4a0f      	ldr	r2, [pc, #60]	@ (8000384 <pwm_fan_init+0xcc>)
 8000346:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 800034a:	6193      	str	r3, [r2, #24]
	TIM3->CCER |= (1 << 0);
 800034c:	4b0d      	ldr	r3, [pc, #52]	@ (8000384 <pwm_fan_init+0xcc>)
 800034e:	6a1b      	ldr	r3, [r3, #32]
 8000350:	4a0c      	ldr	r2, [pc, #48]	@ (8000384 <pwm_fan_init+0xcc>)
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6213      	str	r3, [r2, #32]
	TIM3->EGR |= (1 << 0);
 8000358:	4b0a      	ldr	r3, [pc, #40]	@ (8000384 <pwm_fan_init+0xcc>)
 800035a:	695b      	ldr	r3, [r3, #20]
 800035c:	4a09      	ldr	r2, [pc, #36]	@ (8000384 <pwm_fan_init+0xcc>)
 800035e:	f043 0301 	orr.w	r3, r3, #1
 8000362:	6153      	str	r3, [r2, #20]
	TIM3->CR1 |= (1 << 0);
 8000364:	4b07      	ldr	r3, [pc, #28]	@ (8000384 <pwm_fan_init+0xcc>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	4a06      	ldr	r2, [pc, #24]	@ (8000384 <pwm_fan_init+0xcc>)
 800036a:	f043 0301 	orr.w	r3, r3, #1
 800036e:	6013      	str	r3, [r2, #0]
}
 8000370:	bf00      	nop
 8000372:	3710      	adds	r7, #16
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	00f42400 	.word	0x00f42400
 800037c:	40023800 	.word	0x40023800
 8000380:	40020000 	.word	0x40020000
 8000384:	40000400 	.word	0x40000400

08000388 <pwm_fan_duty_set>:
void pwm_fan_duty_set(uint8_t duty) {
 8000388:	b480      	push	{r7}
 800038a:	b085      	sub	sp, #20
 800038c:	af00      	add	r7, sp, #0
 800038e:	4603      	mov	r3, r0
 8000390:	71fb      	strb	r3, [r7, #7]
	if (duty > 0 && duty <= 100) {
 8000392:	79fb      	ldrb	r3, [r7, #7]
 8000394:	2b00      	cmp	r3, #0
 8000396:	d010      	beq.n	80003ba <pwm_fan_duty_set+0x32>
 8000398:	79fb      	ldrb	r3, [r7, #7]
 800039a:	2b64      	cmp	r3, #100	@ 0x64
 800039c:	d80d      	bhi.n	80003ba <pwm_fan_duty_set+0x32>
		uint32_t result = (duty * (TIM3->ARR + 1)) / 100;
 800039e:	79fb      	ldrb	r3, [r7, #7]
 80003a0:	4a09      	ldr	r2, [pc, #36]	@ (80003c8 <pwm_fan_duty_set+0x40>)
 80003a2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80003a4:	3201      	adds	r2, #1
 80003a6:	fb02 f303 	mul.w	r3, r2, r3
 80003aa:	4a08      	ldr	r2, [pc, #32]	@ (80003cc <pwm_fan_duty_set+0x44>)
 80003ac:	fba2 2303 	umull	r2, r3, r2, r3
 80003b0:	095b      	lsrs	r3, r3, #5
 80003b2:	60fb      	str	r3, [r7, #12]
		TIM3->CCR1 = result;
 80003b4:	4a04      	ldr	r2, [pc, #16]	@ (80003c8 <pwm_fan_duty_set+0x40>)
 80003b6:	68fb      	ldr	r3, [r7, #12]
 80003b8:	6353      	str	r3, [r2, #52]	@ 0x34

	}

}
 80003ba:	bf00      	nop
 80003bc:	3714      	adds	r7, #20
 80003be:	46bd      	mov	sp, r7
 80003c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	40000400 	.word	0x40000400
 80003cc:	51eb851f 	.word	0x51eb851f

080003d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003d4:	bf00      	nop
 80003d6:	e7fd      	b.n	80003d4 <NMI_Handler+0x4>

080003d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <HardFault_Handler+0x4>

080003e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003e4:	bf00      	nop
 80003e6:	e7fd      	b.n	80003e4 <MemManage_Handler+0x4>

080003e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <BusFault_Handler+0x4>

080003f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003f4:	bf00      	nop
 80003f6:	e7fd      	b.n	80003f4 <UsageFault_Handler+0x4>

080003f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr

08000406 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000406:	b480      	push	{r7}
 8000408:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800040a:	bf00      	nop
 800040c:	46bd      	mov	sp, r7
 800040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000412:	4770      	bx	lr

08000414 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000420:	4770      	bx	lr

08000422 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000422:	b580      	push	{r7, lr}
 8000424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000426:	f000 f83f 	bl	80004a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
	...

08000430 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000434:	4b06      	ldr	r3, [pc, #24]	@ (8000450 <SystemInit+0x20>)
 8000436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800043a:	4a05      	ldr	r2, [pc, #20]	@ (8000450 <SystemInit+0x20>)
 800043c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000440:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop
 8000450:	e000ed00 	.word	0xe000ed00

08000454 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000454:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800048c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000458:	f7ff ffea 	bl	8000430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800045c:	480c      	ldr	r0, [pc, #48]	@ (8000490 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800045e:	490d      	ldr	r1, [pc, #52]	@ (8000494 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000460:	4a0d      	ldr	r2, [pc, #52]	@ (8000498 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000464:	e002      	b.n	800046c <LoopCopyDataInit>

08000466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046a:	3304      	adds	r3, #4

0800046c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800046c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800046e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000470:	d3f9      	bcc.n	8000466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000472:	4a0a      	ldr	r2, [pc, #40]	@ (800049c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000474:	4c0a      	ldr	r4, [pc, #40]	@ (80004a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000478:	e001      	b.n	800047e <LoopFillZerobss>

0800047a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800047c:	3204      	adds	r2, #4

0800047e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800047e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000480:	d3fb      	bcc.n	800047a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000482:	f000 f825 	bl	80004d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000486:	f7ff ff0d 	bl	80002a4 <main>
  bx  lr    
 800048a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800048c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000494:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000498:	08000538 	.word	0x08000538
  ldr r2, =_sbss
 800049c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80004a0:	20000034 	.word	0x20000034

080004a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004a4:	e7fe      	b.n	80004a4 <ADC_IRQHandler>
	...

080004a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004ac:	4b06      	ldr	r3, [pc, #24]	@ (80004c8 <HAL_IncTick+0x20>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	461a      	mov	r2, r3
 80004b2:	4b06      	ldr	r3, [pc, #24]	@ (80004cc <HAL_IncTick+0x24>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4413      	add	r3, r2
 80004b8:	4a04      	ldr	r2, [pc, #16]	@ (80004cc <HAL_IncTick+0x24>)
 80004ba:	6013      	str	r3, [r2, #0]
}
 80004bc:	bf00      	nop
 80004be:	46bd      	mov	sp, r7
 80004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	20000000 	.word	0x20000000
 80004cc:	20000030 	.word	0x20000030

080004d0 <__libc_init_array>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	4d0d      	ldr	r5, [pc, #52]	@ (8000508 <__libc_init_array+0x38>)
 80004d4:	4c0d      	ldr	r4, [pc, #52]	@ (800050c <__libc_init_array+0x3c>)
 80004d6:	1b64      	subs	r4, r4, r5
 80004d8:	10a4      	asrs	r4, r4, #2
 80004da:	2600      	movs	r6, #0
 80004dc:	42a6      	cmp	r6, r4
 80004de:	d109      	bne.n	80004f4 <__libc_init_array+0x24>
 80004e0:	4d0b      	ldr	r5, [pc, #44]	@ (8000510 <__libc_init_array+0x40>)
 80004e2:	4c0c      	ldr	r4, [pc, #48]	@ (8000514 <__libc_init_array+0x44>)
 80004e4:	f000 f818 	bl	8000518 <_init>
 80004e8:	1b64      	subs	r4, r4, r5
 80004ea:	10a4      	asrs	r4, r4, #2
 80004ec:	2600      	movs	r6, #0
 80004ee:	42a6      	cmp	r6, r4
 80004f0:	d105      	bne.n	80004fe <__libc_init_array+0x2e>
 80004f2:	bd70      	pop	{r4, r5, r6, pc}
 80004f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80004f8:	4798      	blx	r3
 80004fa:	3601      	adds	r6, #1
 80004fc:	e7ee      	b.n	80004dc <__libc_init_array+0xc>
 80004fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8000502:	4798      	blx	r3
 8000504:	3601      	adds	r6, #1
 8000506:	e7f2      	b.n	80004ee <__libc_init_array+0x1e>
 8000508:	08000530 	.word	0x08000530
 800050c:	08000530 	.word	0x08000530
 8000510:	08000530 	.word	0x08000530
 8000514:	08000534 	.word	0x08000534

08000518 <_init>:
 8000518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800051a:	bf00      	nop
 800051c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800051e:	bc08      	pop	{r3}
 8000520:	469e      	mov	lr, r3
 8000522:	4770      	bx	lr

08000524 <_fini>:
 8000524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000526:	bf00      	nop
 8000528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800052a:	bc08      	pop	{r3}
 800052c:	469e      	mov	lr, r3
 800052e:	4770      	bx	lr
