Analysis & Synthesis report for proj1
Thu Oct 31 22:39:15 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |proj1|processamento:inst24|state_machine:inst|y
 10. State Machine - |proj1|processamento:inst24|state_machine:inst|Y
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Source assignments for processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component|altsyncram_a171:auto_generated
 15. Source assignments for rom_1:inst|altsyncram:altsyncram_component|altsyncram_n981:auto_generated
 16. Parameter Settings for User Entity Instance: VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: processamento:inst24|state_machine:inst
 18. Parameter Settings for User Entity Instance: processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: rom_1:inst|altsyncram:altsyncram_component
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 31 22:39:15 2019        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; proj1                                        ;
; Top-level Entity Name              ; proj1                                        ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 2,177                                        ;
;     Total combinational functions  ; 2,141                                        ;
;     Dedicated logic registers      ; 2,121                                        ;
; Total registers                    ; 2121                                         ;
; Total pins                         ; 14                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 32,776                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; proj1              ; proj1              ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+-------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                   ;
+-------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------+
; rom_1.vhd                                       ; yes             ; User Wizard-Generated File             ; C:/Users/Thiago/Desktop/Temp/projeto1/rom_1.vhd                ;
; proj1.bdf                                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf                ;
; conc.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Thiago/Desktop/Temp/projeto1/conc.v                   ;
; janela.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/Thiago/Desktop/Temp/projeto1/janela.v                 ;
; proc.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Thiago/Desktop/Temp/projeto1/proc.v                   ;
; rom_state.v                                     ; yes             ; User Wizard-Generated File             ; C:/Users/Thiago/Desktop/Temp/projeto1/rom_state.v              ;
; state_machine.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v          ;
; mux_000.v                                       ; yes             ; User Verilog HDL File                  ; C:/Users/Thiago/Desktop/Temp/projeto1/mux_000.v                ;
; mux_001.v                                       ; yes             ; User Verilog HDL File                  ; C:/Users/Thiago/Desktop/Temp/projeto1/mux_001.v                ;
; mux_010.v                                       ; yes             ; User Verilog HDL File                  ; C:/Users/Thiago/Desktop/Temp/projeto1/mux_010.v                ;
; mux_011.v                                       ; yes             ; User Verilog HDL File                  ; C:/Users/Thiago/Desktop/Temp/projeto1/mux_011.v                ;
; processamento.bdf                               ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf        ;
; ledizinhos.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Thiago/Desktop/Temp/projeto1/ledizinhos.v             ;
; vga_sync.vhd                                    ; yes             ; Auto-Found VHDL File                   ; C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd             ;
; video_pll.vhd                                   ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Thiago/Desktop/Temp/projeto1/video_pll.vhd            ;
; altpll.tdf                                      ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf     ;
; altsyncram.tdf                                  ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_a171.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_a171.tdf   ;
; instru.mif                                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Thiago/Desktop/Temp/projeto1/instru.mif               ;
; db/altsyncram_n981.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Thiago/Desktop/Temp/projeto1/db/altsyncram_n981.tdf   ;
; /users/thiago/desktop/temp/matlab proj/sara.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/thiago/desktop/temp/matlab proj/sara.mif                ;
; db/decode_9oa.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Thiago/Desktop/Temp/projeto1/db/decode_9oa.tdf        ;
; db/mux_iib.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Thiago/Desktop/Temp/projeto1/db/mux_iib.tdf           ;
+-------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,177  ;
;                                             ;        ;
; Total combinational functions               ; 2141   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 39     ;
;     -- 3 input functions                    ; 19     ;
;     -- <=2 input functions                  ; 2083   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 2123   ;
;     -- arithmetic mode                      ; 18     ;
;                                             ;        ;
; Total registers                             ; 2121   ;
;     -- Dedicated logic registers            ; 2121   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 14     ;
; Total memory bits                           ; 32776  ;
; Total PLLs                                  ; 1      ;
; Maximum fan-out node                        ; KEY[0] ;
; Maximum fan-out                             ; 2066   ;
; Total fan-out                               ; 8784   ;
; Average fan-out                             ; 2.05   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |proj1                                       ; 2141 (1)          ; 2121 (0)     ; 32776       ; 0            ; 0       ; 0         ; 14   ; 0            ; |proj1                                                                                                     ; work         ;
;    |VGA_SYNC:inst2|                          ; 52 (52)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|VGA_SYNC:inst2                                                                                      ;              ;
;       |video_PLL:video_PLL_inst|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|VGA_SYNC:inst2|video_PLL:video_PLL_inst                                                             ;              ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component                                     ;              ;
;    |processamento:inst24|                    ; 2075 (1)          ; 2067 (0)     ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24                                                                                ;              ;
;       |ledizinhos:inst1|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|ledizinhos:inst1                                                               ;              ;
;       |mux_000:inst4|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|mux_000:inst4                                                                  ;              ;
;       |mux_001:inst5|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|mux_001:inst5                                                                  ;              ;
;       |mux_010:inst8|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|mux_010:inst8                                                                  ;              ;
;       |mux_011:inst9|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|mux_011:inst9                                                                  ;              ;
;       |proc:inst17|                          ; 516 (516)         ; 514 (514)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|proc:inst17                                                                    ;              ;
;       |proc:inst18|                          ; 515 (515)         ; 514 (514)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|proc:inst18                                                                    ;              ;
;       |proc:inst19|                          ; 515 (515)         ; 514 (514)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|proc:inst19                                                                    ;              ;
;       |proc:inst20|                          ; 513 (513)         ; 514 (514)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|proc:inst20                                                                    ;              ;
;       |rom_state:inst6|                      ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|rom_state:inst6                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_a171:auto_generated| ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component|altsyncram_a171:auto_generated ;              ;
;       |state_machine:inst|                   ; 6 (6)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|processamento:inst24|state_machine:inst                                                             ;              ;
;    |rom_1:inst|                              ; 13 (0)            ; 6 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|rom_1:inst                                                                                          ;              ;
;       |altsyncram:altsyncram_component|      ; 13 (0)            ; 6 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|rom_1:inst|altsyncram:altsyncram_component                                                          ;              ;
;          |altsyncram_n981:auto_generated|    ; 13 (0)            ; 6 (6)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|rom_1:inst|altsyncram:altsyncram_component|altsyncram_n981:auto_generated                           ;              ;
;             |decode_9oa:deep_decode|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|rom_1:inst|altsyncram:altsyncram_component|altsyncram_n981:auto_generated|decode_9oa:deep_decode    ;              ;
;             |mux_iib:mux2|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |proj1|rom_1:inst|altsyncram:altsyncram_component|altsyncram_n981:auto_generated|mux_iib:mux2              ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------+
; Name                                                                                                           ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                     ;
+----------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------+
; processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component|altsyncram_a171:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8            ; 1            ; --           ; --           ; 8     ; instru.mif              ;
; rom_1:inst|altsyncram:altsyncram_component|altsyncram_n981:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ../matlab proj/sara.mif ;
+----------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |proj1|processamento:inst24|state_machine:inst|y ;
+------+-----+-----+-----+-----+-----------------------------------+
; Name ; y.D ; y.C ; y.B ; y.A ; y.E                               ;
+------+-----+-----+-----+-----+-----------------------------------+
; y.A  ; 0   ; 0   ; 0   ; 0   ; 0                                 ;
; y.B  ; 0   ; 0   ; 1   ; 1   ; 0                                 ;
; y.C  ; 0   ; 1   ; 0   ; 1   ; 0                                 ;
; y.D  ; 1   ; 0   ; 0   ; 1   ; 0                                 ;
; y.E  ; 0   ; 0   ; 0   ; 1   ; 1                                 ;
+------+-----+-----+-----+-----+-----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |proj1|processamento:inst24|state_machine:inst|Y ;
+------+-----+-----+-----+-----+-----------------------------------+
; Name ; Y.D ; Y.C ; Y.B ; Y.A ; Y.E                               ;
+------+-----+-----+-----+-----+-----------------------------------+
; Y.A  ; 0   ; 0   ; 0   ; 0   ; 0                                 ;
; Y.B  ; 0   ; 0   ; 1   ; 1   ; 0                                 ;
; Y.C  ; 0   ; 1   ; 0   ; 1   ; 0                                 ;
; Y.D  ; 1   ; 0   ; 0   ; 1   ; 0                                 ;
; Y.E  ; 0   ; 0   ; 0   ; 1   ; 1                                 ;
+------+-----+-----+-----+-----+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+----------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                          ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------------------------+------------------------+
; processamento:inst24|mux_011:inst9|saida           ; processamento:inst24|ledizinhos:inst1|Equal0 ; yes                    ;
; processamento:inst24|mux_010:inst8|saida           ; processamento:inst24|ledizinhos:inst1|Equal0 ; yes                    ;
; processamento:inst24|mux_001:inst5|saida           ; processamento:inst24|ledizinhos:inst1|Equal0 ; yes                    ;
; processamento:inst24|mux_000:inst4|saida           ; processamento:inst24|ledizinhos:inst1|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                              ;                        ;
+----------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+---------------------------------------------+---------------------------------------------------+
; Register name                               ; Reason for Removal                                ;
+---------------------------------------------+---------------------------------------------------+
; processamento:inst24|proc:inst17|l1[254]    ; Merged with processamento:inst24|proc:inst17|m[7] ;
; processamento:inst24|proc:inst17|l2[255]    ; Merged with processamento:inst24|proc:inst17|m[5] ;
; processamento:inst24|proc:inst17|l2[254]    ; Merged with processamento:inst24|proc:inst17|m[4] ;
; processamento:inst24|proc:inst17|l2[253]    ; Merged with processamento:inst24|proc:inst17|m[3] ;
; processamento:inst24|proc:inst18|l1[254]    ; Merged with processamento:inst24|proc:inst18|m[7] ;
; processamento:inst24|proc:inst18|l2[255]    ; Merged with processamento:inst24|proc:inst18|m[5] ;
; processamento:inst24|proc:inst18|l2[254]    ; Merged with processamento:inst24|proc:inst18|m[4] ;
; processamento:inst24|proc:inst18|l2[253]    ; Merged with processamento:inst24|proc:inst18|m[3] ;
; processamento:inst24|proc:inst19|l1[254]    ; Merged with processamento:inst24|proc:inst19|m[7] ;
; processamento:inst24|proc:inst19|l2[255]    ; Merged with processamento:inst24|proc:inst19|m[5] ;
; processamento:inst24|proc:inst19|l2[254]    ; Merged with processamento:inst24|proc:inst19|m[4] ;
; processamento:inst24|proc:inst19|l2[253]    ; Merged with processamento:inst24|proc:inst19|m[3] ;
; processamento:inst24|proc:inst20|l1[254]    ; Merged with processamento:inst24|proc:inst20|m[7] ;
; processamento:inst24|proc:inst20|l2[255]    ; Merged with processamento:inst24|proc:inst20|m[5] ;
; processamento:inst24|proc:inst20|l2[254]    ; Merged with processamento:inst24|proc:inst20|m[4] ;
; processamento:inst24|proc:inst20|l2[253]    ; Merged with processamento:inst24|proc:inst20|m[3] ;
; VGA_SYNC:inst2|pixel_row[9]                 ; Stuck at GND due to stuck port data_in            ;
; processamento:inst24|state_machine:inst|y~4 ; Lost fanout                                       ;
; processamento:inst24|state_machine:inst|y~5 ; Lost fanout                                       ;
; processamento:inst24|state_machine:inst|Y~4 ; Lost fanout                                       ;
; processamento:inst24|state_machine:inst|Y~5 ; Lost fanout                                       ;
; Total Number of Removed Registers = 21      ;                                                   ;
+---------------------------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2121  ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component|altsyncram_a171:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for rom_1:inst|altsyncram:altsyncram_component|altsyncram_n981:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                     ;
+-------------------------------+-------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                  ;
; PLL_TYPE                      ; FAST              ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                  ;
; M                             ; 0                 ; Untyped                                                  ;
; N                             ; 1                 ; Untyped                                                  ;
; M2                            ; 1                 ; Untyped                                                  ;
; N2                            ; 1                 ; Untyped                                                  ;
; SS                            ; 1                 ; Untyped                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                  ;
; M_PH                          ; 0                 ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                           ;
+-------------------------------+-------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processamento:inst24|state_machine:inst ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; A              ; 000   ; Unsigned Binary                                             ;
; B              ; 001   ; Unsigned Binary                                             ;
; C              ; 010   ; Unsigned Binary                                             ;
; D              ; 011   ; Unsigned Binary                                             ;
; E              ; 100   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 1                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; instru.mif           ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_a171      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_1:inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------+
; Parameter Name                     ; Value                   ; Type                     ;
+------------------------------------+-------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                  ;
; OPERATION_MODE                     ; ROM                     ; Untyped                  ;
; WIDTH_A                            ; 1                       ; Signed Integer           ;
; WIDTHAD_A                          ; 15                      ; Signed Integer           ;
; NUMWORDS_A                         ; 32768                   ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                  ;
; WIDTH_B                            ; 1                       ; Untyped                  ;
; WIDTHAD_B                          ; 1                       ; Untyped                  ;
; NUMWORDS_B                         ; 1                       ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                  ;
; BYTE_SIZE                          ; 8                       ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                  ;
; INIT_FILE                          ; ../matlab proj/sara.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II              ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_n981         ; Untyped                  ;
+------------------------------------+-------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                    ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; Value                                                           ;
+-------------------------------+-----------------------------------------------------------------+
; Number of entity instances    ; 1                                                               ;
; Entity Instance               ; VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                          ;
;     -- PLL_TYPE               ; FAST                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                               ;
+-------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 1                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; rom_1:inst|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 1                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 31 22:39:10 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1
Info: Found 2 design units, including 1 entities, in source file rom_1.vhd
    Info: Found design unit 1: rom_1-SYN
    Info: Found entity 1: rom_1
Info: Found 1 design units, including 1 entities, in source file proj1.bdf
    Info: Found entity 1: proj1
Info: Found 1 design units, including 1 entities, in source file conc.v
    Info: Found entity 1: conc
Warning: Can't analyze file -- file concatenador.v is missing
Info: Found 1 design units, including 1 entities, in source file janela.v
    Info: Found entity 1: janela
Warning: Can't analyze file -- file proc_d.v is missing
Info: Found 1 design units, including 1 entities, in source file proc.v
    Info: Found entity 1: proc
Info: Found 1 design units, including 1 entities, in source file rom_state.v
    Info: Found entity 1: rom_state
Info: Found 1 design units, including 1 entities, in source file state_machine.v
    Info: Found entity 1: state_machine
Warning: Can't analyze file -- file mux000.v is missing
Warning: Can't analyze file -- file mux001.v is missing
Warning: Can't analyze file -- file mux010.v is missing
Warning: Can't analyze file -- file mux011.v is missing
Warning: Can't analyze file -- file proc2.v is missing
Warning: Can't analyze file -- file proc3.v is missing
Warning: Can't analyze file -- file proc4.v is missing
Warning: Can't analyze file -- file proc1.v is missing
Info: Found 1 design units, including 1 entities, in source file maqbruno.v
    Info: Found entity 1: maqBruno
Info: Found 1 design units, including 1 entities, in source file maqeproc.bdf
    Info: Found entity 1: maqeproc
Info: Found 1 design units, including 1 entities, in source file mux_000.v
    Info: Found entity 1: mux_000
Info: Found 1 design units, including 1 entities, in source file mux_001.v
    Info: Found entity 1: mux_001
Info: Found 1 design units, including 1 entities, in source file mux_010.v
    Info: Found entity 1: mux_010
Info: Found 1 design units, including 1 entities, in source file mux_011.v
    Info: Found entity 1: mux_011
Info: Found 1 design units, including 1 entities, in source file processamento.bdf
    Info: Found entity 1: processamento
Info: Found 1 design units, including 1 entities, in source file ledizinhos.v
    Info: Found entity 1: ledizinhos
Info: Elaborating entity "proj1" for the top level hierarchy
Warning: Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: VGA_SYNC-a
    Info: Found entity 1: VGA_SYNC
Info: Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst2"
Warning: Using design file video_pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: video_pll-SYN
    Info: Found entity 1: video_PLL
Info: Elaborating entity "video_PLL" for hierarchy "VGA_SYNC:inst2|video_PLL:video_PLL_inst"
Info: Elaborating entity "altpll" for hierarchy "VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component"
Info: Instantiated megafunction "VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "clk0_phase_shift" = "0"
Info: Elaborating entity "processamento" for hierarchy "processamento:inst24"
Info: Elaborating entity "proc" for hierarchy "processamento:inst24|proc:inst20"
Warning (10230): Verilog HDL assignment warning at proc.v(16): truncated value with size 257 to match size of target (256)
Warning (10230): Verilog HDL assignment warning at proc.v(17): truncated value with size 257 to match size of target (256)
Warning (10230): Verilog HDL assignment warning at proc.v(18): truncated value with size 4 to match size of target (3)
Info: Elaborating entity "state_machine" for hierarchy "processamento:inst24|state_machine:inst"
Info: Elaborating entity "mux_000" for hierarchy "processamento:inst24|mux_000:inst4"
Warning (10235): Verilog HDL Always Construct warning at mux_000.v(8): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mux_000.v(6): inferring latch(es) for variable "saida", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "saida" at mux_000.v(6)
Info: Elaborating entity "rom_state" for hierarchy "processamento:inst24|rom_state:inst6"
Info: Elaborating entity "altsyncram" for hierarchy "processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component"
Info: Instantiated megafunction "processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "instru.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a171.tdf
    Info: Found entity 1: altsyncram_a171
Info: Elaborating entity "altsyncram_a171" for hierarchy "processamento:inst24|rom_state:inst6|altsyncram:altsyncram_component|altsyncram_a171:auto_generated"
Info: Elaborating entity "mux_001" for hierarchy "processamento:inst24|mux_001:inst5"
Warning (10235): Verilog HDL Always Construct warning at mux_001.v(8): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mux_001.v(6): inferring latch(es) for variable "saida", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "saida" at mux_001.v(6)
Info: Elaborating entity "mux_010" for hierarchy "processamento:inst24|mux_010:inst8"
Warning (10235): Verilog HDL Always Construct warning at mux_010.v(8): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mux_010.v(6): inferring latch(es) for variable "saida", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "saida" at mux_010.v(6)
Info: Elaborating entity "mux_011" for hierarchy "processamento:inst24|mux_011:inst9"
Warning (10235): Verilog HDL Always Construct warning at mux_011.v(8): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mux_011.v(6): inferring latch(es) for variable "saida", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "saida" at mux_011.v(6)
Info: Elaborating entity "ledizinhos" for hierarchy "processamento:inst24|ledizinhos:inst1"
Info: Elaborating entity "janela" for hierarchy "janela:inst5"
Info: Elaborating entity "rom_1" for hierarchy "rom_1:inst"
Info: Elaborating entity "altsyncram" for hierarchy "rom_1:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "rom_1:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "rom_1:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../matlab proj/sara.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n981.tdf
    Info: Found entity 1: altsyncram_n981
Info: Elaborating entity "altsyncram_n981" for hierarchy "rom_1:inst|altsyncram:altsyncram_component|altsyncram_n981:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info: Found entity 1: decode_9oa
Info: Elaborating entity "decode_9oa" for hierarchy "rom_1:inst|altsyncram:altsyncram_component|altsyncram_n981:auto_generated|decode_9oa:deep_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_iib.tdf
    Info: Found entity 1: mux_iib
Info: Elaborating entity "mux_iib" for hierarchy "rom_1:inst|altsyncram:altsyncram_component|altsyncram_n981:auto_generated|mux_iib:mux2"
Info: Elaborating entity "conc" for hierarchy "conc:inst1"
Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below.
    Info: Register "processamento:inst24|state_machine:inst|y~4" lost all its fanouts during netlist optimizations.
    Info: Register "processamento:inst24|state_machine:inst|y~5" lost all its fanouts during netlist optimizations.
    Info: Register "processamento:inst24|state_machine:inst|Y~4" lost all its fanouts during netlist optimizations.
    Info: Register "processamento:inst24|state_machine:inst|Y~5" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/Thiago/Desktop/Temp/projeto1/output_files/proj1.map.smsg
Info: Implemented 2204 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 10 output pins
    Info: Implemented 2180 logic cells
    Info: Implemented 9 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 268 megabytes
    Info: Processing ended: Thu Oct 31 22:39:15 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Thiago/Desktop/Temp/projeto1/output_files/proj1.map.smsg.


