INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/isjoe/CPU_Project/CPU_Project.srcs/sources_1/new/CPU_Project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Project
INFO: [VRFC 10-311] analyzing module PC2
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-311] analyzing module IFID_Pipeline_Register
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-311] analyzing module Sign_Extender
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module IDEXE_Pipeline_Register
INFO: [VRFC 10-311] analyzing module ALUmux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM_Pipeline
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module MEMEWB_Pipeline_Register
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module ForwardMux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/isjoe/CPU_Project/CPU_Project.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/isjoe/CPU_Project/CPU_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
