# RISC-V CPU

This is a toy RISC-V CPU written in Verilog.



## Overview

see [Diagram](doc/diagram.md) and [Introduction](doc/README.md).



## TODO

better implement of JALR

branch prediction

load/store buffer

...
