Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec  3 13:00:37 2024
| Host         : Chris-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AddSub_timing_summary_routed.rpt -pb AddSub_timing_summary_routed.pb -rpx AddSub_timing_summary_routed.rpx -warn_on_violation
| Design       : AddSub
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.936ns  (logic 4.783ns (36.972%)  route 8.153ns (63.028%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           4.945     5.927    Select_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.124     6.051 r  Result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     6.742    C1
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.866 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.517     9.383    Result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.936 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.936    Result[2]
    J13                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.271ns  (logic 4.781ns (38.957%)  route 7.491ns (61.043%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           4.945     5.927    Select_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.124     6.051 r  Result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.690     6.741    C1
    SLICE_X0Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.865 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.856     8.721    Result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.271 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.271    Result[3]
    N14                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.946ns  (logic 4.871ns (40.778%)  route 7.075ns (59.222%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           4.945     5.927    Select_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.152     6.079 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.130     8.209    Result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737    11.946 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.946    Result[1]
    K15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.714ns  (logic 4.782ns (40.819%)  route 6.933ns (59.181%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           4.945     5.927    Select_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.124     6.051 r  Result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.300     6.351    C1
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.688     8.163    Cout_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.714 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    11.714    Cout
    R18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.017ns  (logic 5.137ns (56.971%)  route 3.880ns (43.029%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.582     3.075    y_IBUF[0]
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.298     5.496    Result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.017 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.017    Result[0]
    H17                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.572ns (66.320%)  route 0.798ns (33.680%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.388     0.663    y_IBUF[3]
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.708 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.119    Result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.370 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.370    Result[3]
    N14                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.550ns (64.572%)  route 0.851ns (35.428%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.509     0.761    x_IBUF[2]
    SLICE_X0Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.806 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     1.149    Cout_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.401 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.401    Cout
    R18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.611ns (64.167%)  route 0.900ns (35.833%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           0.371     0.636    y_IBUF[1]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.048     0.684 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.213    Result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.511 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.511    Result[1]
    K15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.512ns (56.470%)  route 1.165ns (43.530%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           0.565     0.810    x_IBUF[0]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.855 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.601     1.456    Result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.677 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.677    Result[0]
    H17                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.551ns (57.832%)  route 1.131ns (42.168%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.437     0.690    x_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.735 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.694     1.429    Result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.682 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.682    Result[2]
    J13                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------





