
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355934500                       # Number of ticks simulated
final_tick                               2263600009000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              366039377                       # Simulator instruction rate (inst/s)
host_op_rate                                366026896                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              937372890                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768932                       # Number of bytes of host memory used
host_seconds                                     0.38                       # Real time elapsed on the host
sim_insts                                   138981382                       # Number of instructions simulated
sim_ops                                     138981382                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       208960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       597056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1155072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9286                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343613783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    587074307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94039774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234470106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308551152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677432224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3245181347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343613783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94039774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308551152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746204709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669700465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669700465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669700465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343613783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    587074307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94039774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234470106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308551152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677432224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4914881811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357362500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357527000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.314049                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.735913                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578136                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739719                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357362500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357527000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.106862                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.529085                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577778                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357362500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357527000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          227.400406                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   226.822987                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577419                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.443014                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.444141                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.283203                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357308500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357473000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.479945                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.902884                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577061                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882623                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139112500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151394500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61842000     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4895                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          463.033486                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69517                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4895                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.201634                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.610553                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   437.422933                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050021                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.854342                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.904362                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129891                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129891                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30662                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30662                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25644                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25644                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56306                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56306                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56306                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56306                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2826                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2826                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2135                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4961                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4961                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4961                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4961                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33488                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33488                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61267                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61267                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61267                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61267                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084388                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084388                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076857                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076857                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080973                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080973                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080973                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080973                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2968                       # number of writebacks
system.cpu4.dcache.writebacks::total             2968                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290938                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.090463                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.890816                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.109184                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050568                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949432                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335873                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335873                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164272                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164272                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164272                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164272                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164272                       # number of overall hits
system.cpu4.icache.overall_hits::total         164272                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166715                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166715                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166715                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166715                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166715                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166715                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014654                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014654                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014654                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351231000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357668500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1895226000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2061                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.136976                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26450                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2061                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.833576                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    96.915670                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.221306                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.189288                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699651                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888939                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79546                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79546                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22655                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22655                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12736                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12736                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35391                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35391                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35391                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35391                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1644                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          646                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          646                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2290                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2290                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2290                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2290                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067657                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067657                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060773                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060773                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060773                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060773                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1051                       # number of writebacks
system.cpu5.dcache.writebacks::total             1051                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.928640                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.071360                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384626                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615374                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552391000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562125000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681785000     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12631                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.681340                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155087                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12631                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.278284                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.427217                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.254123                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.202006                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627449                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829456                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356313                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356313                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76360                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76360                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156353                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156353                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156353                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156353                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12798                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12798                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12798                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12798                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8364                       # number of writebacks
system.cpu6.dcache.writebacks::total             8364                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871701                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.630552                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.241149                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399669                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600080                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357317500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357482000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268231                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.116652                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151578                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783431                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785680                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18991                       # number of replacements
system.l2.tags.tagsinuse                  4007.788916                       # Cycle average of tags in use
system.l2.tags.total_refs                       20911                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.101101                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1768.312437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.342039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.156433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.536387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   339.775452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   118.121169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.668042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   441.222904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   759.323026                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.082953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430899                       # Number of tag accesses
system.l2.tags.data_accesses                   430899                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12387                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5132                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5132                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   839                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3993                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4514                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          532                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          821                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3246                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9346                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          532                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1285                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          821                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3246                       # number of overall hits
system.l2.overall_hits::total                    9346                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8408                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4150                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5493                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18051                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1911                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3265                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9332                       # number of overall misses
system.l2.overall_misses::total                 18051                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4550                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2125                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12578                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27397                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4550                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2125                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12578                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27397                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.170000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.877157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.888342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909268                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509640                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.595736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.503298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.548916                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.717582                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.613647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.741930                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658868                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.717582                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.613647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.741930                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658868                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9286                       # number of writebacks
system.l2.writebacks::total                      9286                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9643                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9286                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7111                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              130                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8640                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9643                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34894                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526789904                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524443425.266015                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346478.733985                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526789989                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524443510.221955                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346478.778045                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526790074                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524443595.177895                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346478.822105                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526790159                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524443680.133835                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346478.866165                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33983                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8144                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28369                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62352                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12729                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302095                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166603                       # Number of instructions committed
system.switch_cpus4.committedOps               166603                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160849                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17255                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160849                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221886                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113589                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62616                       # number of memory refs
system.switch_cpus4.num_load_insts              34187                       # Number of load instructions
system.switch_cpus4.num_store_insts             28429                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231306.887836                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70788.112164                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234324                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765676                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22727                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96655     57.98%     59.66% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.75% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.75% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35140     21.08%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28709     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166715                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526790528                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648094531.697062                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878695996.302938                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194110                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805890                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527200019                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643707818.184727                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883492200.815273                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636926                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363074                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526790414                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524443935.001655                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346478.998345                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56290                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2695                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18797                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5297                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             210                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       505040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       214104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2931216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18991                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75299                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536262                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.442947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61579     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4823      6.41%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2738      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1706      2.27%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1384      1.84%     95.92% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    704      0.93%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    697      0.93%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1619      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75299                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.202639                       # Number of seconds simulated
sim_ticks                                4202639341500                       # Number of ticks simulated
final_tick                               6466595894000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2589147                       # Simulator instruction rate (inst/s)
host_op_rate                                  2589147                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1267615545                       # Simulator tick rate (ticks/s)
host_mem_usage                                 790436                       # Number of bytes of host memory used
host_seconds                                  3315.39                       # Real time elapsed on the host
sim_insts                                  8584030906                       # Number of instructions simulated
sim_ops                                    8584030906                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1101952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       706944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       196544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       482816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     16699648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data   2195572288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       153408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       374144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       398656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       961472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       226560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data      1177280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst        59200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       250624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       326336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data       335808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2219027712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1101952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       196544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     16699648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       153408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       398656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       226560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst        59200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       326336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19162304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1728829504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1728829504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        17218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        11046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         7544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       260932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data     34305817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         5846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         6229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data        15023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         3540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data        18395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst          925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         3916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         5099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data         5247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            34672308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      27012961                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           27012961                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       262205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       168214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        46767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       114884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3973610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    522427006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst        36503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data        89026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst        94858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data       228778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst        53909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       280129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        14086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data        59635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst        77650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data        79904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             528008123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       262205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        46767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3973610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst        36503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst        94858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst        53909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        14086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst        77650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4559588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       411367563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            411367563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       411367563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       262205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       168214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        46767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       114884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3973610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    522427006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst        36503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data        89026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst        94858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data       228778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst        53909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       280129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        14086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data        59635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst        77650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data        79904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            939375686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4406                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     87587                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   18775     23.85%     23.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    370      0.47%     24.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4303      5.47%     29.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     97      0.12%     29.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  55186     70.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               78731                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    18775     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     370      0.88%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4303     10.19%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      97      0.23%     55.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   18679     44.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                42224                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            4198913440000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               27690500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              210847000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               15914000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3471635000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4202639526500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.338474                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.536307                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   28      0.03%      0.04% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpipl                69178     83.73%     83.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                   8617     10.43%     94.20% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     94.20% # number of callpals executed
system.cpu0.kern.callpal::rti                    4784      5.79%     99.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 82619                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4815                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.003738                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.007243                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          63468500     68.84%     68.84% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            28735000     31.16%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      28                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            36635                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          473.998251                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2421411                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            36635                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            66.095564                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   473.998251                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.925778                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.925778                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7232024                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7232024                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2270744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2270744                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1209722                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1209722                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        28695                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        28695                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        27348                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27348                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      3480466                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3480466                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      3480466                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3480466                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38820                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38820                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14141                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14141                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1271                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1271                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2139                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        52961                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         52961                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        52961                       # number of overall misses
system.cpu0.dcache.overall_misses::total        52961                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2309564                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2309564                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1223863                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1223863                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        29966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        29966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        29487                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        29487                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      3533427                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3533427                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      3533427                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3533427                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016808                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016808                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.011554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011554                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.042415                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.042415                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.072540                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072540                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014989                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014989                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014989                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11691                       # number of writebacks
system.cpu0.dcache.writebacks::total            11691                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            44258                       # number of replacements
system.cpu0.icache.tags.tagsinuse          512.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7526528                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            44258                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           170.060283                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000012                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999988                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21138913                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21138913                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10503068                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10503068                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10503068                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10503068                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10503068                       # number of overall hits
system.cpu0.icache.overall_hits::total       10503068                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        44259                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        44259                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        44259                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         44259                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        44259                       # number of overall misses
system.cpu0.icache.overall_misses::total        44259                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10547327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10547327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10547327                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10547327                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10547327                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10547327                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004196                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004196                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004196                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004196                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004196                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004196                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        44258                       # number of writebacks
system.cpu0.icache.writebacks::total            44258                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4403                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     76371                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   17511     26.07%     26.07% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4303      6.41%     32.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     97      0.14%     32.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  45258     67.38%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               67169                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    17511     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4303     10.94%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      97      0.25%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   17414     44.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                39325                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            4200357641500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               15948500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2256937500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4202841374500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.384772                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.585464                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   69      0.10%      0.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.01%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpipl                58302     81.59%     81.69% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8609     12.05%     93.74% # number of callpals executed
system.cpu1.kern.callpal::rti                    4467      6.25%     99.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 71461                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4408                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 74                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    7                      
system.cpu1.kern.mode_switch_good::kernel     0.578125                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001588                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.032153                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          94346500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8205500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3783908427000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      69                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            35598                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          452.384692                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1394502                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            35598                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            39.173605                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     2.537214                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   449.847477                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004955                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.878608                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.883564                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5208108                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5208108                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1635044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1635044                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       861504                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        861504                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        13062                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        13062                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        12744                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12744                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2496548                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2496548                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2496548                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2496548                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        48257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        48257                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4904                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4904                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1113                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1113                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1306                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1306                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        53161                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53161                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        53161                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53161                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1683301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1683301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       866408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       866408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        14175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        14175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14050                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14050                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2549709                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2549709                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2549709                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2549709                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028668                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028668                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005660                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005660                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.078519                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.078519                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.092954                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.092954                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020850                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020850                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020850                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020850                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6214                       # number of writebacks
system.cpu1.dcache.writebacks::total             6214                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            32643                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3722547                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32643                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           114.038140                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    26.129157                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   485.870843                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.051034                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.948966                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15850491                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15850491                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      7876281                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7876281                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      7876281                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7876281                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      7876281                       # number of overall hits
system.cpu1.icache.overall_hits::total        7876281                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        32643                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32643                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        32643                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32643                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        32643                       # number of overall misses
system.cpu1.icache.overall_misses::total        32643                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      7908924                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7908924                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      7908924                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7908924                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      7908924                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7908924                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004127                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004127                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004127                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004127                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004127                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004127                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        32643                       # number of writebacks
system.cpu1.icache.writebacks::total            32643                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1166                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   6669989                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  107797     41.37%     41.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    376      0.14%     41.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   4303      1.65%     43.16% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      0.00%     43.16% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 148116     56.84%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              260595                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   107795     48.94%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     376      0.17%     49.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    4303      1.95%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      0.00%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  107792     48.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               220269                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            4189104444500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               26884000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              210847000      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 441000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            13502746500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        4202845363000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999981                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.727754                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.845254                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      2469     79.62%     79.62% # number of syscalls executed
system.cpu2.kern.syscall::4                        15      0.48%     80.10% # number of syscalls executed
system.cpu2.kern.syscall::6                        51      1.64%     81.75% # number of syscalls executed
system.cpu2.kern.syscall::15                        1      0.03%     81.78% # number of syscalls executed
system.cpu2.kern.syscall::17                      389     12.54%     94.32% # number of syscalls executed
system.cpu2.kern.syscall::45                      105      3.39%     97.71% # number of syscalls executed
system.cpu2.kern.syscall::48                        2      0.06%     97.77% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.03%     97.81% # number of syscalls executed
system.cpu2.kern.syscall::60                        1      0.03%     97.84% # number of syscalls executed
system.cpu2.kern.syscall::71                       49      1.58%     99.42% # number of syscalls executed
system.cpu2.kern.syscall::73                        7      0.23%     99.65% # number of syscalls executed
system.cpu2.kern.syscall::74                        7      0.23%     99.87% # number of syscalls executed
system.cpu2.kern.syscall::136                       1      0.03%     99.90% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.03%     99.94% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.03%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.03%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  3101                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  668      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  511      0.01%      0.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.00%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl               215300      4.41%      4.43% # number of callpals executed
system.cpu2.kern.callpal::rdps                  10574      0.22%      4.65% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      4.65% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      4.65% # number of callpals executed
system.cpu2.kern.callpal::rti                   40613      0.83%      5.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                3130      0.06%      5.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       4      0.00%      5.54% # number of callpals executed
system.cpu2.kern.callpal::rdunique            4613634     94.46%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               4884444                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            41123                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              40151                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              40150                      
system.cpu2.kern.mode_good::user                40151                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.976339                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.988028                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       81919568000      1.95%      1.95% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        4121708146500     98.05%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     511                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         93268272                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.681754                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3122686464                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         93268272                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.480694                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.005447                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.676307                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000011                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999368                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999378                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       6525473788                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      6525473788                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1973889171                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1973889171                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data   1113565643                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1113565643                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     17630519                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     17630519                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     17727542                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     17727542                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   3087454814                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3087454814                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   3087454814                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3087454814                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     50535791                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     50535791                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     42645596                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     42645596                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       100993                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       100993                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2014                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2014                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     93181387                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      93181387                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     93181387                       # number of overall misses
system.cpu2.dcache.overall_misses::total     93181387                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   2024424962                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2024424962                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data   1156211239                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1156211239                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     17731512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     17731512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     17729556                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     17729556                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   3180636201                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3180636201                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   3180636201                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3180636201                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.024963                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024963                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.036884                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.036884                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.005696                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005696                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000114                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000114                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.029296                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.029296                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.029296                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029296                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     81462562                       # number of writebacks
system.cpu2.dcache.writebacks::total         81462562                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          3020146                       # number of replacements
system.cpu2.icache.tags.tagsinuse          512.000000                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         8136473851                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          3020146                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2694.066396                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.015200                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.984800                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000030                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999970                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      16776981844                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     16776981844                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   8383960700                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     8383960700                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   8383960700                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      8383960700                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   8383960700                       # number of overall hits
system.cpu2.icache.overall_hits::total     8383960700                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      3020148                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      3020148                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      3020148                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       3020148                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      3020148                       # number of overall misses
system.cpu2.icache.overall_misses::total      3020148                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   8386980848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   8386980848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   8386980848                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   8386980848                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   8386980848                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   8386980848                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000360                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000360                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000360                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000360                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000360                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000360                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      3020146                       # number of writebacks
system.cpu2.icache.writebacks::total          3020146                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4411                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     76160                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   17506     26.06%     26.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   4303      6.41%     32.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    105      0.16%     32.63% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  45253     67.37%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               67167                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    17504     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    4303     10.95%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     105      0.27%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   17399     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                39311                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            4200333840000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               21976500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2274723000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        4202841386500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999886                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.384483                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.585273                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::48                        1     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     50.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     2                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  139      0.19%      0.20% # number of callpals executed
system.cpu3.kern.callpal::tbi                       7      0.01%      0.21% # number of callpals executed
system.cpu3.kern.callpal::swpipl                58313     81.48%     81.69% # number of callpals executed
system.cpu3.kern.callpal::rdps                   8610     12.03%     93.72% # number of callpals executed
system.cpu3.kern.callpal::rti                    4446      6.21%     99.93% # number of callpals executed
system.cpu3.kern.callpal::callsys                  19      0.03%     99.96% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.96% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 31      0.04%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 71568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4585                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 36                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 36                      
system.cpu3.kern.mode_good::user                   36                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.007852                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.015581                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       10699700000     99.97%     99.97% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             3458000      0.03%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     139                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            37490                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          462.003853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1499427                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            37490                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            39.995385                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.048251                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   461.955602                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000094                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.902257                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.902351                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5224929                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5224929                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1637423                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1637423                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       864709                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        864709                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        13041                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13041                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        12608                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12608                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2502132                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2502132                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2502132                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2502132                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        49440                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        49440                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5639                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5639                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1190                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1190                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1375                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1375                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        55079                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         55079                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        55079                       # number of overall misses
system.cpu3.dcache.overall_misses::total        55079                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1686863                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1686863                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       870348                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       870348                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        14231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        14231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        13983                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        13983                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2557211                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2557211                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2557211                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2557211                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.029309                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.029309                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006479                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006479                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.083620                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.083620                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.098334                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.098334                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.021539                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021539                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.021539                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021539                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5889                       # number of writebacks
system.cpu3.dcache.writebacks::total             5889                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            34695                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3756979                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34695                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           108.285891                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.736039                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   505.263961                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.013156                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.986844                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         15836281                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        15836281                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      7866098                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7866098                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      7866098                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7866098                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      7866098                       # number of overall hits
system.cpu3.icache.overall_hits::total        7866098                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        34695                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34695                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        34695                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34695                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        34695                       # number of overall misses
system.cpu3.icache.overall_misses::total        34695                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      7900793                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7900793                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      7900793                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7900793                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      7900793                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7900793                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004391                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004391                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004391                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004391                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004391                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004391                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        34695                       # number of writebacks
system.cpu3.icache.writebacks::total            34695                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    4398                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     80134                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   17957     26.38%     26.38% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   4303      6.32%     32.70% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     96      0.14%     32.85% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  45709     67.15%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               68065                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    17950     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    4303     10.70%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      96      0.24%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   17854     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                40203                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            4200341488500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               15793500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             2273203000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        4202841332000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999610                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.390601                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.590656                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         4      8.89%      8.89% # number of syscalls executed
system.cpu4.kern.syscall::6                         5     11.11%     20.00% # number of syscalls executed
system.cpu4.kern.syscall::17                        3      6.67%     26.67% # number of syscalls executed
system.cpu4.kern.syscall::20                        2      4.44%     31.11% # number of syscalls executed
system.cpu4.kern.syscall::24                        2      4.44%     35.56% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      2.22%     37.78% # number of syscalls executed
system.cpu4.kern.syscall::45                        9     20.00%     57.78% # number of syscalls executed
system.cpu4.kern.syscall::47                        2      4.44%     62.22% # number of syscalls executed
system.cpu4.kern.syscall::48                        1      2.22%     64.44% # number of syscalls executed
system.cpu4.kern.syscall::54                        1      2.22%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::58                        1      2.22%     68.89% # number of syscalls executed
system.cpu4.kern.syscall::59                        1      2.22%     71.11% # number of syscalls executed
system.cpu4.kern.syscall::71                        8     17.78%     88.89% # number of syscalls executed
system.cpu4.kern.syscall::73                        2      4.44%     93.33% # number of syscalls executed
system.cpu4.kern.syscall::74                        2      4.44%     97.78% # number of syscalls executed
system.cpu4.kern.syscall::87                        1      2.22%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    45                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    8      0.01%      0.01% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  175      0.24%      0.25% # number of callpals executed
system.cpu4.kern.callpal::tbi                       4      0.01%      0.26% # number of callpals executed
system.cpu4.kern.callpal::swpipl                59030     81.33%     81.58% # number of callpals executed
system.cpu4.kern.callpal::rdps                   8610     11.86%     93.45% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.00%     93.45% # number of callpals executed
system.cpu4.kern.callpal::rti                    4636      6.39%     99.83% # number of callpals executed
system.cpu4.kern.callpal::callsys                  74      0.10%     99.94% # number of callpals executed
system.cpu4.kern.callpal::imb                      46      0.06%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 72584                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             4811                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                231                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                231                      
system.cpu4.kern.mode_good::user                  231                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.048015                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.091630                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel        2387118000     89.47%     89.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user           280911500     10.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     175                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            52222                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          452.294944                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1705253                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            52222                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            32.653920                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   452.294944                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.883389                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.883389                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          5837291                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         5837291                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1811198                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1811198                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       970433                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        970433                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        15041                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        15041                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14728                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14728                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2781631                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2781631                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2781631                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2781631                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        60204                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        60204                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         9712                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         9712                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         1358                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1358                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1462                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1462                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        69916                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         69916                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        69916                       # number of overall misses
system.cpu4.dcache.overall_misses::total        69916                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1871402                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1871402                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       980145                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       980145                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16190                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16190                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2851547                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2851547                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2851547                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2851547                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.032171                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032171                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.009909                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.009909                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.082810                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.082810                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.090303                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.090303                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.024519                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.024519                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.024519                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.024519                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13543                       # number of writebacks
system.cpu4.dcache.writebacks::total            13543                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            45424                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999708                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            4743671                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            45424                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           104.430940                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.000354                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999354                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000001                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         17840576                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        17840576                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      8852086                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        8852086                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      8852086                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         8852086                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      8852086                       # number of overall hits
system.cpu4.icache.overall_hits::total        8852086                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        45468                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        45468                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        45468                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         45468                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        45468                       # number of overall misses
system.cpu4.icache.overall_misses::total        45468                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      8897554                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      8897554                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      8897554                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      8897554                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      8897554                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      8897554                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.005110                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005110                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.005110                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005110                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.005110                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005110                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        45424                       # number of writebacks
system.cpu4.icache.writebacks::total            45424                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    4399                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     77611                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   17733     26.23%     26.23% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   4303      6.37%     32.60% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     96      0.14%     32.74% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  45472     67.26%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               67604                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    17730     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    4303     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      96      0.24%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   17634     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                39763                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            4200347706000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               15739500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             2267039500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        4202841332000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                 0.999831                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.387799                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.588175                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::3                         3      9.38%      9.38% # number of syscalls executed
system.cpu5.kern.syscall::6                         3      9.38%     18.75% # number of syscalls executed
system.cpu5.kern.syscall::17                        1      3.12%     21.88% # number of syscalls executed
system.cpu5.kern.syscall::23                        1      3.12%     25.00% # number of syscalls executed
system.cpu5.kern.syscall::24                        1      3.12%     28.12% # number of syscalls executed
system.cpu5.kern.syscall::33                        1      3.12%     31.25% # number of syscalls executed
system.cpu5.kern.syscall::45                        5     15.62%     46.88% # number of syscalls executed
system.cpu5.kern.syscall::47                        1      3.12%     50.00% # number of syscalls executed
system.cpu5.kern.syscall::60                        2      6.25%     56.25% # number of syscalls executed
system.cpu5.kern.syscall::71                        9     28.12%     84.38% # number of syscalls executed
system.cpu5.kern.syscall::74                        3      9.38%     93.75% # number of syscalls executed
system.cpu5.kern.syscall::132                       1      3.12%     96.88% # number of syscalls executed
system.cpu5.kern.syscall::136                       1      3.12%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                    32                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    7      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   98      0.14%      0.15% # number of callpals executed
system.cpu5.kern.callpal::tbi                       2      0.00%      0.15% # number of callpals executed
system.cpu5.kern.callpal::swpipl                58687     81.54%     81.69% # number of callpals executed
system.cpu5.kern.callpal::rdps                   8614     11.97%     93.65% # number of callpals executed
system.cpu5.kern.callpal::wrusp                     1      0.00%     93.65% # number of callpals executed
system.cpu5.kern.callpal::rti                    4518      6.28%     99.93% # number of callpals executed
system.cpu5.kern.callpal::callsys                  37      0.05%     99.98% # number of callpals executed
system.cpu5.kern.callpal::imb                      12      0.02%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 71976                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             4616                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                116                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                116                      
system.cpu5.kern.mode_good::user                  116                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.025130                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.049028                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        2801519500     95.52%     95.52% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           131417000      4.48%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      98                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements            59970                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          431.750541                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1439053                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            59970                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            23.996215                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.002936                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   431.747605                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000006                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.843257                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.843263                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          5566340                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         5566340                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1720038                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1720038                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       920608                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        920608                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        10895                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        10895                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        14039                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        14039                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2640646                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2640646                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2640646                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2640646                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        65410                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        65410                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         8092                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         8092                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         4724                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         4724                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1355                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1355                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        73502                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         73502                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        73502                       # number of overall misses
system.cpu5.dcache.overall_misses::total        73502                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1785448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1785448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       928700                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       928700                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        15619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        15619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15394                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15394                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2714148                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2714148                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2714148                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2714148                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.036635                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.036635                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.008713                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.008713                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.302452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.302452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.088021                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.088021                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.027081                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.027081                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.027081                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.027081                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        14574                       # number of writebacks
system.cpu5.dcache.writebacks::total            14574                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements            38152                       # number of replacements
system.cpu5.icache.tags.tagsinuse          511.999973                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            4140972                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            38152                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           108.538792                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     0.045052                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   511.954921                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.000088                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.999912                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         16812876                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        16812876                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      8349192                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        8349192                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      8349192                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         8349192                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      8349192                       # number of overall hits
system.cpu5.icache.overall_hits::total        8349192                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        38164                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        38164                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        38164                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         38164                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        38164                       # number of overall misses
system.cpu5.icache.overall_misses::total        38164                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      8387356                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      8387356                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      8387356                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      8387356                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      8387356                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      8387356                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.004550                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004550                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.004550                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004550                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.004550                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004550                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks        38152                       # number of writebacks
system.cpu5.icache.writebacks::total            38152                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    4398                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     75505                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   17426     26.05%     26.05% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   4303      6.43%     32.49% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     96      0.14%     32.63% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  45062     67.37%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               66887                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    17426     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    4303     10.99%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      96      0.25%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   17330     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                39155                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            4200367286000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               15792000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             2247407000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        4202841332000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.384581                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.585390                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu6.kern.callpal::swpipl                58089     81.69%     81.71% # number of callpals executed
system.cpu6.kern.callpal::rdps                   8606     12.10%     93.81% # number of callpals executed
system.cpu6.kern.callpal::rti                    4399      6.19%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 71106                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             4411                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            30376                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          430.341400                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1353732                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            30376                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            44.565841                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   430.341400                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.840511                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.840511                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          5059903                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         5059903                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1592975                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1592975                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       838355                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        838355                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        12824                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12824                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        12191                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        12191                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2431330                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2431330                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2431330                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2431330                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        43632                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        43632                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         4185                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         4185                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         1022                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1022                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         1399                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1399                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        47817                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         47817                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        47817                       # number of overall misses
system.cpu6.dcache.overall_misses::total        47817                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1636607                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1636607                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       842540                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       842540                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        13846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        13846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        13590                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        13590                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2479147                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2479147                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2479147                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2479147                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026660                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026660                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004967                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004967                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.073812                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.073812                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.102943                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.102943                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019288                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019288                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019288                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019288                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         4100                       # number of writebacks
system.cpu6.dcache.writebacks::total             4100                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            30036                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            3637994                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            30036                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           121.121121                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         15323642                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        15323642                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      7616767                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        7616767                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      7616767                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         7616767                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      7616767                       # number of overall hits
system.cpu6.icache.overall_hits::total        7616767                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        30036                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        30036                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        30036                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         30036                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        30036                       # number of overall misses
system.cpu6.icache.overall_misses::total        30036                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      7646803                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      7646803                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      7646803                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      7646803                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      7646803                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      7646803                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003928                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003928                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003928                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003928                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003928                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003928                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        30036                       # number of writebacks
system.cpu6.icache.writebacks::total            30036                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    4399                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     76047                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                   17527     25.99%     25.99% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   4303      6.38%     32.37% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    192      0.28%     32.66% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  45407     67.34%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               67429                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                    17527     44.32%     44.32% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    4303     10.88%     55.20% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     192      0.49%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                   17527     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                39549                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            4200361256500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               18720000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             2250464000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        4202841287500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.385998                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.586528                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu7.kern.callpal::swpipl                58631     81.83%     81.85% # number of callpals executed
system.cpu7.kern.callpal::rdps                   8606     12.01%     93.86% # number of callpals executed
system.cpu7.kern.callpal::rti                    4399      6.14%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 71648                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             4411                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements            34457                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          478.579314                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1413612                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            34457                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            41.025394                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     2.274258                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   476.305056                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.004442                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.930283                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.934725                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          5139147                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         5139147                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1615960                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1615960                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       849250                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        849250                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        12724                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        12724                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        12259                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        12259                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2465210                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2465210                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2465210                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2465210                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        46864                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        46864                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         4812                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4812                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         1157                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1157                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1427                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1427                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        51676                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         51676                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        51676                       # number of overall misses
system.cpu7.dcache.overall_misses::total        51676                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1662824                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1662824                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       854062                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       854062                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        13881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        13881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        13686                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        13686                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2516886                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2516886                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2516886                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2516886                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.028183                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028183                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005634                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005634                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.083351                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.083351                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.104267                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.104267                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.020532                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.020532                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.020532                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.020532                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4459                       # number of writebacks
system.cpu7.dcache.writebacks::total             4459                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            30994                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            3672852                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            30994                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           118.502033                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    78.323837                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   428.676163                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.152976                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.837258                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         15606208                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        15606208                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      7756613                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        7756613                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      7756613                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         7756613                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      7756613                       # number of overall hits
system.cpu7.icache.overall_hits::total        7756613                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        30994                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        30994                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        30994                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         30994                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        30994                       # number of overall misses
system.cpu7.icache.overall_misses::total        30994                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      7787607                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      7787607                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      7787607                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      7787607                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      7787607                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      7787607                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003980                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003980                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003980                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003980                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003980                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003980                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        30994                       # number of writebacks
system.cpu7.icache.writebacks::total            30994                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24010752                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2962                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7056                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7056                       # Transaction distribution
system.iobus.trans_dist::WriteReq              418985                       # Transaction distribution
system.iobus.trans_dist::WriteResp             418985                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        74586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2950                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3740                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        99864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  852082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       298344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4058                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1870                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       316584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24338448                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               376109                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376109                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384981                       # Number of tag accesses
system.iocache.tags.data_accesses             3384981                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          941                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              941                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       375168                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       375168                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          941                       # number of demand (read+write) misses
system.iocache.demand_misses::total               941                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          941                       # number of overall misses
system.iocache.overall_misses::total              941                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          941                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            941                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          941                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             941                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          941                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            941                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375184                       # number of writebacks
system.iocache.writebacks::total               375184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  34779790                       # number of replacements
system.l2.tags.tagsinuse                  3959.413494                       # Cycle average of tags in use
system.l2.tags.total_refs                   114754366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  34779790                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.299455                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1548.711182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.047452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.000017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.046400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.000105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     5.086693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     1.227306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.890463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     1.754516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   128.645545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2258.180485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     0.595141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.913230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     0.659679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     0.803557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     2.244168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     5.725133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     0.275316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     0.541377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     1.758508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     1.307219                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.378103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.031408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.551314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.001398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966654                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2632                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991943                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1615447195                       # Number of tag accesses
system.l2.tags.data_accesses               1615447195                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     81523032                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         81523032                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2515313                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2515313                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          829                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  897                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          517                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          436                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                987                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data     19131722                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data         2302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          845                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              19137123                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        27041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        29572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      2759188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        32298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst        39234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst        34624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst        29111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst        25895                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2976963                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        21926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        29263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data     39820496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        25036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data        32670                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data        36318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data        24705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data        28780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          40019194                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        27041                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        23171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        29572                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29377                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      2759188                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data     58952218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        32298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        25203                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst        39234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        34972                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst        34624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        37005                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst        29111                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        25550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst        25895                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        28821                       # number of demand (read+write) hits
system.l2.demand_hits::total                 62133280                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        27041                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        23171                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        29572                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29377                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      2759188                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data     58952218                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        32298                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        25203                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst        39234                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        34972                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst        34624                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        37005                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst        29111                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        25550                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst        25895                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        28821                       # number of overall hits
system.l2.overall_hits::total                62133280                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         7835                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         2006                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          978                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2011                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         2188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         2144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         2090                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         2462                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              21714                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1807                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         1024                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          533                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         1033                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data         1125                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          591                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data         1119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data         1080                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8312                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         4003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data     23510535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         2223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         4185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         4270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data          405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         1307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            23528800                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        17218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       260960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         6229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst         3540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst          925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst         5099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           299439                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         7043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         6533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data     10795609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         4488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data        10867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data        14981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data         4800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10847832                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        17218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11046                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3071                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8405                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       260960                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data     34306144                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2397                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6711                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         6229                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        15052                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         3540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        19251                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst          925                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         3916                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         5099                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         6107                       # number of demand (read+write) misses
system.l2.demand_misses::total               34676071                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        17218                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11046                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3071                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8405                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       260960                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data     34306144                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2397                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6711                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         6229                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        15052                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         3540                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        19251                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst          925                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         3916                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         5099                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         6107                       # number of overall misses
system.l2.overall_misses::total              34676071                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     81523032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     81523032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2515313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2515313                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         7849                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1807                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2019                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         2195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         2160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         2095                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         2473                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            22611                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1825                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         1027                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         1050                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         1037                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data         1129                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data         1027                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data         1120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data         1084                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9299                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         5248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data     42642257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         2390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         6487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data         4957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         1250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data         1348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          42665923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        44259                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        32643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      3020148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        34695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst        45463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst        38164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst        30036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst        30994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3276402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        28969                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        35796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data     50616105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data        29524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data        43537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data        51299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data        28216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data        33580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      50867026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        44259                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        34217                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        32643                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        37782                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      3020148                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data     93258362                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        34695                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        31914                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst        45463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        50024                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst        38164                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        56256                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst        30036                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        29466                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst        30994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        34928                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96809351                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        44259                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        34217                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        32643                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        37782                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      3020148                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data     93258362                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        34695                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        31914                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst        45463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        50024                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst        38164                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        56256                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst        30036                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        29466                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst        30994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        34928                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96809351                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998216                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.996523                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.541229                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.996038                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.996811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.992593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.997613                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.995552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.960329                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.990137                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.997079                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.507619                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.996143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.996457                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.575463                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.999107                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.996310                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.893860                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.762767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.942598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.551344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.930126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.645136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.861408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.324000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.969585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.551466                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.389028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.094078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.086406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.069088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.137013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.092758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.030796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.164516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.091393                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.243122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.182506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.213284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.152012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.249604                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.292033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.124433                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.142942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.213259                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.389028                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.322822                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.094078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.222460                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.086406                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.367861                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.069088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.210284                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.137013                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.300896                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.092758                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.342203                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.030796                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.132899                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.164516                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.174845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.358189                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.389028                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.322822                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.094078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.222460                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.086406                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.367861                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.069088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.210284                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.137013                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.300896                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.092758                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.342203                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.030796                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.132899                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.164516                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.174845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.358189                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             26637777                       # number of writebacks
system.l2.writebacks::total                  26637777                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                6115                       # Transaction distribution
system.membus.trans_dist::ReadResp           11154327                       # Transaction distribution
system.membus.trans_dist::WriteReq              43817                       # Transaction distribution
system.membus.trans_dist::WriteResp             43817                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     27012961                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7781882                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            27285                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11490                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           33729                       # Transaction distribution
system.membus.trans_dist::ReadExReq          23531776                       # Transaction distribution
system.membus.trans_dist::ReadExResp         23525097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11148212                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        375168                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       375168                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1127449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1127449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        99864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    103843531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    103943395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              105070844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       316584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3923849280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   3924165864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3948237864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          69939629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                69939629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            69939629                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             2340828                       # DTB read hits
system.switch_cpus0.dtb.read_misses                85                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11769                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            1259650                       # DTB write hits
system.switch_cpus0.dtb.write_misses               14                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           6827                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             3600478                       # DTB hits
system.switch_cpus0.dtb.data_misses                99                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           18596                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1099881                       # ITB hits
system.switch_cpus0.itb.fetch_misses               93                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1099974                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              8405283089                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           10547221                       # Number of instructions committed
system.switch_cpus0.committedOps             10547221                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     10145516                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          1335                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             486079                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       778512                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            10145516                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 1335                       # number of float instructions
system.switch_cpus0.num_int_register_reads     13851348                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      7975299                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          659                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          646                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              3605995                       # number of memory refs
system.switch_cpus0.num_load_insts            2341839                       # Number of load instructions
system.switch_cpus0.num_store_insts           1264156                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      8394740069.471414                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      10543019.528586                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001254                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998746                       # Percentage of idle cycles
system.switch_cpus0.Branches                  1454711                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        47404      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          6421915     60.89%     61.34% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           39839      0.38%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             68      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2405242     22.80%     84.52% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        1273074     12.07%     96.59% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        359785      3.41%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          10547327                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits             1696877                       # DTB read hits
system.switch_cpus1.dtb.read_misses               329                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1834                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             884854                       # DTB write hits
system.switch_cpus1.dtb.write_misses               35                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            874                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             2581731                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2708                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             929008                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         929133                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              8405687152                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            7908539                       # Number of instructions committed
system.switch_cpus1.committedOps              7908539                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      7601607                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1043                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             316362                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       607063                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             7601607                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1043                       # number of float instructions
system.switch_cpus1.num_int_register_reads     10459105                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      6035625                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          516                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          529                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs              2587326                       # number of memory refs
system.switch_cpus1.num_load_insts            1697821                       # Number of load instructions
system.switch_cpus1.num_store_insts            889505                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8397782121.860110                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      7905030.139890                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000940                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999060                       # Percentage of idle cycles
system.switch_cpus1.Branches                  1076157                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        44504      0.56%      0.56% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          4903222     62.00%     62.56% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           30585      0.39%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             56      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         1727073     21.84%     84.78% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         889539     11.25%     96.03% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        313942      3.97%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           7908924                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          2037245681                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1463235                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      2022002895                       # DTB read accesses
system.switch_cpus2.dtb.write_hits         1173986480                       # DTB write hits
system.switch_cpus2.dtb.write_misses           315114                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses     1131799777                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          3211232161                       # DTB hits
system.switch_cpus2.dtb.data_misses           1778349                       # DTB misses
system.switch_cpus2.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      3153802672                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         8247261385                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2503                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     8247263888                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              8405691903                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         8385202488                       # Number of instructions committed
system.switch_cpus2.committedOps           8385202488                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   7916306067                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     337729753                       # Number of float alu accesses
system.switch_cpus2.num_func_calls          136354161                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts   1100755728                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          7916306067                       # number of integer instructions
system.switch_cpus2.num_fp_insts            337729753                       # number of float instructions
system.switch_cpus2.num_int_register_reads  11163564509                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   5500096307                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    418316353                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    216514208                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           3217931705                       # number of memory refs
system.switch_cpus2.num_load_insts         2043623592                       # Number of load instructions
system.switch_cpus2.num_store_insts        1174308113                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      18297378.078800                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      8387394524.921200                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.997823                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.002177                       # Percentage of idle cycles
system.switch_cpus2.Branches               1293980718                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    195392472      2.33%      2.33% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       4608689052     54.95%     57.28% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        58913242      0.70%     57.98% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      190510571      2.27%     60.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       47040492      0.56%     60.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            190      0.00%     60.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      24039997      0.29%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1515316      0.02%     61.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       1183215      0.01%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2061501729     24.58%     85.71% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite     1174348728     14.00%     99.72% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      23845844      0.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        8386980848                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits             1700296                       # DTB read hits
system.switch_cpus3.dtb.read_misses                93                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             812                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             888592                       # DTB write hits
system.switch_cpus3.dtb.write_misses               20                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            720                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             2588888                       # DTB hits
system.switch_cpus3.dtb.data_misses               113                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            1532                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             921696                       # ITB hits
system.switch_cpus3.itb.fetch_misses               60                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         921756                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              8405687184                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            7900669                       # Number of instructions committed
system.switch_cpus3.committedOps              7900669                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      7594124                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          2248                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             317086                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts       603716                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             7594124                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 2248                       # number of float instructions
system.switch_cpus3.num_int_register_reads     10453806                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      6027039                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         1149                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         1124                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs              2594641                       # number of memory refs
system.switch_cpus3.num_load_insts            1701195                       # Number of load instructions
system.switch_cpus3.num_store_insts            893446                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      8397790358.228734                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      7896825.771266                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000939                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999061                       # Percentage of idle cycles
system.switch_cpus3.Branches                  1074042                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass        43903      0.56%      0.56% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          4890945     61.90%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           30665      0.39%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            107      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt             21      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              7      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         1730053     21.90%     84.75% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         893475     11.31%     96.06% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        311617      3.94%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           7900793                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits             1886155                       # DTB read hits
system.switch_cpus4.dtb.read_misses              1938                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses          111458                       # DTB read accesses
system.switch_cpus4.dtb.write_hits            1000630                       # DTB write hits
system.switch_cpus4.dtb.write_misses              164                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          51540                       # DTB write accesses
system.switch_cpus4.dtb.data_hits             2886785                       # DTB hits
system.switch_cpus4.dtb.data_misses              2102                       # DTB misses
system.switch_cpus4.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus4.dtb.data_accesses          162998                       # DTB accesses
system.switch_cpus4.itb.fetch_hits            1491548                       # ITB hits
system.switch_cpus4.itb.fetch_misses             1039                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses        1492587                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              8405687062                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts            8895442                       # Number of instructions committed
system.switch_cpus4.committedOps              8895442                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses      8549374                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses         10986                       # Number of float alu accesses
system.switch_cpus4.num_func_calls             340649                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts       721020                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts             8549374                       # number of integer instructions
system.switch_cpus4.num_fp_insts                10986                       # number of float instructions
system.switch_cpus4.num_int_register_reads     11770679                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes      6739002                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         6792                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         6694                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs              2895475                       # number of memory refs
system.switch_cpus4.num_load_insts            1889740                       # Number of load instructions
system.switch_cpus4.num_store_insts           1005735                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      8396792434.866507                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      8894627.133494                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001058                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998942                       # Percentage of idle cycles
system.switch_cpus4.Branches                  1222246                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        67405      0.76%      0.76% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu          5524269     62.09%     62.85% # Class of executed instruction
system.switch_cpus4.op_class::IntMult           31606      0.36%     63.20% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     63.20% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           2701      0.03%     63.23% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     63.23% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     63.23% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     63.23% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            517      0.01%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::MemRead         1922990     21.61%     84.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite        1005854     11.30%     96.15% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        342212      3.85%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total           8897554                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits             1800210                       # DTB read hits
system.switch_cpus5.dtb.read_misses               836                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses           59116                       # DTB read accesses
system.switch_cpus5.dtb.write_hits             948531                       # DTB write hits
system.switch_cpus5.dtb.write_misses               76                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses          25966                       # DTB write accesses
system.switch_cpus5.dtb.data_hits             2748741                       # DTB hits
system.switch_cpus5.dtb.data_misses               912                       # DTB misses
system.switch_cpus5.dtb.data_acv                    8                       # DTB access violations
system.switch_cpus5.dtb.data_accesses           85082                       # DTB accesses
system.switch_cpus5.itb.fetch_hits            1182150                       # ITB hits
system.switch_cpus5.itb.fetch_misses              316                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses        1182466                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              8405687063                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts            8386436                       # Number of instructions committed
system.switch_cpus5.committedOps              8386436                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses      8061868                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses         10334                       # Number of float alu accesses
system.switch_cpus5.num_func_calls             326786                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts       662385                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts             8061868                       # number of integer instructions
system.switch_cpus5.num_fp_insts                10334                       # number of float instructions
system.switch_cpus5.num_int_register_reads     11108464                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes      6370364                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads         6602                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes         6564                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs              2755218                       # number of memory refs
system.switch_cpus5.num_load_insts            1801903                       # Number of load instructions
system.switch_cpus5.num_store_insts            953315                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      8397303382.689173                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      8383680.310827                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000997                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999003                       # Percentage of idle cycles
system.switch_cpus5.Branches                  1145669                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass        51958      0.62%      0.62% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu          5190553     61.89%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::IntMult           31538      0.38%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd           3007      0.04%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv            581      0.01%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::MemRead         1833442     21.86%     84.78% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite         953398     11.37%     96.15% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        322879      3.85%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total           8387356                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits             1650393                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits             860747                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits             2511140                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             905226                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         905226                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              8405687062                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts            7646803                       # Number of instructions committed
system.switch_cpus6.committedOps              7646803                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses      7346828                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus6.num_func_calls             309470                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts       578105                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts             7346828                       # number of integer instructions
system.switch_cpus6.num_fp_insts                  804                       # number of float instructions
system.switch_cpus6.num_int_register_reads     10108157                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes      5837287                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs              2515635                       # number of memory refs
system.switch_cpus6.num_load_insts            1650453                       # Number of load instructions
system.switch_cpus6.num_store_insts            865182                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      8398044285.685994                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      7642776.314006                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000909                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999091                       # Percentage of idle cycles
system.switch_cpus6.Branches                  1037878                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass        41579      0.54%      0.54% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu          4724286     61.78%     62.32% # Class of executed instruction
system.switch_cpus6.op_class::IntMult           29854      0.39%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd             24      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::MemRead         1678602     21.95%     84.67% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite         865199     11.31%     95.98% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess        307259      4.02%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total           7646803                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits             1676645                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits             872284                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits             2548929                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits             910104                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses         910104                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              8405686974                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts            7787607                       # Number of instructions committed
system.switch_cpus7.committedOps              7787607                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses      7484438                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             314434                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts       591567                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts             7484438                       # number of integer instructions
system.switch_cpus7.num_fp_insts                  804                       # number of float instructions
system.switch_cpus7.num_int_register_reads     10304105                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes      5947911                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs              2553424                       # number of memory refs
system.switch_cpus7.num_load_insts            1676705                       # Number of load instructions
system.switch_cpus7.num_store_insts            876719                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      8397903387.926425                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      7783586.073575                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000926                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999074                       # Percentage of idle cycles
system.switch_cpus7.Branches                  1058403                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass        41642      0.53%      0.53% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu          4824145     61.95%     62.48% # Class of executed instruction
system.switch_cpus7.op_class::IntMult           30290      0.39%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd             24      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::MemRead         1705223     21.90%     84.77% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite         876856     11.26%     96.03% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        309427      3.97%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total           7787607                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    193818579                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     95719626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2716953                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         387159                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       158823                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       228336                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               6115                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          54283768                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             43817                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            43817                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     81523032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2515313                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11367821                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24479                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12477                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         42672602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        42672602                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3276407                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     51001246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        98504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       144022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       128769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      8517152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    279396527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        71715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       132655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       101378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       177747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        81850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       194884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        60522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       114084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        70286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       123637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             289480452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3471680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3753219                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2180928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3776276                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    351808256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side  11183537045                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2369280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      3873252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      3578240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      5319224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      2795904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      5833136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      1951104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      3288760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      2514688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      3535992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11583586984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        35532594                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        229400519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059198                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.567122                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              225960277     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 794599      0.35%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 601843      0.26%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 414219      0.18%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 217629      0.09%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 147482      0.06%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 164603      0.07%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::7                1055386      0.46%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  44481      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          229400519                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.842026                       # Number of seconds simulated
sim_ticks                                1842026212500                       # Number of ticks simulated
final_tick                               8308622106500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3353637                       # Simulator instruction rate (inst/s)
host_op_rate                                  3353637                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              185073696                       # Simulator tick rate (ticks/s)
host_mem_usage                                 793508                       # Number of bytes of host memory used
host_seconds                                  9952.93                       # Real time elapsed on the host
sim_insts                                 33378525262                       # Number of instructions simulated
sim_ops                                   33378525262                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      8342272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data   1150147840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      5373120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data   1173214912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     11649536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data   1345659136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      7439744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data   1195479488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst      6549632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data   1155303808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst      5599808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data   1182030080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst      5131840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data   1153890688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst      4996992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data   1165049600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         9575858496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      8342272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      5373120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     11649536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      7439744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst      6549632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst      5599808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst      5131840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst      4996992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      55082944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   2161200128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2161200128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       130348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data     17971060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        83955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data     18331483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       182024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data     21025924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       116246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data     18679367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst       102338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data     18051622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst        87497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data     18469220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        80185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data     18029542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst        78078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data     18203900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           149622789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      33768752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           33768752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4528856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    624392765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2916962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    636915427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      6324305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    730532023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      4038891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    649002430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      3555667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    627191839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      3040026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    641701009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      2785976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data    626424684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      2712769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data    632482639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5198546270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4528856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2916962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      6324305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      4038891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      3555667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      3040026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      2785976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      2712769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29903453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1173273276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1173273276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1173273276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4528856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    624392765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2916962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    636915427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      6324305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    730532023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      4038891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    649002430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      3555667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    627191839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      3040026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    641701009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      2785976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data    626424684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      2712769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data    632482639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6371819545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     854                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   5346634                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   10848     26.26%     26.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     80      0.19%     26.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1887      4.57%     31.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    464      1.12%     32.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  28027     67.85%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               41306                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    10848     45.83%     45.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      80      0.34%     46.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1887      7.97%     54.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     464      1.96%     56.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   10392     43.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                23671                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1839226507000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6000000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               92463000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               55268500      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2645987500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1842026226000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.370785                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.573064                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::71                        1     25.00%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     50.00%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        1     25.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     4                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  420      0.87%      0.87% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  860      1.79%      2.66% # number of callpals executed
system.cpu0.kern.callpal::swpipl                35595     73.97%     76.63% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3781      7.86%     84.49% # number of callpals executed
system.cpu0.kern.callpal::rti                    3280      6.82%     91.30% # number of callpals executed
system.cpu0.kern.callpal::callsys                 848      1.76%     93.07% # number of callpals executed
system.cpu0.kern.callpal::rdunique               3337      6.93%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 48121                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4140                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2342                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2342                      
system.cpu0.kern.mode_good::user                 2342                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.565700                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.722616                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      4588874401000     75.92%     75.92% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        1455659249500     24.08%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     860                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         24580944                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.065171                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1097310825                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         24580944                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            44.640711                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   508.065171                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.992315                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992315                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2266364959                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2266364959                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    749637229                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      749637229                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    346489234                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     346489234                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        15957                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        15957                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        18546                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        18546                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   1096126463                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1096126463                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   1096126463                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1096126463                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     22475010                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22475010                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      2198358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2198358                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         8891                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8891                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         5767                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5767                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     24673368                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24673368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     24673368                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24673368                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    772112239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    772112239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    348687592                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    348687592                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        24848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        24848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        24313                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        24313                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   1120799831                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1120799831                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   1120799831                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1120799831                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029108                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029108                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006305                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006305                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.357816                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.357816                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.237198                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.237198                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022014                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022014                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022014                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022014                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      6588067                       # number of writebacks
system.cpu0.dcache.writebacks::total          6588067                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          7449590                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2810440534                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          7449590                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           377.261102                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       5843528524                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      5843528524                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   2910589877                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2910589877                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   2910589877                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2910589877                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   2910589877                       # number of overall hits
system.cpu0.icache.overall_hits::total     2910589877                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      7449590                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      7449590                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      7449590                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       7449590                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      7449590                       # number of overall misses
system.cpu0.icache.overall_misses::total      7449590                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   2918039467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2918039467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   2918039467                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2918039467                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   2918039467                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2918039467                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002553                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002553                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002553                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002553                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002553                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002553                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      7449590                       # number of writebacks
system.cpu0.icache.writebacks::total          7449590                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     741                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  10536418                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   10385     28.74%     28.74% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1887      5.22%     33.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    461      1.28%     35.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  23398     64.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               36131                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    10385     45.82%     45.82% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1887      8.33%     54.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     461      2.03%     56.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    9930     43.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                22663                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1839969424500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               92463000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               54621000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1886030000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1842002538500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.424395                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.627245                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::wripir                  224      0.52%      0.52% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  860      2.01%      2.53% # number of callpals executed
system.cpu1.kern.callpal::swpipl                30563     71.30%     73.83% # number of callpals executed
system.cpu1.kern.callpal::rdps                   3781      8.82%     82.65% # number of callpals executed
system.cpu1.kern.callpal::rti                    3221      7.51%     90.17% # number of callpals executed
system.cpu1.kern.callpal::callsys                 869      2.03%     92.19% # number of callpals executed
system.cpu1.kern.callpal::rdunique               3346      7.81%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 42864                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2911                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2479                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1170                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2895                      
system.cpu1.kern.mode_good::user                 2479                      
system.cpu1.kern.mode_good::idle                  416                      
system.cpu1.kern.mode_switch_good::kernel     0.994504                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.355556                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.882622                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2129534000      0.09%      0.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        1564179385000     69.16%     69.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        695395686000     30.75%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     860                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         28081060                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          507.496958                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1143994765                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         28081060                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            40.739016                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.075508                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   507.421450                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000147                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.991058                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991205                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2370076734                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2370076734                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    781890790                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      781890790                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    360930897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     360930897                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        11142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        11142                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        12365                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12365                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   1142821687                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1142821687                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   1142821687                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1142821687                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     25927791                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     25927791                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      2194670                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2194670                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         6638                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6638                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         4956                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4956                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     28122461                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      28122461                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     28122461                       # number of overall misses
system.cpu1.dcache.overall_misses::total     28122461                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    807818581                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    807818581                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    363125567                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    363125567                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17321                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17321                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   1170944148                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1170944148                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   1170944148                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1170944148                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.032096                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032096                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006044                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.373341                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.373341                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.286127                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.286127                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.024017                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024017                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.024017                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024017                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      7360414                       # number of writebacks
system.cpu1.dcache.writebacks::total          7360414                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          7960690                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2977579972                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          7960690                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           374.035413                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.957941                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.042059                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.001871                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.998129                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       6274795610                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      6274795610                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   3125456770                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     3125456770                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   3125456770                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      3125456770                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   3125456770                       # number of overall hits
system.cpu1.icache.overall_hits::total     3125456770                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      7960690                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      7960690                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      7960690                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       7960690                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      7960690                       # number of overall misses
system.cpu1.icache.overall_misses::total      7960690                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   3133417460                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   3133417460                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   3133417460                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   3133417460                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   3133417460                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   3133417460                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002541                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002541                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002541                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002541                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002541                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002541                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      7960690                       # number of writebacks
system.cpu1.icache.writebacks::total          7960690                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     559                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   7765297                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  108809     46.41%     46.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.00%     46.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1887      0.80%     47.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    426      0.18%     47.39% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 123350     52.61%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              234476                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   108809     49.57%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.00%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1887      0.86%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     426      0.19%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  108393     49.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               219519                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1835088838500     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               92463000      0.01%     99.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               48396500      0.00%     99.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             6796133500      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1842026117500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.878743                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.936211                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         2      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::4                        82      0.11%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.00%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::45                        4      0.01%      0.13% # number of syscalls executed
system.cpu2.kern.syscall::71                        5      0.01%      0.13% # number of syscalls executed
system.cpu2.kern.syscall::256                   23920     33.29%     33.42% # number of syscalls executed
system.cpu2.kern.syscall::257                   47840     66.58%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 71855                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 1114      0.35%      0.35% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  898      0.28%      0.63% # number of callpals executed
system.cpu2.kern.callpal::swpipl               144270     44.89%     45.52% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3835      1.19%     46.71% # number of callpals executed
system.cpu2.kern.callpal::rti                   87889     27.35%     74.06% # number of callpals executed
system.cpu2.kern.callpal::callsys               73632     22.91%     96.97% # number of callpals executed
system.cpu2.kern.callpal::rdunique               9744      3.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                321382                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            88787                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              87308                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              87308                      
system.cpu2.kern.mode_good::user                87308                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.983342                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.991601                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      152490837000      8.28%      8.28% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        1689535280500     91.72%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     898                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         26909915                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.985351                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1306128041                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         26909915                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            48.537056                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.985351                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998018                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998018                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       2692897614                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      2692897614                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    865299051                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      865299051                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    440431126                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     440431126                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       116515                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       116515                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       127974                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       127974                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   1305730177                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1305730177                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   1305730177                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1305730177                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     21957723                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     21957723                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      5005623                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5005623                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        21385                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        21385                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         9855                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         9855                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     26963346                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      26963346                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     26963346                       # number of overall misses
system.cpu2.dcache.overall_misses::total     26963346                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    887256774                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    887256774                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    445436749                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    445436749                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       137900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       137900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       137829                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       137829                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   1332693523                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1332693523                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   1332693523                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1332693523                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.024748                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024748                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.011238                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.011238                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.155076                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.155076                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.071502                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.071502                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.020232                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020232                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.020232                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020232                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      9382165                       # number of writebacks
system.cpu2.dcache.writebacks::total          9382165                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          8079190                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         3671281181                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          8079190                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           454.412036                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          234                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       6872752674                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      6872752674                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   3424257552                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     3424257552                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   3424257552                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      3424257552                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   3424257552                       # number of overall hits
system.cpu2.icache.overall_hits::total     3424257552                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      8079190                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      8079190                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      8079190                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       8079190                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      8079190                       # number of overall misses
system.cpu2.icache.overall_misses::total      8079190                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   3432336742                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   3432336742                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   3432336742                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   3432336742                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   3432336742                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   3432336742                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002354                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002354                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002354                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002354                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002354                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002354                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      8079190                       # number of writebacks
system.cpu2.icache.writebacks::total          8079190                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     674                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  10971245                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   11006     29.08%     29.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1887      4.99%     34.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    465      1.23%     35.29% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  24495     64.71%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               37853                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    11006     46.01%     46.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1887      7.89%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     465      1.94%     55.84% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   10563     44.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                23921                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1839812990000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               92463000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               56193500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2040795000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1842002441500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.431231                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.631945                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::wripir                  442      0.98%      0.98% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  894      1.98%      2.95% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      2.96% # number of callpals executed
system.cpu3.kern.callpal::swpipl                31893     70.52%     73.48% # number of callpals executed
system.cpu3.kern.callpal::rdps                   3779      8.36%     81.84% # number of callpals executed
system.cpu3.kern.callpal::rti                    3609      7.98%     89.82% # number of callpals executed
system.cpu3.kern.callpal::callsys                1250      2.76%     92.58% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     92.58% # number of callpals executed
system.cpu3.kern.callpal::rdunique               3354      7.42%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 45223                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4503                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               2932                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               2932                      
system.cpu3.kern.mode_good::user                 2932                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.651121                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.788702                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      4419560419000     73.23%     73.23% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        1615303500000     26.77%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     894                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         30213626                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.179359                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1179236138                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         30213626                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            39.029944                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   508.179359                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.992538                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.992538                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       2447131620                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      2447131620                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    804382048                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      804382048                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    373766268                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     373766268                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        13487                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13487                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        13781                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        13781                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   1178148316                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1178148316                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   1178148316                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1178148316                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     27897706                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     27897706                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      2355618                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2355618                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         6442                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6442                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         6079                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6079                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     30253324                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      30253324                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     30253324                       # number of overall misses
system.cpu3.dcache.overall_misses::total     30253324                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    832279754                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    832279754                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    376121886                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    376121886                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19860                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19860                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   1208401640                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1208401640                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   1208401640                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1208401640                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.033520                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.033520                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006263                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006263                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.323248                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.323248                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.306093                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.306093                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.025036                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.025036                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.025036                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.025036                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      8261230                       # number of writebacks
system.cpu3.dcache.writebacks::total          8261230                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          8216873                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         3104504078                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          8216873                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           377.820623                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.194881                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.805119                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000381                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999619                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       6480570811                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      6480570811                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   3227960096                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     3227960096                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   3227960096                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      3227960096                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   3227960096                       # number of overall hits
system.cpu3.icache.overall_hits::total     3227960096                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      8216873                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      8216873                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      8216873                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       8216873                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      8216873                       # number of overall misses
system.cpu3.icache.overall_misses::total      8216873                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   3236176969                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   3236176969                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   3236176969                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   3236176969                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   3236176969                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   3236176969                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.002539                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002539                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.002539                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002539                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.002539                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002539                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      8216873                       # number of writebacks
system.cpu3.icache.writebacks::total          8216873                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     842                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                   7916394                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   10974     29.12%     29.12% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   1887      5.01%     34.13% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    464      1.23%     35.36% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  24354     64.64%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               37679                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    10974     46.03%     46.03% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    1887      7.91%     53.94% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     464      1.95%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   10518     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                23843                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            1839617828000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               92463000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               55341000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             2236821500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        1842002453500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.431880                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.632793                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::wripir                  414      0.92%      0.92% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  860      1.91%      2.83% # number of callpals executed
system.cpu4.kern.callpal::swpipl                31733     70.58%     73.41% # number of callpals executed
system.cpu4.kern.callpal::rdps                   3777      8.40%     81.81% # number of callpals executed
system.cpu4.kern.callpal::rti                    3595      8.00%     89.81% # number of callpals executed
system.cpu4.kern.callpal::callsys                1243      2.76%     92.57% # number of callpals executed
system.cpu4.kern.callpal::rdunique               3340      7.43%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 44962                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             4455                       # number of protection mode switches
system.cpu4.kern.mode_switch::user               2747                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel               2747                      
system.cpu4.kern.mode_good::user                 2747                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.616611                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.762844                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      4578904550500     75.78%     75.78% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        1463685157500     24.22%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     860                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements         24281583                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          506.702515                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs         1085970200                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         24281583                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            44.724028                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   506.702515                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.989653                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.989653                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses       2242693773                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses      2242693773                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data    743560194                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      743560194                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data    341260178                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     341260178                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        13543                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        13543                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        13426                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        13426                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data   1084820372                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total      1084820372                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data   1084820372                       # number of overall hits
system.cpu4.dcache.overall_hits::total     1084820372                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data     22186915                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     22186915                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data      2139587                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      2139587                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         6220                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         6220                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         5479                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         5479                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data     24326502                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      24326502                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data     24326502                       # number of overall misses
system.cpu4.dcache.overall_misses::total     24326502                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data    765747109                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    765747109                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data    343399765                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    343399765                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        18905                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        18905                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data   1109146874                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total   1109146874                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data   1109146874                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total   1109146874                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.028974                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.028974                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.006231                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.006231                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.314730                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.314730                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.289818                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.289818                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.021933                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.021933                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.021933                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.021933                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks      6816279                       # number of writebacks
system.cpu4.dcache.writebacks::total          6816279                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements          7280180                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         2781346223                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          7280180                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           382.043606                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       5874670724                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      5874670724                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst   2926415092                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     2926415092                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst   2926415092                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      2926415092                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst   2926415092                       # number of overall hits
system.cpu4.icache.overall_hits::total     2926415092                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst      7280180                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      7280180                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst      7280180                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       7280180                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst      7280180                       # number of overall misses
system.cpu4.icache.overall_misses::total      7280180                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst   2933695272                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   2933695272                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst   2933695272                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   2933695272                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst   2933695272                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   2933695272                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.002482                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.002482                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.002482                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.002482                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.002482                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.002482                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks      7280180                       # number of writebacks
system.cpu4.icache.writebacks::total          7280180                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     719                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                  10822533                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   10555     28.58%     28.58% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   1887      5.11%     33.69% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    465      1.26%     34.95% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  24028     65.05%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               36935                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    10555     45.88%     45.88% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    1887      8.20%     54.08% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     465      2.02%     56.11% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   10098     43.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                23005                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            1839743917000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               92463000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               55458500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             2110572500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        1842002411000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.420260                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.622851                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::wripir                  412      0.94%      0.94% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  860      1.96%      2.90% # number of callpals executed
system.cpu5.kern.callpal::swpipl                31396     71.68%     74.59% # number of callpals executed
system.cpu5.kern.callpal::rdps                   3779      8.63%     83.21% # number of callpals executed
system.cpu5.kern.callpal::rti                    3187      7.28%     90.49% # number of callpals executed
system.cpu5.kern.callpal::callsys                 835      1.91%     92.40% # number of callpals executed
system.cpu5.kern.callpal::rdunique               3330      7.60%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 43799                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             4047                       # number of protection mode switches
system.cpu5.kern.mode_switch::user               2466                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel               2466                      
system.cpu5.kern.mode_good::user                 2466                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.609340                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.757255                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      4457087066500     73.77%     73.77% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        1585190569500     26.23%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     860                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements         29117807                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          507.166045                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs         1152129881                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         29117807                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            39.567880                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   507.166045                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.990559                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.990559                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses       2389254565                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses      2389254565                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data    789441949                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      789441949                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data    361406504                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     361406504                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        12865                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        12865                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        12895                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        12895                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data   1150848453                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total      1150848453                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data   1150848453                       # number of overall hits
system.cpu5.dcache.overall_hits::total     1150848453                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data     27235058                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     27235058                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data      1927725                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      1927725                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         6149                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         6149                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         5651                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         5651                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data     29162783                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      29162783                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data     29162783                       # number of overall misses
system.cpu5.dcache.overall_misses::total     29162783                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data    816677007                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    816677007                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data    363334229                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    363334229                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18546                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18546                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data   1180011236                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total   1180011236                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data   1180011236                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total   1180011236                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.033349                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.033349                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005306                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005306                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.323393                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.323393                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.304702                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.304702                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.024714                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024714                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.024714                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024714                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks      8317498                       # number of writebacks
system.cpu5.dcache.writebacks::total          8317498                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements          7865764                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         3002406984                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs          7865764                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           381.705704                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       6359676790                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      6359676790                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst   3168039749                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     3168039749                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst   3168039749                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      3168039749                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst   3168039749                       # number of overall hits
system.cpu5.icache.overall_hits::total     3168039749                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst      7865764                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total      7865764                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst      7865764                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total       7865764                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst      7865764                       # number of overall misses
system.cpu5.icache.overall_misses::total      7865764                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst   3175905513                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   3175905513                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst   3175905513                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   3175905513                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst   3175905513                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   3175905513                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.002477                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002477                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.002477                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002477                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.002477                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002477                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks      7865764                       # number of writebacks
system.cpu5.icache.writebacks::total          7865764                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     838                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                   4931218                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   10562     28.65%     28.65% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   1887      5.12%     33.77% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                    464      1.26%     35.02% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  23955     64.98%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               36868                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    10562     45.88%     45.88% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    1887      8.20%     54.08% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                     464      2.02%     56.10% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   10106     43.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                23019                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            1839736650500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               92463000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               55346500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             2117908500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        1842002368500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.421874                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.624363                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::wripir                  415      0.95%      0.95% # number of callpals executed
system.cpu6.kern.callpal::swpctx                  860      1.97%      2.91% # number of callpals executed
system.cpu6.kern.callpal::swpipl                31330     71.62%     74.53% # number of callpals executed
system.cpu6.kern.callpal::rdps                   3780      8.64%     83.17% # number of callpals executed
system.cpu6.kern.callpal::rti                    3187      7.29%     90.46% # number of callpals executed
system.cpu6.kern.callpal::callsys                 835      1.91%     92.37% # number of callpals executed
system.cpu6.kern.callpal::rdunique               3340      7.63%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 43747                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             4047                       # number of protection mode switches
system.cpu6.kern.mode_switch::user               2346                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel               2346                      
system.cpu6.kern.mode_good::user                 2346                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.579689                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.733928                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      4576089242000     75.70%     75.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        1468809590500     24.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                     860                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements         24177531                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          505.814771                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs         1113166597                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         24177531                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            46.041368                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   505.814771                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.987919                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.987919                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses       2296777686                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses      2296777686                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data    758861180                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      758861180                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data    353162663                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     353162663                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        12756                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12756                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        12793                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        12793                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data   1112023843                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total      1112023843                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data   1112023843                       # number of overall hits
system.cpu6.dcache.overall_hits::total     1112023843                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data     22179766                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     22179766                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data      2040851                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      2040851                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         5808                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         5808                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         5292                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         5292                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data     24220617                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      24220617                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data     24220617                       # number of overall misses
system.cpu6.dcache.overall_misses::total     24220617                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data    781040946                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    781040946                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data    355203514                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    355203514                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18085                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18085                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data   1136244460                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total   1136244460                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data   1136244460                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total   1136244460                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.028398                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028398                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005746                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005746                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.312864                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.312864                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.292618                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.292618                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.021316                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.021316                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.021316                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.021316                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks      6425476                       # number of writebacks
system.cpu6.dcache.writebacks::total          6425476                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements          7619048                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         2764146648                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          7619048                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           362.794229                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       5894020014                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      5894020014                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst   2935581435                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     2935581435                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst   2935581435                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      2935581435                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst   2935581435                       # number of overall hits
system.cpu6.icache.overall_hits::total     2935581435                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst      7619048                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      7619048                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst      7619048                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       7619048                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst      7619048                       # number of overall misses
system.cpu6.icache.overall_misses::total      7619048                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst   2943200483                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   2943200483                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst   2943200483                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   2943200483                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst   2943200483                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   2943200483                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.002589                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002589                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.002589                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002589                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.002589                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002589                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks      7619048                       # number of writebacks
system.cpu6.icache.writebacks::total          7619048                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     763                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                   8489595                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                   10637     28.87%     28.87% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   1887      5.12%     33.99% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    511      1.39%     35.38% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  23812     64.62%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               36847                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                    10637     45.72%     45.72% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    1887      8.11%     53.83% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     511      2.20%     56.03% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                   10229     43.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                23264                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            1839918381500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               92463000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               56834000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             1934746000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        1842002424500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.429573                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.631368                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::wripir                  230      0.52%      0.52% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  861      1.95%      2.47% # number of callpals executed
system.cpu7.kern.callpal::tbi                       1      0.00%      2.48% # number of callpals executed
system.cpu7.kern.callpal::swpipl                31120     70.59%     73.06% # number of callpals executed
system.cpu7.kern.callpal::rdps                   3775      8.56%     81.63% # number of callpals executed
system.cpu7.kern.callpal::rti                    3376      7.66%     89.28% # number of callpals executed
system.cpu7.kern.callpal::callsys                1024      2.32%     91.61% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.00%     91.61% # number of callpals executed
system.cpu7.kern.callpal::rdunique               3700      8.39%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 44088                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             4237                       # number of protection mode switches
system.cpu7.kern.mode_switch::user               2612                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel               2612                      
system.cpu7.kern.mode_good::user                 2612                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.616474                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.762739                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      4503570470500     74.50%     74.50% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        1541282166000     25.50%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     861                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements         25153310                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          509.042876                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs         1143789282                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         25153310                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            45.472714                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.034044                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   509.008833                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000066                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.994158                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.994224                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses       2361096923                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses      2361096923                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data    781106835                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      781106835                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data    361541658                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     361541658                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        12141                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        12141                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        12573                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        12573                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data   1142648493                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total      1142648493                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data   1142648493                       # number of overall hits
system.cpu7.dcache.overall_hits::total     1142648493                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data     23323860                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     23323860                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data      1920814                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1920814                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         6595                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         6595                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         5722                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         5722                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data     25244674                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      25244674                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data     25244674                       # number of overall misses
system.cpu7.dcache.overall_misses::total     25244674                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data    804430695                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    804430695                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data    363462472                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    363462472                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18295                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18295                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data   1167893167                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total   1167893167                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data   1167893167                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total   1167893167                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.028994                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028994                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005285                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005285                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.351996                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.351996                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.312763                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.312763                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.021616                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021616                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.021616                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.021616                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks      6663607                       # number of writebacks
system.cpu7.dcache.writebacks::total          6663607                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements          7889468                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.828159                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs         2916602045                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          7889468                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           369.682981                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     6530309235000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     2.751795                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   509.076364                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.005375                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.994290                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       6183581011                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      6183581011                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst   3079956296                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total     3079956296                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst   3079956296                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total      3079956296                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst   3079956296                       # number of overall hits
system.cpu7.icache.overall_hits::total     3079956296                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst      7889473                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      7889473                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst      7889473                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       7889473                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst      7889473                       # number of overall misses
system.cpu7.icache.overall_misses::total      7889473                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst   3087845769                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total   3087845769                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst   3087845769                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total   3087845769                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst   3087845769                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total   3087845769                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.002555                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.002555                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.002555                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.002555                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.002555                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.002555                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks      7889468                       # number of writebacks
system.cpu7.icache.writebacks::total          7889468                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  524                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 524                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23087                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23087                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        45060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        46702                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   47222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       180240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          399                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       181689                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   198105                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                 169384013                       # number of replacements
system.l2.tags.tagsinuse                  4047.182524                       # Cycle average of tags in use
system.l2.tags.total_refs                   209466946                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 169384013                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.236639                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      936.686758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    16.967003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   305.396927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    16.357613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   316.859812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    22.336926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   597.250985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    20.483378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   418.580418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    22.298007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   311.966656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    18.946862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   366.673136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst    12.684848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   293.718538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    14.145783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   355.828873                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.228683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.074560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.077358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.005453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.145813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.005001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.102192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.005444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.076164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.004626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.089520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.003097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.071709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.003454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.086872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988082                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3740                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3970952304                       # Number of tag accesses
system.l2.tags.data_accesses               3970952304                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     59814736                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         59814736                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      5929507                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5929507                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         2767                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1033                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         2877                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1369                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          634                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data         1237                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data          597                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data         1892                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12406                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          417                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          228                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          417                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          223                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data          407                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          630                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data          217                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data          422                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2961                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data      1106262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data      1164446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      1172439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data      1229844                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data      1019272                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data       874787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data       972463                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data       859691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8399204                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      7319242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      7876735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      7897166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      8100627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst      7177842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst      7778267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst      7538863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst      7811395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           61500137                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      5507311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      8582967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      4711505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data     10297041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data      5218299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data      9776243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data      5177602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data      6087813                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          55358781                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst      7319242                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      6613573                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      7876735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      9747413                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      7897166                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      5883944                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      8100627                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data     11526885                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst      7177842                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data      6237571                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst      7778267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data     10651030                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst      7538863                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data      6150065                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst      7811395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data      6947504                       # number of demand (read+write) hits
system.l2.demand_hits::total                125258122                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      7319242                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      6613573                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      7876735                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      9747413                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      7897166                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      5883944                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      8100627                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data     11526885                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst      7177842                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data      6237571                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst      7778267                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data     10651030                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst      7538863                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data      6150065                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst      7811395                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data      6947504                       # number of overall hits
system.l2.overall_hits::total               125258122                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3546                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1961                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         5389                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1017                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         2814                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         2326                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         1947                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         3929                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              22929                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          630                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          482                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          514                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          685                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          354                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          305                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          366                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          543                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3879                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      1019796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      1007257                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      3795949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data      1102432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data      1098594                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data      1028906                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data      1044985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data       989840                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            11087759                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       130348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        83955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       182024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       116246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst       102338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst        87497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst        80185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst        78078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           860671                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data     16951273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data     17324251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data     17229981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data     17576947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data     16953030                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data     17440340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data     16984559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data     17214118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       137674499                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       130348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data     17971069                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        83955                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data     18331508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       182024                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data     21025930                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       116246                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data     18679379                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst       102338                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data     18051624                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst        87497                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data     18469246                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        80185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data     18029544                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst        78078                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data     18203958                       # number of demand (read+write) misses
system.l2.demand_misses::total              149622929                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       130348                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data     17971069                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        83955                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data     18331508                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       182024                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data     21025930                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       116246                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data     18679379                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst       102338                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data     18051624                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst        87497                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data     18469246                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        80185                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data     18029544                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst        78078                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data     18203958                       # number of overall misses
system.l2.overall_misses::total             149622929                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     59814736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     59814736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      5929507                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5929507                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         6313                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2994                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         8266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2386                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         3448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         3563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         2544                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         5821                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            35335                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1047                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          710                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          931                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          908                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          761                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          935                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          583                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          965                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6840                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      2126058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      2171703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      4968388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      2332276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data      2117866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data      1903693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data      2017448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data      1849531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          19486963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      7449590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      7960690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      8079190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      8216873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst      7280180                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst      7865764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst      7619048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst      7889473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62360808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     22458584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data     25907218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data     21941486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data     27873988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data     22171329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data     27216583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data     22162161                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data     23301931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     193033280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      7449590                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     24584642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      7960690                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data     28078921                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      8079190                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data     26909874                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      8216873                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data     30206264                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst      7280180                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data     24289195                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst      7865764                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data     29120276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst      7619048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data     24179609                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst      7889473                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data     25151462                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            274881051                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      7449590                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     24584642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      7960690                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data     28078921                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      8079190                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data     26909874                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      8216873                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data     30206264                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst      7280180                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data     24289195                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst      7865764                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data     29120276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst      7619048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data     24179609                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst      7889473                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data     25151462                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           274881051                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.561698                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.654977                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.651948                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.426236                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.816125                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.652821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.765330                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.674970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.648903                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.601719                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.678873                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.552095                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.754405                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.465177                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.326203                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.627787                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.562694                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.567105                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.479665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.463810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.764020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.472685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.518727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.540479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.517974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.535184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.568983                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.017497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.010546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.022530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.014147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.014057                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.011124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.010524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.009896                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013801                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.754779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.668704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.785270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.630586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.764638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.640798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.766376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.738742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.713216                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.017497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.730988                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.010546                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.652857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.022530                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.781346                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.014147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.618394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.014057                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.743196                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.011124                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.634240                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.010524                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.745651                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.009896                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.723773                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.544319                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.017497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.730988                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.010546                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.652857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.022530                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.781346                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.014147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.618394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.014057                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.743196                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.011124                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.634240                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.010524                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.745651                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.009896                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.723773                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.544319                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             33768512                       # number of writebacks
system.l2.writebacks::total                  33768512                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 520                       # Transaction distribution
system.membus.trans_dist::ReadResp          138535694                       # Transaction distribution
system.membus.trans_dist::WriteReq              22831                       # Transaction distribution
system.membus.trans_dist::WriteResp             22831                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     33768752                       # Transaction distribution
system.membus.trans_dist::CleanEvict        114960301                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            98197                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          45840                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           26948                       # Transaction distribution
system.membus.trans_dist::ReadExReq          11273439                       # Transaction distribution
system.membus.trans_dist::ReadExResp         11087619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     138535174                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        46702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    448331180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    448377882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              448378658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       181689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11737043264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  11737224953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11737240569                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples         298705314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               298705314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           298705314                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           769109488                       # DTB read hits
system.switch_cpus0.dtb.read_misses           4697829                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       772346728                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          348712954                       # DTB write hits
system.switch_cpus0.dtb.write_misses           598002                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      348493995                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          1117822442                       # DTB hits
system.switch_cpus0.dtb.data_misses           5295831                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      1120840723                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         2911899492                       # ITB hits
system.switch_cpus0.itb.fetch_misses              251                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     2911899743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              3684053279                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         2912743636                       # Number of instructions committed
system.switch_cpus0.committedOps           2912743636                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1719552751                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses    2093878968                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           14046124                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     74257028                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1719552751                       # number of integer instructions
system.switch_cpus0.num_fp_insts           2093878968                       # number of float instructions
system.switch_cpus0.num_int_register_reads   4116556513                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    649783816                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   2600450273                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   1774134596                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           1126151699                       # number of memory refs
system.switch_cpus0.num_load_insts          776835392                       # Number of load instructions
system.switch_cpus0.num_store_insts         349316307                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      766013738.569147                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2918039540.430852                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.792073                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.207927                       # Percentage of idle cycles
system.switch_cpus0.Branches                 93029628                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     35379440      1.21%      1.21% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        543826418     18.64%     19.85% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           25409      0.00%     19.85% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     19.85% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      576248149     19.75%     39.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       26031962      0.89%     40.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        5182853      0.18%     40.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult     547004524     18.75%     59.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2973375      0.10%     59.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       1994233      0.07%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       776877854     26.62%     86.21% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      349321336     11.97%     98.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      53173914      1.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        2918039467                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           801731431                       # DTB read hits
system.switch_cpus1.dtb.read_misses           9107102                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       809715955                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          363143556                       # DTB write hits
system.switch_cpus1.dtb.write_misses          1383880                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      363902467                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          1164874987                       # DTB hits
system.switch_cpus1.dtb.data_misses          10490982                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      1173618422                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         3128883445                       # ITB hits
system.switch_cpus1.itb.fetch_misses              225                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     3128883670                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              3684005818                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         3122926478                       # Number of instructions committed
system.switch_cpus1.committedOps           3122926478                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1864937140                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses    2176305872                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           14620254                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     84933516                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1864937140                       # number of integer instructions
system.switch_cpus1.num_fp_insts           2176305872                       # number of float instructions
system.switch_cpus1.num_int_register_reads   4359430849                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    742538579                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   2703659979                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   1841736220                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           1181476050                       # number of memory refs
system.switch_cpus1.num_load_insts          816943463                       # Number of load instructions
system.switch_cpus1.num_store_insts         364532587                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      550628514.904343                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      3133377303.095657                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.850535                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.149465                       # Percentage of idle cycles
system.switch_cpus1.Branches                104438862                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     54288625      1.73%      1.73% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        586748964     18.73%     20.46% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           19348      0.00%     20.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     20.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      597241347     19.06%     39.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       27415923      0.87%     40.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        5687077      0.18%     40.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult     569730628     18.18%     58.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        3415528      0.11%     58.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       2261025      0.07%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       816971213     26.07%     85.01% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      364533220     11.63%     96.65% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess     105104562      3.35%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        3133417460                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           883208054                       # DTB read hits
system.switch_cpus2.dtb.read_misses           6438879                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       881914630                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          445659879                       # DTB write hits
system.switch_cpus2.dtb.write_misses          1001486                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      428681325                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          1328867933                       # DTB hits
system.switch_cpus2.dtb.data_misses           7440365                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      1310595955                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         3383179108                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1233                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     3383180341                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              3684052984                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         3424896377                       # Number of instructions committed
system.switch_cpus2.committedOps           3424896377                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   2091769091                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses    2344310857                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           22482042                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     88444434                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          2091769091                       # number of integer instructions
system.switch_cpus2.num_fp_insts           2344310857                       # number of float instructions
system.switch_cpus2.num_int_register_reads   4834692657                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    840648190                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   2896337028                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes   1963399889                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           1340501083                       # number of memory refs
system.switch_cpus2.num_load_insts          893833597                       # Number of load instructions
system.switch_cpus2.num_store_insts         446667486                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      251715047.193861                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      3432337936.806139                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.931674                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.068326                       # Percentage of idle cycles
system.switch_cpus2.Branches                116479583                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     49143823      1.43%      1.43% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        671181521     19.55%     20.99% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1930479      0.06%     21.04% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     21.04% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      657671980     19.16%     40.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       32266527      0.94%     41.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       13848914      0.40%     41.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult     582813945     16.98%     58.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        3457357      0.10%     58.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       3025168      0.09%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       894003120     26.05%     84.76% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      446682256     13.01%     97.78% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      76311652      2.22%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        3432336742                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           825932119                       # DTB read hits
system.switch_cpus3.dtb.read_misses           9506694                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       834241757                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          376142712                       # DTB write hits
system.switch_cpus3.dtb.write_misses          1416623                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      376868564                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          1202074831                       # DTB hits
system.switch_cpus3.dtb.data_misses          10923317                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      1211110321                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         3231158488                       # ITB hits
system.switch_cpus3.itb.fetch_misses              354                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     3231158842                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              3684005557                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         3225253652                       # Number of instructions committed
system.switch_cpus3.committedOps           3225253652                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   1925062568                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses    2245422990                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           15081429                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     87774198                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          1925062568                       # number of integer instructions
system.switch_cpus3.num_fp_insts           2245422990                       # number of float instructions
system.switch_cpus3.num_int_register_reads   4499385681                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    768572146                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   2793465701                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes   1899046858                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           1219371187                       # number of memory refs
system.switch_cpus3.num_load_insts          841806377                       # Number of load instructions
system.switch_cpus3.num_store_insts         377564810                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      447870078.188738                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      3236135478.811262                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.878429                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.121571                       # Percentage of idle cycles
system.switch_cpus3.Branches                107945762                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     56387429      1.74%      1.74% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        604798963     18.69%     20.43% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           20124      0.00%     20.43% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     20.43% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      614728767     19.00%     39.43% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       28481683      0.88%     40.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        6138157      0.19%     40.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult     590349329     18.24%     58.74% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        3891441      0.12%     58.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       2536133      0.08%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       841838517     26.01%     84.95% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      377566099     11.67%     96.62% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess     109440327      3.38%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        3236176969                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits           761253434                       # DTB read hits
system.switch_cpus4.dtb.read_misses           6852530                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses       766692731                       # DTB read accesses
system.switch_cpus4.dtb.write_hits          343419728                       # DTB write hits
system.switch_cpus4.dtb.write_misses          1016323                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses      343722216                       # DTB write accesses
system.switch_cpus4.dtb.data_hits          1104673162                       # DTB hits
system.switch_cpus4.dtb.data_misses           7868853                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses      1110414947                       # DTB accesses
system.switch_cpus4.itb.fetch_hits         2927919537                       # ITB hits
system.switch_cpus4.itb.fetch_misses              228                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses     2927919765                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              3684005749                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts         2925826419                       # Number of instructions committed
system.switch_cpus4.committedOps           2925826419                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses   1739244566                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses    2067755949                       # Number of float alu accesses
system.switch_cpus4.num_func_calls           13555770                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     77275954                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts          1739244566                       # number of integer instructions
system.switch_cpus4.num_fp_insts           2067755949                       # number of float instructions
system.switch_cpus4.num_int_register_reads   4107258653                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    677174162                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads   2566979701                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes   1751878648                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs           1117060798                       # number of memory refs
system.switch_cpus4.num_load_insts          772619402                       # Number of load instructions
system.switch_cpus4.num_store_insts         344441396                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      750348260.161002                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      2933657488.838998                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.796323                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.203677                       # Percentage of idle cycles
system.switch_cpus4.Branches                 95377835                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     43695949      1.49%      1.49% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        549472876     18.73%     20.22% # Class of executed instruction
system.switch_cpus4.op_class::IntMult           22187      0.00%     20.22% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     20.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd      567784977     19.35%     39.57% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp       25367670      0.86%     40.44% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        5031742      0.17%     40.61% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult     541293785     18.45%     59.06% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv        3025541      0.10%     59.16% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt       2014924      0.07%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::MemRead       772649792     26.34%     85.57% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite      344442650     11.74%     97.31% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess      78893179      2.69%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total        2933695272                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits           810299519                       # DTB read hits
system.switch_cpus5.dtb.read_misses           9415675                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses       818519971                       # DTB read accesses
system.switch_cpus5.dtb.write_hits          363353428                       # DTB write hits
system.switch_cpus5.dtb.write_misses          1360476                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses      364052229                       # DTB write accesses
system.switch_cpus5.dtb.data_hits          1173652947                       # DTB hits
system.switch_cpus5.dtb.data_misses          10776151                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses      1182572200                       # DTB accesses
system.switch_cpus5.itb.fetch_hits         3170914891                       # ITB hits
system.switch_cpus5.itb.fetch_misses              231                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses     3170915122                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              3684005541                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts         3165129362                       # Number of instructions committed
system.switch_cpus5.committedOps           3165129362                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses   1880663008                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses    2211244595                       # Number of float alu accesses
system.switch_cpus5.num_func_calls           14454568                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     85782806                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts          1880663008                       # number of integer instructions
system.switch_cpus5.num_fp_insts           2211244595                       # number of float instructions
system.switch_cpus5.num_int_register_reads   4409967010                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    749968685                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads   2755250958                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes   1874154736                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs           1190830944                       # number of memory refs
system.switch_cpus5.num_load_insts          826111696                       # Number of load instructions
system.switch_cpus5.num_store_insts         364719248                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      508140933.214623                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      3175864607.785377                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.862068                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.137932                       # Percentage of idle cycles
system.switch_cpus5.Branches                105135407                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     55423246      1.75%      1.75% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        590773804     18.60%     20.35% # Class of executed instruction
system.switch_cpus5.op_class::IntMult           20759      0.00%     20.35% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     20.35% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd      604220142     19.03%     39.37% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp       27597592      0.87%     40.24% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        5515934      0.17%     40.42% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult     586601993     18.47%     58.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv        4219214      0.13%     59.02% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt       2709441      0.09%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::MemRead       826143687     26.01%     85.12% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite      364720489     11.48%     96.60% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess     107959212      3.40%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total        3175905513                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits           778463454                       # DTB read hits
system.switch_cpus6.dtb.read_misses           4267157                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses       781536267                       # DTB read accesses
system.switch_cpus6.dtb.write_hits          355222266                       # DTB write hits
system.switch_cpus6.dtb.write_misses           617738                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses      355174625                       # DTB write accesses
system.switch_cpus6.dtb.data_hits          1133685720                       # DTB hits
system.switch_cpus6.dtb.data_misses           4884895                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses      1136710892                       # DTB accesses
system.switch_cpus6.itb.fetch_hits         2938153322                       # ITB hits
system.switch_cpus6.itb.fetch_misses              225                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses     2938153547                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              3684005575                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts         2938315588                       # Number of instructions committed
system.switch_cpus6.committedOps           2938315588                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses   1733484926                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses    2119113040                       # Number of float alu accesses
system.switch_cpus6.num_func_calls           14264804                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     74338202                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts          1733484926                       # number of integer instructions
system.switch_cpus6.num_fp_insts           2119113040                       # number of float instructions
system.switch_cpus6.num_int_register_reads   4159903363                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    650405327                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads   2631715526                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes   1794195785                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs           1141172017                       # number of memory refs
system.switch_cpus6.num_load_insts          785326667                       # Number of load instructions
system.switch_cpus6.num_store_insts         355845350                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      740843133.598697                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2943162441.401303                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.798903                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.201097                       # Percentage of idle cycles
system.switch_cpus6.Branches                 93381853                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     33818307      1.15%      1.15% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        546382890     18.56%     19.71% # Class of executed instruction
system.switch_cpus6.op_class::IntMult           21042      0.00%     19.71% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     19.71% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd      583173937     19.81%     39.53% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp       26483950      0.90%     40.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt        5275589      0.18%     40.61% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult     552841394     18.78%     59.39% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv        2959164      0.10%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt       1995900      0.07%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::MemRead       785355826     26.68%     86.24% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite      355846604     12.09%     98.33% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess      49045880      1.67%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total        2943200483                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits           799558224                       # DTB read hits
system.switch_cpus7.dtb.read_misses           7402526                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses       805803125                       # DTB read accesses
system.switch_cpus7.dtb.write_hits          363481584                       # DTB write hits
system.switch_cpus7.dtb.write_misses          1040399                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses      363870080                       # DTB write accesses
system.switch_cpus7.dtb.data_hits          1163039808                       # DTB hits
system.switch_cpus7.dtb.data_misses           8442925                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses      1169673205                       # DTB accesses
system.switch_cpus7.itb.fetch_hits         3083098753                       # ITB hits
system.switch_cpus7.itb.fetch_misses              231                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses     3083098984                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              3684005612                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts         3079402844                       # Number of instructions committed
system.switch_cpus7.committedOps           3079402844                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses   1830784095                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses    2172545566                       # Number of float alu accesses
system.switch_cpus7.num_func_calls           14676046                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     81752859                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts          1830784095                       # number of integer instructions
system.switch_cpus7.num_fp_insts           2172545566                       # number of float instructions
system.switch_cpus7.num_int_register_reads   4320216468                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    713951774                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads   2698940817                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes   1838669951                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs           1176379104                       # number of memory refs
system.switch_cpus7.num_load_insts          811851957                       # Number of load instructions
system.switch_cpus7.num_store_insts         364527147                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      596199612.038071                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      3087805999.961929                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.838165                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.161835                       # Percentage of idle cycles
system.switch_cpus7.Branches                101360011                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     47207616      1.53%      1.53% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        576223102     18.66%     20.19% # Class of executed instruction
system.switch_cpus7.op_class::IntMult           19877      0.00%     20.19% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     20.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd      596736943     19.33%     39.52% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp       27416610      0.89%     40.40% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        5622590      0.18%     40.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult     568072135     18.40%     58.98% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv        3309116      0.11%     59.09% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt       2200312      0.07%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::MemRead       811880677     26.29%     85.45% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite      364527904     11.81%     97.26% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess      84628887      2.74%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total        3087845769                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    550321391                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests    206679534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests    145825280                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       94994531                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     94083556                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       910975                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                520                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         255613285                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             22831                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            22831                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     59814736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5929507                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       132085511                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          110463                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48801                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         159264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         19672783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        19672783                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62360808                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    193251957                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     15512610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     71296158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     16660761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     80572124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     17125117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     78971977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     17373375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     87044641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side     15161919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     71181872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side     16519331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side     85420628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side     15829860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side     70061163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side     16468150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side     73566394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             748766080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    516033280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2000346771                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    556804544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2270654168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    578939328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   2325869286                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    586016128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   2464661832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    504431296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side   1992916072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    553828288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side   2398388256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    525491968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side   1961042544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side    549035328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side   2041629224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            21826088313                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       169384537                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        719729275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.147438                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.139495                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              470049868     65.31%     65.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1              111596918     15.51%     80.81% # Request fanout histogram
system.tol2bus.snoop_fanout::2               16352792      2.27%     83.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3               15713053      2.18%     85.27% # Request fanout histogram
system.tol2bus.snoop_fanout::4               15586713      2.17%     87.44% # Request fanout histogram
system.tol2bus.snoop_fanout::5               17514684      2.43%     89.87% # Request fanout histogram
system.tol2bus.snoop_fanout::6               26224921      3.64%     93.51% # Request fanout histogram
system.tol2bus.snoop_fanout::7               46389056      6.45%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 301270      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          719729275                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.546094                       # Number of seconds simulated
sim_ticks                                546093554500                       # Number of ticks simulated
final_tick                               8854715661000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               86230236                       # Simulator instruction rate (inst/s)
host_op_rate                                 86230233                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1365700302                       # Simulator tick rate (ticks/s)
host_mem_usage                                 794532                       # Number of bytes of host memory used
host_seconds                                   399.86                       # Real time elapsed on the host
sim_insts                                 34480312331                       # Number of instructions simulated
sim_ops                                   34480312331                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        82816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        28352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1283776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    237044864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        72960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       114624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       108672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       611456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data        16512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst        15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data        24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          239494464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        82816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1283776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        72960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       108672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1578944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    116713024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116713024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        20059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      3703826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         9554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data          508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data          258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst          245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data          383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3742101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1823641                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1823641                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       151652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data        78170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        26135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        51918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2350835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    434073726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       133603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       209898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst       198999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data      1119691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst          586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data        59536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst          820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data        30237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst        28713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data        44886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             438559404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       151652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        26135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2350835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       133603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst       198999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst          586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst          820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst        28713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2891343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       213723497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            213723497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       213723497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       151652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data        78170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        26135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        51918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2350835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    434073726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       133603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       209898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst       198999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data      1119691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst          586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data        59536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst          820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data        30237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst        28713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data        44886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            652282901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     566                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     28248                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9697     35.79%     35.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                   2475      9.13%     44.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    559      2.06%     46.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      9      0.03%     47.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  14357     52.98%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               27097                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9697     43.24%     43.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                    2475     11.04%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     559      2.49%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       9      0.04%     56.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    9688     43.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                22428                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            544183704000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              185565500      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               27391000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1732500      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1489262000      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        545887655000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.674793                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.827693                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::swpctx                    9      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpipl                21009     83.40%     83.43% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1121      4.45%     87.88% # number of callpals executed
system.cpu0.kern.callpal::rti                    3046     12.09%     99.97% # number of callpals executed
system.cpu0.kern.callpal::callsys                   2      0.01%     99.98% # number of callpals executed
system.cpu0.kern.callpal::rdunique                  5      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 25192                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             3053                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  2                      
system.cpu0.kern.mode_good::user                    2                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.000655                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.001309                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      467667031000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user              304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             2654                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.068644                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1399963                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3117                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           449.137953                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   496.068644                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.968884                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.968884                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2792264                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2792264                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       867696                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         867696                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       484418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        484418                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18561                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18561                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17552                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17552                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1352114                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1352114                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1352114                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1352114                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3153                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3153                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         1964                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1964                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          778                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          778                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5117                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5117                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5117                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5117                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       870849                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       870849                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       486382                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       486382                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        18330                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18330                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1357231                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1357231                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1357231                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1357231                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003621                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003621                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004038                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.008494                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.008494                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.042444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003770                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003770                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003770                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003770                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          714                       # number of writebacks
system.cpu0.dcache.writebacks::total              714                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4393                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          107721066                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4905                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         21961.481346                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8849201                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8849201                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      4418011                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4418011                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      4418011                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4418011                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      4418011                       # number of overall hits
system.cpu0.icache.overall_hits::total        4418011                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4393                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4393                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4393                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4393                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4393                       # number of overall misses
system.cpu0.icache.overall_misses::total         4393                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      4422404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4422404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      4422404                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4422404                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      4422404                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4422404                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000993                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000993                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000993                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000993                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000993                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000993                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4393                       # number of writebacks
system.cpu0.icache.writebacks::total             4393                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     568                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      9798                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2260     26.13%     26.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    559      6.46%     32.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      9      0.10%     32.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5821     67.30%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8649                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2260     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     559     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       9      0.18%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2251     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5079                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            545592652000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              293607000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        545915382500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.386703                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.587236                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                    9      0.10%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7511     81.50%     81.61% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1118     12.13%     93.74% # number of callpals executed
system.cpu1.kern.callpal::rti                     570      6.18%     99.92% # number of callpals executed
system.cpu1.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  9216                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                576                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  3                      
system.cpu1.kern.mode_good::user                    2                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001736                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.010327                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel           4737000      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user              304500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        466372129000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             3665                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.754968                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             308705                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            74.964789                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.754968                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.956553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.956553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           628376                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          628376                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       197772                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         197772                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       104610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        104610                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1678                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1678                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1610                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1610                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       302382                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          302382                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       302382                       # number of overall hits
system.cpu1.dcache.overall_hits::total         302382                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         4967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4967                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          545                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          545                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          138                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          178                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5512                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5512                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5512                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5512                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       202739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       202739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       105155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       105155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       307894                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       307894                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       307894                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       307894                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024499                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024499                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005183                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005183                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.075991                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075991                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.099553                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.099553                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017902                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017902                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017902                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017902                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          529                       # number of writebacks
system.cpu1.dcache.writebacks::total              529                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3759                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          152987584                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4271                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         35820.085226                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1882659                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1882659                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       935691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         935691                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       935691                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          935691                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       935691                       # number of overall hits
system.cpu1.icache.overall_hits::total         935691                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3759                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3759                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3759                       # number of overall misses
system.cpu1.icache.overall_misses::total         3759                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       939450                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       939450                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       939450                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       939450                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       939450                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       939450                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004001                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3759                       # number of writebacks
system.cpu1.icache.writebacks::total             3759                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    552389                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   62046     48.19%     48.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.00%     48.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    559      0.43%     48.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  66159     51.38%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              128766                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    62046     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.00%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     559      0.45%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   62045     49.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               124652                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            535187506000     98.04%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               27391000      0.01%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            10672682000      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        545887815000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.937816                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.968051                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.06%      0.06% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.06%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::4                        99      5.70%      5.81% # number of syscalls executed
system.cpu2.kern.syscall::6                        18      1.04%      6.85% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.06%      6.90% # number of syscalls executed
system.cpu2.kern.syscall::45                       34      1.96%      8.86% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.06%      8.92% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.06%      8.98% # number of syscalls executed
system.cpu2.kern.syscall::73                       21      1.21%     10.18% # number of syscalls executed
system.cpu2.kern.syscall::121                    1561     89.82%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  1738                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   52      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  148      0.10%      0.14% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.00%      0.14% # number of callpals executed
system.cpu2.kern.callpal::swpipl               125866     87.97%     88.11% # number of callpals executed
system.cpu2.kern.callpal::rdps                   8213      5.74%     93.85% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     93.85% # number of callpals executed
system.cpu2.kern.callpal::rti                    2339      1.63%     95.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                1749      1.22%     96.71% # number of callpals executed
system.cpu2.kern.callpal::imb                       7      0.00%     96.71% # number of callpals executed
system.cpu2.kern.callpal::rdunique               4707      3.29%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                143086                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2488                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2309                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2310                      
system.cpu2.kern.mode_good::user                 2309                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.928457                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.962893                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       26980800500      4.94%      4.94% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        518838168500     95.06%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     148                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4583986                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.787421                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          363969694                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4584436                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            79.392469                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.787421                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999585                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999585                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        741655422                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       741655422                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    217315118                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      217315118                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    144122829                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     144122829                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1251457                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1251457                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1258852                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1258852                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    361437947                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       361437947                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    361437947                       # number of overall hits
system.cpu2.dcache.overall_hits::total      361437947                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4210789                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4210789                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       365849                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       365849                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         9606                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9606                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          364                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          364                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      4576638                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4576638                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      4576638                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4576638                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    221525907                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    221525907                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    144488678                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    144488678                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1261063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1261063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1259216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1259216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    366014585                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    366014585                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    366014585                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    366014585                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019008                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019008                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002532                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002532                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.007617                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.007617                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000289                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000289                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012504                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012504                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012504                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012504                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2383151                       # number of writebacks
system.cpu2.dcache.writebacks::total          2383151                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           495867                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999968                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1091648993                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           496379                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2199.224772                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999968                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2183770590                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2183770590                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1091141487                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1091141487                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1091141487                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1091141487                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1091141487                       # number of overall hits
system.cpu2.icache.overall_hits::total     1091141487                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       495872                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       495872                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       495872                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        495872                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       495872                       # number of overall misses
system.cpu2.icache.overall_misses::total       495872                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1091637359                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1091637359                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1091637359                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1091637359                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1091637359                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1091637359                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000454                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000454                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000454                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       495867                       # number of writebacks
system.cpu2.icache.writebacks::total           495867                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     569                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     10645                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2364     26.53%     26.53% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    559      6.27%     32.80% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     10      0.11%     32.91% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   5978     67.09%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                8911                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2364     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     559     10.57%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      10      0.19%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2354     44.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 5287                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            545584477500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               27391000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1902000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              301751000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        545915521500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.393777                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.593312                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   67      0.70%      0.72% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.04%      0.76% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 7703     80.64%     81.41% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1119     11.71%     93.12% # number of callpals executed
system.cpu3.kern.callpal::rti                     639      6.69%     99.81% # number of callpals executed
system.cpu3.kern.callpal::callsys                  12      0.13%     99.94% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     99.95% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  9552                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              706                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 70                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 70                      
system.cpu3.kern.mode_good::user                   70                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.099150                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.180412                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      545896596500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8516000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      67                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             6494                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          488.228562                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             351319                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             6836                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            51.392481                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   488.228562                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.953571                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.953571                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           736612                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          736612                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       229432                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         229432                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       121355                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        121355                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2137                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2137                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2148                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2148                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       350787                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          350787                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       350787                       # number of overall hits
system.cpu3.dcache.overall_hits::total         350787                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7363                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7363                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1222                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1222                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          211                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8585                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8585                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8585                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8585                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       236795                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       236795                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       122577                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       122577                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2314                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2314                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       359372                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       359372                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       359372                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       359372                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.031094                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031094                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009969                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009969                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.089864                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.089864                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.071737                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.071737                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.023889                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023889                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.023889                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023889                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1601                       # number of writebacks
system.cpu3.dcache.writebacks::total             1601                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5716                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          128741662                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6228                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         20671.429351                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2267278                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2267278                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1125065                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1125065                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1125065                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1125065                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1125065                       # number of overall hits
system.cpu3.icache.overall_hits::total        1125065                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         5716                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5716                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         5716                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5716                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         5716                       # number of overall misses
system.cpu3.icache.overall_misses::total         5716                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1130781                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1130781                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1130781                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1130781                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1130781                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1130781                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005055                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005055                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005055                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005055                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005055                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005055                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         5716                       # number of writebacks
system.cpu3.icache.writebacks::total             5716                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     566                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     10978                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    2511     27.54%     27.54% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    559      6.13%     33.67% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      9      0.10%     33.77% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   6038     66.23%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                9117                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     2509     44.99%     44.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     559     10.02%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       9      0.16%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    2500     44.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 5577                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            545790536000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               27391000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                1680000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              301461500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        546121068500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999204                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.414044                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.611714                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1      7.69%      7.69% # number of syscalls executed
system.cpu4.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      7.69%     23.08% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      7.69%     30.77% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      7.69%     38.46% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     23.08%     61.54% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     30.77%     92.31% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      7.69%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    13                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.07%      0.07% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   62      0.64%      0.71% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 7880     80.72%     81.43% # number of callpals executed
system.cpu4.kern.callpal::rdps                   1119     11.46%     92.89% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.01%     92.90% # number of callpals executed
system.cpu4.kern.callpal::rti                     669      6.85%     99.75% # number of callpals executed
system.cpu4.kern.callpal::callsys                  17      0.17%     99.93% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.02%     99.95% # number of callpals executed
system.cpu4.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  9762                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              730                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 99                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 98                      
system.cpu4.kern.mode_good::user                   99                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.134247                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.237636                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      546056250500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75806000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      62                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            15526                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          484.077466                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             462243                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            16038                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            28.821736                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   484.077466                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.945464                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.945464                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          444                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           962267                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          962267                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       267180                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         267180                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       181808                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        181808                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2851                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2851                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         2819                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2819                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       448988                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          448988                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       448988                       # number of overall hits
system.cpu4.dcache.overall_hits::total         448988                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9938                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9938                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         7432                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7432                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          246                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          246                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          230                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        17370                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         17370                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        17370                       # number of overall misses
system.cpu4.dcache.overall_misses::total        17370                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       277118                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       277118                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       189240                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       189240                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         3097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         3097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         3049                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         3049                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       466358                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       466358                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       466358                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       466358                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.035862                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.035862                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.039273                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.039273                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.079432                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.079432                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.075435                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.075435                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.037246                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.037246                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.037246                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.037246                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8423                       # number of writebacks
system.cpu4.dcache.writebacks::total             8423                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             7958                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999938                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          150563702                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             8470                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         17776.115939                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999938                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          2711718                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         2711718                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1343919                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1343919                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1343919                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1343919                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1343919                       # number of overall hits
system.cpu4.icache.overall_hits::total        1343919                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         7960                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         7960                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         7960                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          7960                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         7960                       # number of overall misses
system.cpu4.icache.overall_misses::total         7960                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1351879                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1351879                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1351879                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1351879                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1351879                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1351879                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.005888                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005888                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.005888                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005888                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.005888                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005888                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         7958                       # number of writebacks
system.cpu4.icache.writebacks::total             7958                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     568                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      9768                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    2260     26.22%     26.22% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    559      6.49%     32.71% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      9      0.10%     32.81% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   5791     67.19%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                8619                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     2260     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     559     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       9      0.18%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    2251     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 5079                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            545593658000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              292728500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        545915510000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.388707                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.589279                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     1                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                    9      0.10%      0.11% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 7481     81.44%     81.55% # number of callpals executed
system.cpu5.kern.callpal::rdps                   1118     12.17%     93.72% # number of callpals executed
system.cpu5.kern.callpal::rti                     570      6.21%     99.92% # number of callpals executed
system.cpu5.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu5.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  9186                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              579                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  2                      
system.cpu5.kern.mode_good::user                    2                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.003454                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.006885                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      466374985000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user              304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             4913                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          489.216369                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             300804                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             5363                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            56.088756                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   489.216369                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.955501                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.955501                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           610651                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          610651                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       190219                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         190219                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       101960                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        101960                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1224                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1224                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1641                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1641                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       292179                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          292179                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       292179                       # number of overall hits
system.cpu5.dcache.overall_hits::total         292179                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         5684                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         5684                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          563                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          563                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          615                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          615                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          147                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         6247                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          6247                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         6247                       # number of overall misses
system.cpu5.dcache.overall_misses::total         6247                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       195903                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       195903                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       102523                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       102523                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       298426                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       298426                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       298426                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       298426                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.029014                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.029014                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005491                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005491                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.334421                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.334421                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.082215                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.082215                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.020933                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.020933                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.020933                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020933                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          905                       # number of writebacks
system.cpu5.dcache.writebacks::total              905                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             3446                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          170780917                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3958                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         43148.286256                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1810638                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1810638                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       900150                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         900150                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       900150                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          900150                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       900150                       # number of overall hits
system.cpu5.icache.overall_hits::total         900150                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         3446                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3446                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         3446                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3446                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         3446                       # number of overall misses
system.cpu5.icache.overall_misses::total         3446                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       903596                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       903596                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       903596                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       903596                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       903596                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       903596                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003814                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003814                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003814                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003814                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003814                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003814                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         3446                       # number of writebacks
system.cpu5.icache.writebacks::total             3446                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     568                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      9768                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    2260     26.22%     26.22% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    559      6.49%     32.71% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      9      0.10%     32.81% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   5791     67.19%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                8619                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     2260     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     559     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       9      0.18%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    2251     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 5079                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            545593127000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              293302000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        545915552500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.388707                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.589279                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu6.kern.callpal::swpctx                    9      0.10%      0.11% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 7481     81.44%     81.55% # number of callpals executed
system.cpu6.kern.callpal::rdps                   1118     12.17%     93.72% # number of callpals executed
system.cpu6.kern.callpal::rti                     570      6.21%     99.92% # number of callpals executed
system.cpu6.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu6.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  9186                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              579                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  2                      
system.cpu6.kern.mode_good::user                    2                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.003454                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.006885                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      466374827500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user              304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements             3077                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          487.424373                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             303304                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             3527                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            85.994897                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   487.424373                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.952001                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.952001                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           610781                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          610781                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       192417                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         192417                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       101943                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        101943                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1727                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1727                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1578                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       294360                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          294360                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       294360                       # number of overall hits
system.cpu6.dcache.overall_hits::total         294360                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         4431                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         4431                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          562                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          562                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          124                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          124                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          210                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          210                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         4993                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          4993                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         4993                       # number of overall misses
system.cpu6.dcache.overall_misses::total         4993                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       196848                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       196848                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       102505                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       102505                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       299353                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       299353                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       299353                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       299353                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.022510                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022510                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005483                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005483                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.066991                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.066991                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.117450                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.117450                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.016679                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.016679                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.016679                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.016679                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          362                       # number of writebacks
system.cpu6.dcache.writebacks::total              362                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             3442                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          176362600                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3954                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         44603.591300                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          1813572                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         1813572                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       901623                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         901623                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       901623                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          901623                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       901623                       # number of overall hits
system.cpu6.icache.overall_hits::total         901623                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         3442                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         3442                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         3442                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          3442                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         3442                       # number of overall misses
system.cpu6.icache.overall_misses::total         3442                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       905065                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       905065                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       905065                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       905065                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       905065                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       905065                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003803                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003803                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003803                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003803                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         3442                       # number of writebacks
system.cpu6.icache.writebacks::total             3442                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     568                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      9814                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    2275     26.26%     26.26% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    559      6.45%     32.71% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     17      0.20%     32.90% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   5814     67.10%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                8665                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     2275     44.39%     44.39% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     559     10.91%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      17      0.33%     55.63% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    2274     44.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 5125                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            545593459000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                1976500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              292670000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        545915496500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.391125                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.591460                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu7.kern.callpal::swpctx                    9      0.10%      0.11% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 7527     81.53%     81.64% # number of callpals executed
system.cpu7.kern.callpal::rdps                   1118     12.11%     93.75% # number of callpals executed
system.cpu7.kern.callpal::rti                     570      6.17%     99.92% # number of callpals executed
system.cpu7.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu7.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  9232                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              579                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  2                      
system.cpu7.kern.mode_good::user                    2                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.003454                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.006885                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      466374948500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user              304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements             3273                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          494.311555                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             301014                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             3727                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            80.765763                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   494.311555                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.965452                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.965452                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           610172                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          610172                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       191697                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         191697                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       102172                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        102172                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1725                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1594                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1594                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       293869                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          293869                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       293869                       # number of overall hits
system.cpu7.dcache.overall_hits::total         293869                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         4520                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         4520                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          599                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          599                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          128                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          205                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          205                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         5119                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          5119                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         5119                       # number of overall misses
system.cpu7.dcache.overall_misses::total         5119                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       196217                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       196217                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       102771                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       102771                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       298988                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       298988                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       298988                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       298988                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.023036                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.023036                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005828                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005828                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.069077                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.069077                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.113952                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.113952                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017121                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017121                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017121                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017121                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          374                       # number of writebacks
system.cpu7.dcache.writebacks::total              374                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             3449                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          168446586                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3961                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         42526.277708                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          1814291                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         1814291                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       901972                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         901972                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       901972                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          901972                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       901972                       # number of overall hits
system.cpu7.icache.overall_hits::total         901972                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         3449                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3449                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         3449                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3449                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         3449                       # number of overall misses
system.cpu7.icache.overall_misses::total         3449                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       905421                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       905421                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       905421                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       905421                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       905421                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       905421                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003809                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003809                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003809                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003809                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003809                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003809                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         3449                       # number of writebacks
system.cpu7.icache.writebacks::total             3449                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   4                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    32768                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                14865                       # Transaction distribution
system.iobus.trans_dist::ReadResp               14865                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15040                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15040                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        14158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        19798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        24780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        58784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   59810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        56632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        27217                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        12390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        96266                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   129042                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  513                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  529                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 4617                       # Number of tag accesses
system.iocache.tags.data_accesses                4617                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          512                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          512                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             512                       # number of writebacks
system.iocache.writebacks::total                  512                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3750300                       # number of replacements
system.l2.tags.tagsinuse                  3966.895131                       # Cycle average of tags in use
system.l2.tags.total_refs                     6023295                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3754215                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.604409                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1504.570485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     9.182348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     1.375106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.998706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     1.942971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   334.099180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2106.090600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     1.269712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     1.026408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     1.204257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     0.621649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.019145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     1.424625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     0.803862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     0.939612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.582526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.743940                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.367327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.081567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.514182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968480                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.955811                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85321193                       # Number of tag accesses
system.l2.tags.data_accesses                 85321193                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2396059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2396059                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       444963                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           444963                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          144                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  229                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                174                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           80                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       135035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                136001                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       475813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         4576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         6262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst         3441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         3435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst         3204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             503366                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         2982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       740700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         3637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         4919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data         4004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data         2794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            763355                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3099                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1804                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3536                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2988                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       475813                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       875735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         4576                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3743                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         6262                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         5610                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst         3441                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4012                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         3435                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2664                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst         3204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2800                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1402722                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3099                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1804                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3536                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2988                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       475813                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       875735                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         4576                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3743                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         6262                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         5610                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst         3441                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4012                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         3435                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2664                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst         3204                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2800                       # number of overall hits
system.l2.overall_hits::total                 1402722                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         1492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          203                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          290                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          295                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          290                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data          317                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3218                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          617                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          147                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          147                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          145                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1349                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       230222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         6182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           89                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data          165                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              237960                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        20059                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1698                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst          245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24671                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      3473606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         1131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         3375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data          169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data          284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3479771                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1294                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          667                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          223                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          524                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        20059                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      3703828                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1140                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1874                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1698                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9557                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          574                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          258                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst          245                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          449                       # number of demand (read+write) misses
system.l2.demand_misses::total                3742402                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1294                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          667                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          223                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          524                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        20059                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      3703828                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1140                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1874                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1698                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9557                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          574                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst            7                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          258                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst          245                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          449                       # number of overall misses
system.l2.overall_misses::total               3742402                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2396059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2396059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       444963                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       444963                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          246                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          305                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          295                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data          295                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data          320                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3447                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          618                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          102                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          145                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1523                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       365257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         6873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            373961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         3759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       495872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         5716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         7960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         3446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         3442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst         3449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         528037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      4214306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         4768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         8294                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         4422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         2764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data         3078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4243126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         2471                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3759                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3512                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       495872                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4579563                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5716                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5617                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         7960                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        15167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         3446                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         4586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         3442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         2922                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst         3449                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3249                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5145124                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         2471                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3759                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3512                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       495872                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4579563                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5716                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5617                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         7960                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        15167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         3446                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         4586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         3442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         2922                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst         3449                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3249                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5145124                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998661                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.825203                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.480144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.920930                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.950820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.983051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.990625                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.933565                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998382                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.836066                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.378378                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.960784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.967105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.420455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.993243                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.885752                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.742765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.966292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.630301                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.875147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.899462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.951220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.563291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.964912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.636323                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.294560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.059324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.040452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.199440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.213317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.001451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.002034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.071035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.046722                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.201852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.105579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.824242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.237206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.406921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.094527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.061143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.092268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820096                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.294560                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.269931                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.059324                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.149203                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.040452                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.808773                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.199440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.333630                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.213317                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.630118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.001451                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.125164                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.002034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.088296                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.071035                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.138196                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.727369                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.294560                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.269931                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.059324                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.149203                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.040452                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.808773                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.199440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.333630                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.213317                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.630118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.001451                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.125164                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.002034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.088296                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.071035                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.138196                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.727369                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1823129                       # number of writebacks
system.l2.writebacks::total                   1823129                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14864                       # Transaction distribution
system.membus.trans_dist::ReadResp            3519307                       # Transaction distribution
system.membus.trans_dist::WriteReq              14528                       # Transaction distribution
system.membus.trans_dist::WriteResp             14528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1823641                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1906803                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4067                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2104                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4868                       # Transaction distribution
system.membus.trans_dist::ReadExReq            238439                       # Transaction distribution
system.membus.trans_dist::ReadExResp           237659                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3504443                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           512                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          512                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        58784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11225953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11284737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11286275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        96266                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    356174720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    356270986                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               356303818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           7509402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 7509402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7509402                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              899421                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             517643                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             1417064                       # DTB hits
system.switch_cpus0.dtb.data_misses                 8                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             484423                       # ITB hits
system.switch_cpus0.itb.fetch_misses                6                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         484429                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1091775825                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            4422396                       # Number of instructions committed
system.switch_cpus0.committedOps              4422396                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      4250477                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             355711                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       292536                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             4250477                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  134                       # number of float instructions
system.switch_cpus0.num_int_register_reads      5508187                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      3308326                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              1422669                       # number of memory refs
system.switch_cpus0.num_load_insts             904431                       # Number of load instructions
system.switch_cpus0.num_store_insts            518238                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1087355645.130538                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      4420179.869463                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004049                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995951                       # Percentage of idle cycles
system.switch_cpus0.Branches                   712746                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        20210      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2778053     62.82%     63.27% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            7071      0.16%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              4      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     63.43% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          961713     21.75%     85.18% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         519358     11.74%     96.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        135995      3.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           4422404                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              204501                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             107510                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              312011                       # DTB hits
system.switch_cpus1.dtb.data_misses                 8                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             117976                       # ITB hits
system.switch_cpus1.itb.fetch_misses                6                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         117982                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1091831333                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             939442                       # Number of instructions committed
system.switch_cpus1.committedOps               939442                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       901107                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              38404                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        70002                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              901107                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  134                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1235921                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       715303                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               312669                       # number of memory refs
system.switch_cpus1.num_load_insts             204563                       # Number of load instructions
system.switch_cpus1.num_store_insts            108106                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1090892750.839371                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      938582.160629                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000860                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999140                       # Percentage of idle cycles
system.switch_cpus1.Branches                   127301                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5404      0.58%      0.58% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           574130     61.11%     61.69% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3632      0.39%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              4      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          208234     22.17%     84.24% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         108111     11.51%     95.75% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         39935      4.25%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            939450                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           222727558                       # DTB read hits
system.switch_cpus2.dtb.read_misses            403727                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       215152601                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          145749837                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4222                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      139777864                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           368477395                       # DTB hits
system.switch_cpus2.dtb.data_misses            407949                       # DTB misses
system.switch_cpus2.dtb.data_acv                   14                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       354930465                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1038931385                       # ITB hits
system.switch_cpus2.itb.fetch_misses              779                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1038932164                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1091775435                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1091229396                       # Number of instructions committed
system.switch_cpus2.committedOps           1091229396                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    982550777                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       6256355                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           69668001                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    113042497                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           982550777                       # number of integer instructions
system.switch_cpus2.num_fp_insts              6256355                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1309148907                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    683772157                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      3126461                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      3125499                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            368945836                       # number of memory refs
system.switch_cpus2.num_load_insts          223190707                       # Number of load instructions
system.switch_cpus2.num_store_insts         145755129                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      548769.078529                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1091226665.921471                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999497                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000503                       # Percentage of idle cycles
system.switch_cpus2.Branches                194213557                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     95617703      8.76%      8.76% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        620865791     56.87%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          158529      0.01%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           3771      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             77      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            166      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             19      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       224601141     20.57%     86.22% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      145758769     13.35%     99.58% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       4631392      0.42%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1091637359                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              238543                       # DTB read hits
system.switch_cpus3.dtb.read_misses               334                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1928                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             125357                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            919                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              363900                       # DTB hits
system.switch_cpus3.dtb.data_misses               372                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2847                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             141657                       # ITB hits
system.switch_cpus3.itb.fetch_misses              131                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         141788                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1091831612                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            1130388                       # Number of instructions committed
system.switch_cpus3.committedOps              1130388                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      1085948                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           430                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              42899                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        92393                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             1085948                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  430                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1486618                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       857935                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          219                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          223                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               365665                       # number of memory refs
system.switch_cpus3.num_load_insts             239489                       # Number of load instructions
system.switch_cpus3.num_store_insts            126176                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1090701636.916399                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1129975.083601                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001035                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998965                       # Percentage of idle cycles
system.switch_cpus3.Branches                   155851                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         8258      0.73%      0.73% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           701528     62.04%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3936      0.35%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             28      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          244278     21.60%     84.72% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         126191     11.16%     95.88% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         46559      4.12%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1130781                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              279693                       # DTB read hits
system.switch_cpus4.dtb.read_misses               379                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34145                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             192812                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15555                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              472505                       # DTB hits
system.switch_cpus4.dtb.data_misses               485                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49700                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             279459                       # ITB hits
system.switch_cpus4.itb.fetch_misses              158                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         279617                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              1092243096                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts            1351389                       # Number of instructions committed
system.switch_cpus4.committedOps              1351389                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses      1296665                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3752                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              45687                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts       112596                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts             1296665                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3752                       # number of float instructions
system.switch_cpus4.num_int_register_reads      1805462                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       979434                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2433                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2420                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               474278                       # number of memory refs
system.switch_cpus4.num_load_insts             280594                       # Number of load instructions
system.switch_cpus4.num_store_insts            193684                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1090891556.719808                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      1351539.280192                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001237                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998763                       # Percentage of idle cycles
system.switch_cpus4.Branches                   179589                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        15078      1.12%      1.12% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           802356     59.35%     60.47% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            3999      0.30%     60.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     60.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1176      0.09%     60.85% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     60.85% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.02%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          286488     21.19%     82.06% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite         193756     14.33%     96.39% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         48799      3.61%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total           1351879                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits              197688                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus5.dtb.write_hits             104903                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus5.dtb.data_hits              302591                       # DTB hits
system.switch_cpus5.dtb.data_misses                 8                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus5.itb.fetch_hits             117706                       # ITB hits
system.switch_cpus5.itb.fetch_misses                6                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses         117712                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              1091831588                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             903588                       # Number of instructions committed
system.switch_cpus5.committedOps               903588                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       865758                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus5.num_func_calls              37236                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        66070                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              865758                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  134                       # number of float instructions
system.switch_cpus5.num_int_register_reads      1185418                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       687072                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs               303249                       # number of memory refs
system.switch_cpus5.num_load_insts             197750                       # Number of load instructions
system.switch_cpus5.num_store_insts            105499                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1090928847.949223                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      902740.050777                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000827                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999173                       # Percentage of idle cycles
system.switch_cpus5.Branches                   121788                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         5358      0.59%      0.59% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu           548028     60.65%     61.24% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            3482      0.39%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              4      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus5.op_class::MemRead          201406     22.29%     83.92% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite         105503     11.68%     95.59% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess         39815      4.41%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            903596                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits              198645                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus6.dtb.write_hits             104895                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              303540                       # DTB hits
system.switch_cpus6.dtb.data_misses                 8                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             117706                       # ITB hits
system.switch_cpus6.itb.fetch_misses                6                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         117712                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              1091831673                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             905057                       # Number of instructions committed
system.switch_cpus6.committedOps               905057                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       867219                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus6.num_func_calls              37230                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        66950                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              867219                       # number of integer instructions
system.switch_cpus6.num_fp_insts                  134                       # number of float instructions
system.switch_cpus6.num_int_register_reads      1186509                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       687674                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               304198                       # number of memory refs
system.switch_cpus6.num_load_insts             198707                       # Number of load instructions
system.switch_cpus6.num_store_insts            105491                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1090927464.357008                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      904208.642992                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000828                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999172                       # Percentage of idle cycles
system.switch_cpus6.Branches                   122674                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         5355      0.59%      0.59% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           548552     60.61%     61.20% # Class of executed instruction
system.switch_cpus6.op_class::IntMult            3482      0.38%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              4      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::MemRead          202362     22.36%     83.94% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite         105495     11.66%     95.60% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         39815      4.40%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            905065                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits              198016                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus7.dtb.write_hits             105163                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus7.dtb.data_hits              303179                       # DTB hits
system.switch_cpus7.dtb.data_misses                 8                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus7.itb.fetch_hits             118120                       # ITB hits
system.switch_cpus7.itb.fetch_misses                6                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses         118126                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              1091831561                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             905413                       # Number of instructions committed
system.switch_cpus7.committedOps               905413                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       867465                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus7.num_func_calls              37306                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts        66125                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              867465                       # number of integer instructions
system.switch_cpus7.num_fp_insts                  134                       # number of float instructions
system.switch_cpus7.num_int_register_reads      1187799                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes       688479                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs               303837                       # number of memory refs
system.switch_cpus7.num_load_insts             198078                       # Number of load instructions
system.switch_cpus7.num_store_insts            105759                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1090926996.565654                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      904564.434346                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000828                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999172                       # Percentage of idle cycles
system.switch_cpus7.Branches                   121979                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass         5328      0.59%      0.59% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu           549075     60.64%     61.23% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            3482      0.38%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              4      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     61.62% # Class of executed instruction
system.switch_cpus7.op_class::MemRead          201760     22.28%     83.90% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite         105773     11.68%     95.58% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess         39999      4.42%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            905421                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     10322741                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5020321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       305374                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          24664                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        13466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        11198                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq              14864                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4804973                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             14528                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            14528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2396059                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       444963                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2158256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3995                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           374741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          374741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        528037                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4262072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         9731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        63804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1429784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     13708817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        21881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        19169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        49136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         6920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        16950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         6986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        12333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         8301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        12686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15400308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       341632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       346564                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       252672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       382728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     59770368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    446011030                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       430272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       653848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       717376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1648248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       222336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       481352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       226816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       334728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       310528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       341576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              512472074                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3751327                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14103459                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.128614                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.885335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13751762     97.51%     97.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  53046      0.38%     97.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23247      0.16%     98.05% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  20750      0.15%     98.19% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  22352      0.16%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  17181      0.12%     98.47% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  31310      0.22%     98.70% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 181544      1.29%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   2267      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14103459                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
