0.7
2020.2
May 22 2024
19:03:11
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/pin_pon_buffer.v,1746534335,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/TESTBED/testbench_pin_pon_buffer.v,,pin_pon_buffer,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/TESTBED/testbench_pin_pon_buffer.v,1746455173,verilog,,,,clk_gen;testbench_pin_pon_buffer,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/VIVADO/DSP_in_VLSI_HW5_pin_pon_buffer_v1/DSP_in_VLSI_HW5_pin_pon_buffer_v1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
