git clone --depth 1 --no-tags https://github.com/SteveLRojas/TRS-80_CoCo_HDMI.git f:/verilog_sva_gh_scraper/data/full_repos/409838440
git clone --depth 1 --no-tags https://github.com/muhdhisham/Logic-Circuits-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/417372465
git clone --depth 1 --no-tags https://github.com/Hotwater17/SvarogSoC.git f:/verilog_sva_gh_scraper/data/full_repos/422512241
git clone --depth 1 --no-tags https://github.com/jara1998/8x8-Conway-s-Game-of-life.git f:/verilog_sva_gh_scraper/data/full_repos/419852843
git clone --depth 1 --no-tags https://github.com/Shihhaolin/Verification-of-single-port-RAM-with-SystemVerilog-and-UVM-.git f:/verilog_sva_gh_scraper/data/full_repos/423546711
git clone --depth 1 --no-tags https://github.com/Dr-TSNG/DigitalLogicAssignment.git f:/verilog_sva_gh_scraper/data/full_repos/425390002
git clone --depth 1 --no-tags https://github.com/lampn0/uart_vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/434129000
git clone --depth 1 --no-tags https://github.com/tugcantopaloglu/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/405024963
git clone --depth 1 --no-tags https://github.com/0xArt/Sine_Generator_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/412929931
git clone --depth 1 --no-tags https://github.com/rillomas/riscv-alu.git f:/verilog_sva_gh_scraper/data/full_repos/412812028
git clone --depth 1 --no-tags https://github.com/zchen665/ECE554Minilab.git f:/verilog_sva_gh_scraper/data/full_repos/409750743
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE554-Capstone.git f:/verilog_sva_gh_scraper/data/full_repos/417279263
git clone --depth 1 --no-tags https://github.com/chriswebbb/n-bit-unsigned-binary-sequential-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/421814013
git clone --depth 1 --no-tags https://github.com/Shihhaolin/Basic-Reference-of-Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/396211863
git clone --depth 1 --no-tags https://github.com/amiq-eda/example-projects-uvm-1.2_ubus.git f:/verilog_sva_gh_scraper/data/full_repos/424901370
git clone --depth 1 --no-tags https://github.com/EngRaff92/APB_SLAVE.git f:/verilog_sva_gh_scraper/data/full_repos/430211150
git clone --depth 1 --no-tags https://github.com/kavinxraj/IC2021.git f:/verilog_sva_gh_scraper/data/full_repos/408079338
git clone --depth 1 --no-tags https://github.com/ALI11-2000/RISC-V_Core.git f:/verilog_sva_gh_scraper/data/full_repos/407459325
git clone --depth 1 --no-tags https://github.com/tishi43/pyr_down.git f:/verilog_sva_gh_scraper/data/full_repos/406239602
git clone --depth 1 --no-tags https://github.com/Verdvana/Deserializer.git f:/verilog_sva_gh_scraper/data/full_repos/396817460
git clone --depth 1 --no-tags https://github.com/daviddavo/tfg_poc_noc.git f:/verilog_sva_gh_scraper/data/full_repos/435489009
git clone --depth 1 --no-tags https://github.com/sivareddykostam/Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/416262396
git clone --depth 1 --no-tags https://github.com/omerb97/Digital_Sys_Comp_Org_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/401071442
git clone --depth 1 --no-tags https://github.com/osnr/wiggly_ic_1.git f:/verilog_sva_gh_scraper/data/full_repos/418689589
git clone --depth 1 --no-tags https://github.com/fpgacademy/Lab_Exercises_OPAE.git f:/verilog_sva_gh_scraper/data/full_repos/421648710
git clone --depth 1 --no-tags https://github.com/lutong-z/riscv-decoder-gen.git f:/verilog_sva_gh_scraper/data/full_repos/415872379
git clone --depth 1 --no-tags https://github.com/FlexEasy/virtual-grand-piano.git f:/verilog_sva_gh_scraper/data/full_repos/438671002
git clone --depth 1 --no-tags https://github.com/DaleAndreoli/FPGA_video_game.git f:/verilog_sva_gh_scraper/data/full_repos/440389916
git clone --depth 1 --no-tags https://github.com/jmstein7/65c02_core.git f:/verilog_sva_gh_scraper/data/full_repos/424625465
git clone --depth 1 --no-tags https://github.com/skudlur/tic-tac-toe.git f:/verilog_sva_gh_scraper/data/full_repos/423203618
git clone --depth 1 --no-tags https://github.com/Campo87/Verilog-FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/426819200
git clone --depth 1 --no-tags https://github.com/Leomrlin/FJoin.git f:/verilog_sva_gh_scraper/data/full_repos/399665584
git clone --depth 1 --no-tags https://github.com/AdulisL/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/403181392
git clone --depth 1 --no-tags https://github.com/ruofan-he/redpitaya_PNR.git f:/verilog_sva_gh_scraper/data/full_repos/416243349
git clone --depth 1 --no-tags https://github.com/lnis-uofu/skywater_template.git f:/verilog_sva_gh_scraper/data/full_repos/406155277
git clone --depth 1 --no-tags https://github.com/danicax/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/403432960
git clone --depth 1 --no-tags https://github.com/EzraCharles/Ezra_Charles_Digital_Systems_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/425292929
git clone --depth 1 --no-tags https://github.com/ZHOUYong0530/FindRear.git f:/verilog_sva_gh_scraper/data/full_repos/406679271
git clone --depth 1 --no-tags https://github.com/ziruifu/DeepFreeze.git f:/verilog_sva_gh_scraper/data/full_repos/421284741
git clone --depth 1 --no-tags https://github.com/redchenjs/hxd32.git f:/verilog_sva_gh_scraper/data/full_repos/420666472
git clone --depth 1 --no-tags https://github.com/gilbertmike/game_of_life.git f:/verilog_sva_gh_scraper/data/full_repos/419908292
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/ALU-Verification-Environment.git f:/verilog_sva_gh_scraper/data/full_repos/398809282
git clone --depth 1 --no-tags https://github.com/Batucan2601/fpga_tools.git f:/verilog_sva_gh_scraper/data/full_repos/399822553
git clone --depth 1 --no-tags https://github.com/MarkReedZ/SystemVerilogTutorial.git f:/verilog_sva_gh_scraper/data/full_repos/423006088
git clone --depth 1 --no-tags https://github.com/brendancarr34/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/411834800
git clone --depth 1 --no-tags https://github.com/chinahuangyong/FpOC.git f:/verilog_sva_gh_scraper/data/full_repos/405903880
git clone --depth 1 --no-tags https://github.com/SuryaXOX/Digital-System-Design-and-Synthesis-Projects-PID.git f:/verilog_sva_gh_scraper/data/full_repos/434580445
git clone --depth 1 --no-tags https://github.com/KareemElozeiri/DigitalLogic.git f:/verilog_sva_gh_scraper/data/full_repos/439731992
git clone --depth 1 --no-tags https://github.com/elviswolcott/fpga-graphics.git f:/verilog_sva_gh_scraper/data/full_repos/436775536
git clone --depth 1 --no-tags https://github.com/RoaLogic/ahb3lite_error.git f:/verilog_sva_gh_scraper/data/full_repos/432472085
git clone --depth 1 --no-tags https://github.com/123deepikap/spi_avip-1.git f:/verilog_sva_gh_scraper/data/full_repos/418788877
git clone --depth 1 --no-tags https://github.com/jayantsakhare/ASYNCHRONOUS-FIFO-SVTB.git f:/verilog_sva_gh_scraper/data/full_repos/405662172
git clone --depth 1 --no-tags https://github.com/TimothyBaalman/Hardware-AI-Digit-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/407275608
git clone --depth 1 --no-tags https://github.com/ray0426/Pac-Man.git f:/verilog_sva_gh_scraper/data/full_repos/439246236
git clone --depth 1 --no-tags https://github.com/hypernyan/ecc_vlg.git f:/verilog_sva_gh_scraper/data/full_repos/407286678
git clone --depth 1 --no-tags https://github.com/OYounis/RTLblocks.git f:/verilog_sva_gh_scraper/data/full_repos/398334135
git clone --depth 1 --no-tags https://github.com/snowtothemax/ece554-minilab5.git f:/verilog_sva_gh_scraper/data/full_repos/411432592
git clone --depth 1 --no-tags https://github.com/OmarElsakka1/Stop-Watch.git f:/verilog_sva_gh_scraper/data/full_repos/404892097
git clone --depth 1 --no-tags https://github.com/osovv/mpsis-labs.git f:/verilog_sva_gh_scraper/data/full_repos/440136473
git clone --depth 1 --no-tags https://github.com/raytroop/vlsiverify.git f:/verilog_sva_gh_scraper/data/full_repos/427024919
git clone --depth 1 --no-tags https://github.com/nwkrix/FA_UVM_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/424160470
git clone --depth 1 --no-tags https://github.com/Shehab-Naga/Gray-Code-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/403399201
git clone --depth 1 --no-tags https://github.com/egeroglu/BilkentCS223Labs.git f:/verilog_sva_gh_scraper/data/full_repos/400412568
git clone --depth 1 --no-tags https://github.com/aabotaleb/SNAPE-FP.git f:/verilog_sva_gh_scraper/data/full_repos/420282556
git clone --depth 1 --no-tags https://github.com/saw235/sv_common_components.git f:/verilog_sva_gh_scraper/data/full_repos/396036190
git clone --depth 1 --no-tags https://github.com/Khadija411/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/416720998
git clone --depth 1 --no-tags https://github.com/GustavoRuedaEnriquez/bin-2c-decoder-sv.git f:/verilog_sva_gh_scraper/data/full_repos/412303607
git clone --depth 1 --no-tags https://github.com/permissiondhr/ResNet.git f:/verilog_sva_gh_scraper/data/full_repos/424938582
git clone --depth 1 --no-tags https://github.com/GianlucaDagostino/Trabajo_Titulo_SoC-RiscV.git f:/verilog_sva_gh_scraper/data/full_repos/407329262
git clone --depth 1 --no-tags https://github.com/nikoschatzi/Connect-Four.git f:/verilog_sva_gh_scraper/data/full_repos/399583325
git clone --depth 1 --no-tags https://github.com/Fabelifer2797/Vector-ASIP-for-image-encryption.git f:/verilog_sva_gh_scraper/data/full_repos/415185822
git clone --depth 1 --no-tags https://github.com/Momelez-Mchunu/EEE-WorkPackage6.git f:/verilog_sva_gh_scraper/data/full_repos/423614483
git clone --depth 1 --no-tags https://github.com/PratikNarkhede20/DMA_Controller_Assertion_Based_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/427904967
git clone --depth 1 --no-tags https://github.com/LordKanelsnegle/CrossyRobbers.git f:/verilog_sva_gh_scraper/data/full_repos/429895726
git clone --depth 1 --no-tags https://github.com/elYuma/miri-pd-Cores-SweRV-EH2-2.git f:/verilog_sva_gh_scraper/data/full_repos/412811671
git clone --depth 1 --no-tags https://github.com/dbli2000/6.111_Acoustic_Levitator.git f:/verilog_sva_gh_scraper/data/full_repos/436202772
git clone --depth 1 --no-tags https://github.com/RoaLogic/apb_error.git f:/verilog_sva_gh_scraper/data/full_repos/432471668
git clone --depth 1 --no-tags https://github.com/ignacioFernandez1/mips-final-arqui.git f:/verilog_sva_gh_scraper/data/full_repos/432819113
git clone --depth 1 --no-tags https://github.com/MenaMishriky/Pong-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/438007961
git clone --depth 1 --no-tags https://github.com/kitune-san/KFSDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/413090642
git clone --depth 1 --no-tags https://github.com/zzhang681/MLP-Hand-written-Pattern-Classifier-Model-on-DE-10-Lite-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/430252207
git clone --depth 1 --no-tags https://github.com/R2D2Power/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/439108387
git clone --depth 1 --no-tags https://github.com/AI-Vector-Accelerator/cv32e40x-soc.git f:/verilog_sva_gh_scraper/data/full_repos/438667025
git clone --depth 1 --no-tags https://github.com/Yantom1/digitation_course.git f:/verilog_sva_gh_scraper/data/full_repos/421391987
git clone --depth 1 --no-tags https://github.com/haberme42/arbiter_verification.git f:/verilog_sva_gh_scraper/data/full_repos/405615327
git clone --depth 1 --no-tags https://github.com/jradding10/YouShallNotPass.git f:/verilog_sva_gh_scraper/data/full_repos/400356922
git clone --depth 1 --no-tags https://github.com/UDXS/hdl-vlsi-exprs.git f:/verilog_sva_gh_scraper/data/full_repos/419579962
git clone --depth 1 --no-tags https://github.com/alerner-6502/NoC_partitioner.git f:/verilog_sva_gh_scraper/data/full_repos/441298087
git clone --depth 1 --no-tags https://github.com/skudlur/riscv-learn.git f:/verilog_sva_gh_scraper/data/full_repos/429672211
git clone --depth 1 --no-tags https://github.com/ff1211/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/437257148
git clone --depth 1 --no-tags https://github.com/chonein/Catch-me-if-You-Can-DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/397474834
git clone --depth 1 --no-tags https://github.com/SteveLRojas/TRS-80_MC-10_DragonBoard.git f:/verilog_sva_gh_scraper/data/full_repos/439487426
git clone --depth 1 --no-tags https://github.com/Dragon-Git/Design_Pattern.git f:/verilog_sva_gh_scraper/data/full_repos/405284225
git clone --depth 1 --no-tags https://github.com/eigenco/OPL3SPDIF.git f:/verilog_sva_gh_scraper/data/full_repos/419299007
git clone --depth 1 --no-tags https://github.com/HT12D/AXI_SPI_SLAVE.git f:/verilog_sva_gh_scraper/data/full_repos/412996804
git clone --depth 1 --no-tags https://github.com/bigdot123456/vlogRun.git f:/verilog_sva_gh_scraper/data/full_repos/402620724
git clone --depth 1 --no-tags https://github.com/jiru1997/design-and-verification-of-MCDF-phase2.git f:/verilog_sva_gh_scraper/data/full_repos/428956306
git clone --depth 1 --no-tags https://github.com/AdulisL/CSE-141L.git f:/verilog_sva_gh_scraper/data/full_repos/401204169
git clone --depth 1 --no-tags https://github.com/tapegun/Simple-SLC-3-CPU-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/411450684
git clone --depth 1 --no-tags https://github.com/N-O-O-B-Coder/State-Machine-based-Controller-For-Traffic-Signal.git f:/verilog_sva_gh_scraper/data/full_repos/397974139
