{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707569257237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707569257237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 15:47:37 2024 " "Processing started: Sat Feb 10 15:47:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707569257237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569257237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LastProject -c LastProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off LastProject -c LastProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569257237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707569257558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707569257558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench/testbench.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/testbench/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "processor/sign_extend.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "processor/shift_left_2.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "processor/register_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "processor/mips.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_block.v(21) " "Verilog HDL information at memory_block.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707569262819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "processor/instruction_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "processor/control_unit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "processor/alu_control.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor/alu.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/zerobit_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/zerobit_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 zerobit_32bit " "Found entity 1: zerobit_32bit" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "32bits/xor_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/sub_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/sub_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32bit " "Found entity 1: sub_32bit" {  } { { "32bits/sub_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/sub_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "32bits/or_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/not_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/not_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "32bits/not_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/not_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "32bits/nor_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "32bits/mux_8x1.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "32bits/mux_2x1.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/lessthan_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/lessthan_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 lessthan_32bit " "Found entity 1: lessthan_32bit" {  } { { "32bits/lessthan_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/lessthan_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/fulladder_cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/fulladder_cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_cla_32bit " "Found entity 1: fulladder_cla_32bit" {  } { { "32bits/fulladder_cla_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bits/and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bits/and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "32bits/and_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bits/fulladder_cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 4bits/fulladder_cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_cla_4bit " "Found entity 1: fulladder_cla_4bit" {  } { { "4bits/fulladder_cla_4bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bits/xor_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 1bits/xor_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_1bit " "Found entity 1: xor_1bit" {  } { { "1bits/xor_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/xor_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bits/or_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 1bits/or_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_1bit " "Found entity 1: or_1bit" {  } { { "1bits/or_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/or_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bits/not_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 1bits/not_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_1bit " "Found entity 1: not_1bit" {  } { { "1bits/not_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/not_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bits/nor_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 1bits/nor_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_1bit " "Found entity 1: nor_1bit" {  } { { "1bits/nor_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/nor_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bits/fulladder_cla_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 1bits/fulladder_cla_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_cla_1bit " "Found entity 1: fulladder_cla_1bit" {  } { { "1bits/fulladder_cla_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/fulladder_cla_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bits/fulladder_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 1bits/fulladder_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1bit " "Found entity 1: fulladder_1bit" {  } { { "1bits/fulladder_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/fulladder_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bits/and_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file 1bits/and_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_1bit " "Found entity 1: and_1bit" {  } { { "1bits/and_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/and_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707569262846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569262846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeRegister mips.v(41) " "Verilog HDL Implicit Net warning at mips.v(41): created implicit net for \"writeRegister\"" {  } { { "processor/mips.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out mips.v(59) " "Verilog HDL Implicit Net warning at mips.v(59): created implicit net for \"c_out\"" {  } { { "processor/mips.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or1 zerobit_32bit.v(8) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(8): created implicit net for \"or1\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or2 zerobit_32bit.v(9) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(9): created implicit net for \"or2\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or3 zerobit_32bit.v(10) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(10): created implicit net for \"or3\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or4 zerobit_32bit.v(11) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(11): created implicit net for \"or4\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or5 zerobit_32bit.v(12) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(12): created implicit net for \"or5\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or6 zerobit_32bit.v(13) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(13): created implicit net for \"or6\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or7 zerobit_32bit.v(14) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(14): created implicit net for \"or7\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or8 zerobit_32bit.v(15) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(15): created implicit net for \"or8\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or9 zerobit_32bit.v(16) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(16): created implicit net for \"or9\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or10 zerobit_32bit.v(17) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(17): created implicit net for \"or10\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or11 zerobit_32bit.v(18) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(18): created implicit net for \"or11\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or12 zerobit_32bit.v(19) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(19): created implicit net for \"or12\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or13 zerobit_32bit.v(20) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(20): created implicit net for \"or13\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or14 zerobit_32bit.v(21) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(21): created implicit net for \"or14\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or15 zerobit_32bit.v(22) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(22): created implicit net for \"or15\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or16 zerobit_32bit.v(23) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(23): created implicit net for \"or16\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or17 zerobit_32bit.v(24) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(24): created implicit net for \"or17\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or18 zerobit_32bit.v(25) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(25): created implicit net for \"or18\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or19 zerobit_32bit.v(26) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(26): created implicit net for \"or19\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or20 zerobit_32bit.v(27) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(27): created implicit net for \"or20\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or21 zerobit_32bit.v(28) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(28): created implicit net for \"or21\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or22 zerobit_32bit.v(29) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(29): created implicit net for \"or22\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or23 zerobit_32bit.v(30) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(30): created implicit net for \"or23\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or24 zerobit_32bit.v(31) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(31): created implicit net for \"or24\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or25 zerobit_32bit.v(32) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(32): created implicit net for \"or25\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or26 zerobit_32bit.v(33) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(33): created implicit net for \"or26\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or27 zerobit_32bit.v(34) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(34): created implicit net for \"or27\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or28 zerobit_32bit.v(35) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(35): created implicit net for \"or28\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or29 zerobit_32bit.v(36) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(36): created implicit net for \"or29\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or30 zerobit_32bit.v(37) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(37): created implicit net for \"or30\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or31 zerobit_32bit.v(38) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(38): created implicit net for \"or31\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or32 zerobit_32bit.v(39) " "Verilog HDL Implicit Net warning at zerobit_32bit.v(39): created implicit net for \"or32\"" {  } { { "32bits/zerobit_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/zerobit_32bit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_not mux_2x1.v(51) " "Verilog HDL Implicit Net warning at mux_2x1.v(51): created implicit net for \"sel_not\"" {  } { { "32bits/mux_2x1.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/mux_2x1.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out lessthan_32bit.v(6) " "Verilog HDL Implicit Net warning at lessthan_32bit.v(6): created implicit net for \"c_out\"" {  } { { "32bits/lessthan_32bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/lessthan_32bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_output xor_1bit.v(3) " "Verilog HDL Implicit Net warning at xor_1bit.v(3): created implicit net for \"and1_output\"" {  } { { "1bits/xor_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/xor_1bit.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2_output xor_1bit.v(4) " "Verilog HDL Implicit Net warning at xor_1bit.v(4): created implicit net for \"and2_output\"" {  } { { "1bits/xor_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/xor_1bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3_output xor_1bit.v(5) " "Verilog HDL Implicit Net warning at xor_1bit.v(5): created implicit net for \"and3_output\"" {  } { { "1bits/xor_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/xor_1bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4_output xor_1bit.v(6) " "Verilog HDL Implicit Net warning at xor_1bit.v(6): created implicit net for \"and4_output\"" {  } { { "1bits/xor_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/xor_1bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_xor1 fulladder_cla_1bit.v(4) " "Verilog HDL Implicit Net warning at fulladder_cla_1bit.v(4): created implicit net for \"out_xor1\"" {  } { { "1bits/fulladder_cla_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/fulladder_cla_1bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_and1 fulladder_cla_1bit.v(6) " "Verilog HDL Implicit Net warning at fulladder_cla_1bit.v(6): created implicit net for \"out_and1\"" {  } { { "1bits/fulladder_cla_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/fulladder_cla_1bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_and2 fulladder_cla_1bit.v(7) " "Verilog HDL Implicit Net warning at fulladder_cla_1bit.v(7): created implicit net for \"out_and2\"" {  } { { "1bits/fulladder_cla_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/fulladder_cla_1bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_xor1 fulladder_1bit.v(3) " "Verilog HDL Implicit Net warning at fulladder_1bit.v(3): created implicit net for \"out_xor1\"" {  } { { "1bits/fulladder_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/fulladder_1bit.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_and1 fulladder_1bit.v(5) " "Verilog HDL Implicit Net warning at fulladder_1bit.v(5): created implicit net for \"out_and1\"" {  } { { "1bits/fulladder_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/fulladder_1bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_and2 fulladder_1bit.v(6) " "Verilog HDL Implicit Net warning at fulladder_1bit.v(6): created implicit net for \"out_and2\"" {  } { { "1bits/fulladder_1bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/fulladder_1bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707569262879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeRegister mips.v(41) " "Verilog HDL or VHDL warning at mips.v(41): object \"writeRegister\" assigned a value but never read" {  } { { "processor/mips.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707569262881 "|mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 mips.v(41) " "Verilog HDL assignment warning at mips.v(41): truncated value with size 5 to match size of target (1)" {  } { { "processor/mips.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707569262881 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_block instruction_block:ib " "Elaborating entity \"instruction_block\" for hierarchy \"instruction_block:ib\"" {  } { { "processor/mips.v" "ib" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262881 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.data_a 0 instruction_block.v(6) " "Net \"instructionMemory.data_a\" at instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "processor/instruction_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707569262882 "|mips|instruction_block:ib"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.waddr_a 0 instruction_block.v(6) " "Net \"instructionMemory.waddr_a\" at instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "processor/instruction_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707569262882 "|mips|instruction_block:ib"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.we_a 0 instruction_block.v(6) " "Net \"instructionMemory.we_a\" at instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "processor/instruction_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707569262882 "|mips|instruction_block:ib"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "processor/mips.v" "cu" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:rb " "Elaborating entity \"register_block\" for hierarchy \"register_block:rb\"" {  } { { "processor/mips.v" "rb" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262883 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(24) " "Verilog HDL warning at register_block.v(24): ignoring unsupported system task" {  } { { "processor/register_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/register_block.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1707569262883 "|mips|register_block:rb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:se " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:se\"" {  } { { "processor/mips.v" "se" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:au " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:au\"" {  } { { "processor/mips.v" "au" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "processor/mips.v" "alu1" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit alu:alu1\|and_32bit:and32 " "Elaborating entity \"and_32bit\" for hierarchy \"alu:alu1\|and_32bit:and32\"" {  } { { "processor/alu.v" "and32" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_1bit alu:alu1\|and_32bit:and32\|and_1bit:and0 " "Elaborating entity \"and_1bit\" for hierarchy \"alu:alu1\|and_32bit:and32\|and_1bit:and0\"" {  } { { "32bits/and_32bit.v" "and0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/and_32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit alu:alu1\|or_32bit:or32 " "Elaborating entity \"or_32bit\" for hierarchy \"alu:alu1\|or_32bit:or32\"" {  } { { "processor/alu.v" "or32" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_1bit alu:alu1\|or_32bit:or32\|or_1bit:or0 " "Elaborating entity \"or_1bit\" for hierarchy \"alu:alu1\|or_32bit:or32\|or_1bit:or0\"" {  } { { "32bits/or_32bit.v" "or0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/or_32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32bit alu:alu1\|sub_32bit:sub32 " "Elaborating entity \"sub_32bit\" for hierarchy \"alu:alu1\|sub_32bit:sub32\"" {  } { { "processor/alu.v" "sub32" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32bit alu:alu1\|sub_32bit:sub32\|not_32bit:not32 " "Elaborating entity \"not_32bit\" for hierarchy \"alu:alu1\|sub_32bit:sub32\|not_32bit:not32\"" {  } { { "32bits/sub_32bit.v" "not32" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/sub_32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1bit alu:alu1\|sub_32bit:sub32\|not_32bit:not32\|not_1bit:not0 " "Elaborating entity \"not_1bit\" for hierarchy \"alu:alu1\|sub_32bit:sub32\|not_32bit:not32\|not_1bit:not0\"" {  } { { "32bits/not_32bit.v" "not0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/not_32bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_cla_32bit alu:alu1\|sub_32bit:sub32\|fulladder_cla_32bit:fa1 " "Elaborating entity \"fulladder_cla_32bit\" for hierarchy \"alu:alu1\|sub_32bit:sub32\|fulladder_cla_32bit:fa1\"" {  } { { "32bits/sub_32bit.v" "fa1" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/sub_32bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_cla_4bit alu:alu1\|sub_32bit:sub32\|fulladder_cla_32bit:fa1\|fulladder_cla_4bit:fa0 " "Elaborating entity \"fulladder_cla_4bit\" for hierarchy \"alu:alu1\|sub_32bit:sub32\|fulladder_cla_32bit:fa1\|fulladder_cla_4bit:fa0\"" {  } { { "32bits/fulladder_cla_32bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262911 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 fulladder_cla_4bit.v(17) " "Verilog HDL warning at fulladder_cla_4bit.v(17): actual bit length 4 differs from formal bit length 1" {  } { { "4bits/fulladder_cla_4bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1707569262911 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 fulladder_cla_4bit.v(23) " "Verilog HDL warning at fulladder_cla_4bit.v(23): actual bit length 4 differs from formal bit length 1" {  } { { "4bits/fulladder_cla_4bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1707569262911 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 fulladder_cla_4bit.v(32) " "Verilog HDL warning at fulladder_cla_4bit.v(32): actual bit length 4 differs from formal bit length 1" {  } { { "4bits/fulladder_cla_4bit.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1707569262911 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_cla_1bit alu:alu1\|sub_32bit:sub32\|fulladder_cla_32bit:fa1\|fulladder_cla_4bit:fa0\|fulladder_cla_1bit:fa0 " "Elaborating entity \"fulladder_cla_1bit\" for hierarchy \"alu:alu1\|sub_32bit:sub32\|fulladder_cla_32bit:fa1\|fulladder_cla_4bit:fa0\|fulladder_cla_1bit:fa0\"" {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_1bit alu:alu1\|sub_32bit:sub32\|fulladder_cla_32bit:fa1\|fulladder_cla_4bit:fa0\|fulladder_cla_1bit:fa0\|xor_1bit:xor1 " "Elaborating entity \"xor_1bit\" for hierarchy \"alu:alu1\|sub_32bit:sub32\|fulladder_cla_32bit:fa1\|fulladder_cla_4bit:fa0\|fulladder_cla_1bit:fa0\|xor_1bit:xor1\"" {  } { { "1bits/fulladder_cla_1bit.v" "xor1" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/1bits/fulladder_cla_1bit.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569262912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lessthan_32bit alu:alu1\|lessthan_32bit:lt32 " "Elaborating entity \"lessthan_32bit\" for hierarchy \"alu:alu1\|lessthan_32bit:lt32\"" {  } { { "processor/alu.v" "lt32" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569263055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerobit_32bit alu:alu1\|zerobit_32bit:zerobit32 " "Elaborating entity \"zerobit_32bit\" for hierarchy \"alu:alu1\|zerobit_32bit:zerobit32\"" {  } { { "processor/alu.v" "zerobit32" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569263352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 alu:alu1\|mux_8x1:mux " "Elaborating entity \"mux_8x1\" for hierarchy \"alu:alu1\|mux_8x1:mux\"" {  } { { "processor/alu.v" "mux" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569263354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 alu:alu1\|mux_8x1:mux\|mux_2x1:mux1 " "Elaborating entity \"mux_2x1\" for hierarchy \"alu:alu1\|mux_8x1:mux\|mux_2x1:mux1\"" {  } { { "32bits/mux_8x1.v" "mux1" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/mux_8x1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569263355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:sl2 " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:sl2\"" {  } { { "processor/mips.v" "sl2" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569263590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:mb " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:mb\"" {  } { { "processor/mips.v" "mb" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569263815 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(33) " "Verilog HDL warning at memory_block.v(33): ignoring unsupported system task" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data memory_block.v(21) " "Verilog HDL Always Construct warning at memory_block.v(21): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] memory_block.v(21) " "Inferred latch for \"read_data\[0\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] memory_block.v(21) " "Inferred latch for \"read_data\[1\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] memory_block.v(21) " "Inferred latch for \"read_data\[2\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] memory_block.v(21) " "Inferred latch for \"read_data\[3\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] memory_block.v(21) " "Inferred latch for \"read_data\[4\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] memory_block.v(21) " "Inferred latch for \"read_data\[5\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] memory_block.v(21) " "Inferred latch for \"read_data\[6\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] memory_block.v(21) " "Inferred latch for \"read_data\[7\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] memory_block.v(21) " "Inferred latch for \"read_data\[8\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] memory_block.v(21) " "Inferred latch for \"read_data\[9\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] memory_block.v(21) " "Inferred latch for \"read_data\[10\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] memory_block.v(21) " "Inferred latch for \"read_data\[11\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] memory_block.v(21) " "Inferred latch for \"read_data\[12\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] memory_block.v(21) " "Inferred latch for \"read_data\[13\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] memory_block.v(21) " "Inferred latch for \"read_data\[14\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] memory_block.v(21) " "Inferred latch for \"read_data\[15\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] memory_block.v(21) " "Inferred latch for \"read_data\[16\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] memory_block.v(21) " "Inferred latch for \"read_data\[17\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] memory_block.v(21) " "Inferred latch for \"read_data\[18\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263816 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] memory_block.v(21) " "Inferred latch for \"read_data\[19\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] memory_block.v(21) " "Inferred latch for \"read_data\[20\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] memory_block.v(21) " "Inferred latch for \"read_data\[21\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] memory_block.v(21) " "Inferred latch for \"read_data\[22\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] memory_block.v(21) " "Inferred latch for \"read_data\[23\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] memory_block.v(21) " "Inferred latch for \"read_data\[24\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] memory_block.v(21) " "Inferred latch for \"read_data\[25\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] memory_block.v(21) " "Inferred latch for \"read_data\[26\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] memory_block.v(21) " "Inferred latch for \"read_data\[27\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] memory_block.v(21) " "Inferred latch for \"read_data\[28\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] memory_block.v(21) " "Inferred latch for \"read_data\[29\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] memory_block.v(21) " "Inferred latch for \"read_data\[30\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] memory_block.v(21) " "Inferred latch for \"read_data\[31\]\" at memory_block.v(21)" {  } { { "processor/memory_block.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/memory_block.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569263817 "|mips|memory_block:mb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263906 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa7" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 185 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263907 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263908 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa6" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 148 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263908 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263909 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa5" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 117 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263909 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263910 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa4" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 89 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263910 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263911 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa3" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 65 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263911 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263912 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa2" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 46 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263912 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263913 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa1" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263913 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263915 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa0 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263915 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263916 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa7" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 185 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263917 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263917 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa6" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 148 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263917 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263920 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa5" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 117 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263920 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263921 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa4" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 89 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263921 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263922 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa3" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 65 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263922 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263923 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa2" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 46 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263923 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263924 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa1" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263924 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263926 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa0 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263926 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263957 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa7" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 185 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263957 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263958 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa6" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 148 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263958 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263959 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa5" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 117 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263959 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263961 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa4" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 89 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263961 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263962 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa3" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 65 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263962 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263963 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa2" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 46 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263963 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263965 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa1" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263965 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263966 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa0 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263966 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263968 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa7" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 185 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263968 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263970 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa6" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 148 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263970 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263971 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa5" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 117 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263971 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263972 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa4" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 89 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263972 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263974 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa3" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 65 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263974 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263975 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa2" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 46 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263975 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263977 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa1" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263977 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263978 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 fa0 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "32bits/fulladder_cla_32bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/fulladder_cla_32bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1707569263978 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 fa1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "32bits/sub_32bit.v" "fa1" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/32bits/sub_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263978 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263982 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263983 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263985 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263986 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263987 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263989 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 fa0 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"fa0\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "4bits/fulladder_cla_4bit.v" "fa0" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/4bits/fulladder_cla_4bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1707569263990 "|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707569264752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amete/Downloads/cc/cc/LastProject/output_files/LastProject.map.smsg " "Generated suppressed messages file C:/Users/amete/Downloads/cc/cc/LastProject/output_files/LastProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569264886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707569265365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707569265365 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "processor/mips.v" "" { Text "C:/Users/amete/Downloads/cc/cc/LastProject/processor/mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707569265514 "|mips|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707569265514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707569265514 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707569265514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707569265514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707569265539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 10 15:47:45 2024 " "Processing ended: Sat Feb 10 15:47:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707569265539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707569265539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707569265539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707569265539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707569269126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707569269126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 15:47:48 2024 " "Processing started: Sat Feb 10 15:47:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707569269126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707569269126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LastProject -c LastProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LastProject -c LastProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707569269126 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707569269985 ""}
{ "Info" "0" "" "Project  = LastProject" {  } {  } 0 0 "Project  = LastProject" 0 0 "Fitter" 0 0 1707569269985 ""}
{ "Info" "0" "" "Revision = LastProject" {  } {  } 0 0 "Revision = LastProject" 0 0 "Fitter" 0 0 1707569269986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707569270119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707569270119 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LastProject 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"LastProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707569270126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707569270168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707569270168 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707569270570 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707569270625 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707569270878 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1707569271094 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1707569276460 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707569276479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707569276506 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707569276506 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707569276506 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707569276507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707569276507 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707569276507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707569276507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707569276507 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707569276507 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707569276516 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LastProject.sdc " "Synopsys Design Constraints File file not found: 'LastProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707569280630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707569280631 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1707569280631 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1707569280631 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707569280632 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1707569280632 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707569280632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707569280638 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1707569280693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707569282519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707569283981 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707569284383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707569284383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707569285103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/amete/Downloads/cc/cc/LastProject/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707569288521 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707569288521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707569288717 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1707569288717 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707569288717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707569288721 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707569290494 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707569290529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707569290803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707569290803 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707569291249 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707569292222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amete/Downloads/cc/cc/LastProject/output_files/LastProject.fit.smsg " "Generated suppressed messages file C:/Users/amete/Downloads/cc/cc/LastProject/output_files/LastProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707569292438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7413 " "Peak virtual memory: 7413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707569292902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 10 15:48:12 2024 " "Processing ended: Sat Feb 10 15:48:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707569292902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707569292902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707569292902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707569292902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707569294100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707569294101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 15:48:14 2024 " "Processing started: Sat Feb 10 15:48:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707569294101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707569294101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LastProject -c LastProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LastProject -c LastProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707569294101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707569294604 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707569301517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707569301886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 10 15:48:21 2024 " "Processing ended: Sat Feb 10 15:48:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707569301886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707569301886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707569301886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707569301886 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707569302564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707569303091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707569303091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 15:48:22 2024 " "Processing started: Sat Feb 10 15:48:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707569303091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707569303091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LastProject -c LastProject " "Command: quartus_sta LastProject -c LastProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707569303091 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707569303182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707569303558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707569303558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707569303591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707569303592 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LastProject.sdc " "Synopsys Design Constraints File file not found: 'LastProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707569304004 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707569304004 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1707569304004 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1707569304004 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707569304005 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707569304005 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707569304006 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1707569304011 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707569304013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304027 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707569304030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707569304065 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707569304759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707569304808 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1707569304808 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1707569304808 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707569304809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569304819 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707569304822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707569305006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707569305362 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707569305385 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1707569305386 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1707569305387 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707569305387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305395 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707569305397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707569305502 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1707569305503 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1707569305503 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707569305503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707569305513 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707569305876 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707569305877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5238 " "Peak virtual memory: 5238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707569305915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 10 15:48:25 2024 " "Processing ended: Sat Feb 10 15:48:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707569305915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707569305915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707569305915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707569305915 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707569306962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707569306962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 15:48:26 2024 " "Processing started: Sat Feb 10 15:48:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707569306962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707569306962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LastProject -c LastProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LastProject -c LastProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707569306962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707569307679 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LastProject.vo C:/Users/amete/Downloads/cc/cc/LastProject/simulation/modelsim/ simulation " "Generated file LastProject.vo in folder \"C:/Users/amete/Downloads/cc/cc/LastProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1707569307694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707569307730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 10 15:48:27 2024 " "Processing ended: Sat Feb 10 15:48:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707569307730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707569307730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707569307730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707569307730 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus Prime Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707569308396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707569339047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707569339047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 15:48:58 2024 " "Processing started: Sat Feb 10 15:48:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707569339047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1707569339047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp LastProject -c LastProject --netlist_type=sgate " "Command: quartus_npp LastProject -c LastProject --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1707569339047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1707569339190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707569339473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 10 15:48:59 2024 " "Processing ended: Sat Feb 10 15:48:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707569339473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707569339473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707569339473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1707569339473 ""}
