Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov  7 12:31:18 2018
| Host         : xsjapps53 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
| Design       : top_level
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4861 |     0 |    274080 |  1.77 |
|   LUT as Logic             | 4345 |     0 |    274080 |  1.59 |
|   LUT as Memory            |  516 |     0 |    144000 |  0.36 |
|     LUT as Distributed RAM |  144 |     0 |           |       |
|     LUT as Shift Register  |  372 |     0 |           |       |
| CLB Registers              | 6651 |     0 |    548160 |  1.21 |
|   Register as Flip Flop    | 6651 |     0 |    548160 |  1.21 |
|   Register as Latch        |    0 |     0 |    548160 |  0.00 |
| CARRY8                     |   57 |     0 |     34260 |  0.17 |
| F7 Muxes                   |   75 |     0 |    137040 |  0.05 |
| F8 Muxes                   |   20 |     0 |     68520 |  0.03 |
| F9 Muxes                   |    0 |     0 |     34260 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 106   |          Yes |           - |          Set |
| 309   |          Yes |           - |        Reset |
| 146   |          Yes |         Set |            - |
| 6090  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       | 1132 |     0 |     34260 |  3.30 |
|   CLBL                                    |  534 |     0 |           |       |
|   CLBM                                    |  598 |     0 |           |       |
| LUT as Logic                              | 4345 |     0 |    274080 |  1.59 |
|   using O5 output only                    |  142 |       |           |       |
|   using O6 output only                    | 3463 |       |           |       |
|   using O5 and O6                         |  740 |       |           |       |
| LUT as Memory                             |  516 |     0 |    144000 |  0.36 |
|   LUT as Distributed RAM                  |  144 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |  144 |       |           |       |
|   LUT as Shift Register                   |  372 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |  136 |       |           |       |
|     using O5 and O6                       |  236 |       |           |       |
| LUT Flip Flop Pairs                       | 2393 |     0 |    274080 |  0.87 |
|   fully used LUT-FF pairs                 |  513 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 1814 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1382 |       |           |       |
| Unique Control Sets                       |  302 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  4.5 |     0 |       912 |  0.49 |
|   RAMB36/FIFO*    |    4 |     0 |       912 |  0.44 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    1 |     0 |      1824 |  0.05 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       404 |  0.50 |
|   BUFGCE             |    1 |     0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6090 |            Register |
| LUT6     | 2105 |                 CLB |
| LUT5     |  929 |                 CLB |
| LUT3     |  803 |                 CLB |
| LUT4     |  715 |                 CLB |
| LUT2     |  429 |                 CLB |
| SRL16E   |  341 |                 CLB |
| FDCE     |  309 |            Register |
| SRLC32E  |  265 |                 CLB |
| RAMD32   |  252 |                 CLB |
| FDSE     |  146 |            Register |
| FDPE     |  106 |            Register |
| LUT1     |  104 |                 CLB |
| MUXF7    |   75 |                 CLB |
| CARRY8   |   57 |                 CLB |
| RAMS32   |   36 |                 CLB |
| MUXF8    |   20 |                 CLB |
| RAMB36E2 |    4 |           Block Ram |
| SRLC16E  |    2 |                 CLB |
| RAMB18E2 |    1 |           Block Ram |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_1              |    1 |
| design_1_system_ila_0_0      |    1 |
| design_1_proc_sys_reset_0_0  |    1 |
| design_1_axi_gpio_0_0        |    1 |
| design_1_auto_pc_1           |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_1           |    1 |
| design_1_auto_ds_0           |    1 |
| dbg_hub                      |    1 |
| axi_gpio_0                   |    1 |
+------------------------------+------+


