$date
	Sat Apr 15 16:52:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MULTIPLIER_tb $end
$var wire 8 ! Result [7:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ SL $end
$var reg 1 % clk $end
$var reg 1 & ready $end
$var reg 1 ' reset $end
$scope module multiplier $end
$var wire 4 ( A [3:0] $end
$var wire 4 ) B [3:0] $end
$var wire 1 $ SL $end
$var wire 1 % clk $end
$var wire 1 & ready $end
$var wire 1 ' reset $end
$var wire 4 * Selector_Out [3:0] $end
$var wire 3 + SIPO0_out [2:0] $end
$var wire 8 , R [7:0] $end
$var wire 1 - PISO0_out $end
$var wire 4 . PIPO1_out [3:0] $end
$var wire 4 / PIPO0_out [3:0] $end
$var wire 1 0 Carry_Out $end
$var wire 4 1 Bit_Wise_X_Out [3:0] $end
$var wire 4 2 Adder_Out [3:0] $end
$scope module adder0 $end
$var wire 4 3 sum [3:0] $end
$var wire 1 0 carry_out $end
$var wire 3 4 carry [2:0] $end
$var wire 4 5 b [3:0] $end
$var wire 4 6 a [3:0] $end
$scope module add1 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 carry $end
$var wire 1 : sum $end
$upscope $end
$scope module add2 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = carry $end
$var wire 1 > cin $end
$var wire 1 ? sum $end
$upscope $end
$scope module add3 $end
$var wire 1 @ a $end
$var wire 1 A b $end
$var wire 1 B carry $end
$var wire 1 C cin $end
$var wire 1 D sum $end
$upscope $end
$scope module add4 $end
$var wire 1 E a $end
$var wire 1 F b $end
$var wire 1 0 carry $end
$var wire 1 G cin $end
$var wire 1 H sum $end
$upscope $end
$upscope $end
$scope module bitwise0 $end
$var wire 4 I Out [3:0] $end
$var wire 1 - SEL $end
$var wire 4 J A [3:0] $end
$var reg 4 K O [3:0] $end
$upscope $end
$scope module pipo0 $end
$var wire 4 L D [3:0] $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var wire 4 M Q [3:0] $end
$scope module ff0 $end
$var wire 1 N D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 O q $end
$upscope $end
$scope module ff1 $end
$var wire 1 P D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 Q q $end
$upscope $end
$scope module ff2 $end
$var wire 1 R D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 S q $end
$upscope $end
$scope module ff3 $end
$var wire 1 T D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 U q $end
$upscope $end
$upscope $end
$scope module pipo1 $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var wire 4 V Q [3:0] $end
$var wire 4 W D [3:0] $end
$scope module ff0 $end
$var wire 1 X D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 Y q $end
$upscope $end
$scope module ff1 $end
$var wire 1 Z D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 [ q $end
$upscope $end
$scope module ff2 $end
$var wire 1 \ D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 ] q $end
$upscope $end
$scope module ff3 $end
$var wire 1 ^ D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 _ q $end
$upscope $end
$upscope $end
$scope module piso0 $end
$var wire 4 ` I [3:0] $end
$var wire 1 $ SL $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var wire 1 - Q_out $end
$var reg 4 a Q [3:0] $end
$upscope $end
$scope module selector0 $end
$var wire 4 b A [3:0] $end
$var wire 4 c Out [3:0] $end
$var wire 1 & SEL $end
$var reg 4 d O [3:0] $end
$upscope $end
$scope module sipo0 $end
$var wire 1 e I $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var wire 3 f Q [2:0] $end
$scope module ffd0 $end
$var wire 1 e D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 g q $end
$upscope $end
$scope module ffd1 $end
$var wire 1 h D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 i q $end
$upscope $end
$scope module ffd2 $end
$var wire 1 j D $end
$var wire 1 % clk $end
$var wire 1 ' reset $end
$var reg 1 k q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
xk
xj
xi
xh
xg
bx f
xe
b0 d
b0 c
bx b
bx a
b1111 `
x_
0^
x]
0\
x[
0Z
xY
0X
b0 W
bx V
xU
1T
xS
1R
xQ
1P
xO
1N
bx M
b1111 L
bx K
bx J
bx I
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
x0
bx /
bx .
x-
bx ,
bx +
b0 *
b1111 )
b1111 (
0'
0&
0%
1$
b1111 #
b1111 "
bx !
$end
#1
00
1H
0G
0B
1D
0C
b111 b
0=
1e
1?
b1111xxx !
b1111xxx ,
b1111 2
b1111 3
1:
0>
1E
1@
1;
17
b0 4
09
b1111 1
b1111 6
b1111 I
b1111 K
1-
08
0<
0A
0F
1O
1Q
1S
b1111 /
b1111 J
b1111 M
1U
b1111 a
0Y
0[
0]
b0 .
b0 5
b0 V
0_
1%
#2
1\
1Z
1X
b111 *
b111 W
b111 c
b111 d
0%
1&
0$
#3
1^
0\
1Z
10
b1011 *
b1011 W
b1011 c
b1011 d
0H
b1011 b
1G
1C
1D
1B
1=
0e
1>
b110 2
b110 3
0:
b111 4
19
1h
1A
1<
18
b101101xx !
b101101xx ,
b1xx +
b1xx f
1g
1]
1[
b111 .
b111 5
b111 V
1Y
b111 a
1%
#4
0%
#5
1\
0Z
b1101 *
b1101 W
b1101 c
b1101 d
b1101 b
0D
b1010 2
b1010 3
1H
0A
1F
0h
1j
b11 a
0]
b1011 .
b1011 5
b1011 V
1_
0g
b1101001x !
b1101001x ,
b1x +
b1x f
1i
1%
#6
0%
#7
1Z
0X
b1110 *
b1110 W
b1110 c
b1110 d
b1110 b
1D
b1100 2
b1100 3
0?
0j
1A
0<
1k
b11100001 !
b11100001 ,
b1 +
b1 f
0i
1]
b1101 .
b1101 5
b1101 V
0[
b1 a
1%
#8
0%
#9
0^
00
0G
1\
1Z
0B
0C
1X
1H
1D
0=
b111 *
b111 W
b111 c
b111 d
b111 b
0E
0@
0;
07
0e
0>
1?
b0 1
b0 6
b0 I
b0 K
b1110 2
b1110 3
0:
b0 4
09
0-
08
1<
b0 a
0Y
b1110 .
b1110 5
b1110 V
1[
b1110000 !
b1110000 ,
b0 +
b0 f
0k
1%
