DECL|ADC_CLOCKPRESCALER_PCLK_DIV1|macro|ADC_CLOCKPRESCALER_PCLK_DIV1
DECL|ADC_CLOCKPRESCALER_PCLK_DIV2|macro|ADC_CLOCKPRESCALER_PCLK_DIV2
DECL|ADC_CLOCKPRESCALER_PCLK_DIV4|macro|ADC_CLOCKPRESCALER_PCLK_DIV4
DECL|ADC_CLOCKPRESCALER_PCLK_DIV6|macro|ADC_CLOCKPRESCALER_PCLK_DIV6
DECL|ADC_CLOCKPRESCALER_PCLK_DIV8|macro|ADC_CLOCKPRESCALER_PCLK_DIV8
DECL|ADC_CLOCK_ASYNC|macro|ADC_CLOCK_ASYNC
DECL|ADC_EXTERNALTRIG0_T6_TRGO|macro|ADC_EXTERNALTRIG0_T6_TRGO
DECL|ADC_EXTERNALTRIG1_T21_CC2|macro|ADC_EXTERNALTRIG1_T21_CC2
DECL|ADC_EXTERNALTRIG2_T2_TRGO|macro|ADC_EXTERNALTRIG2_T2_TRGO
DECL|ADC_EXTERNALTRIG3_T2_CC4|macro|ADC_EXTERNALTRIG3_T2_CC4
DECL|ADC_EXTERNALTRIG4_T22_TRGO|macro|ADC_EXTERNALTRIG4_T22_TRGO
DECL|ADC_EXTERNALTRIG7_EXT_IT11|macro|ADC_EXTERNALTRIG7_EXT_IT11
DECL|ADC_EXTERNALTRIG_EDGE_FALLING|macro|ADC_EXTERNALTRIG_EDGE_FALLING
DECL|ADC_EXTERNALTRIG_EDGE_NONE|macro|ADC_EXTERNALTRIG_EDGE_NONE
DECL|ADC_EXTERNALTRIG_EDGE_RISINGFALLING|macro|ADC_EXTERNALTRIG_EDGE_RISINGFALLING
DECL|ADC_EXTERNALTRIG_EDGE_RISING|macro|ADC_EXTERNALTRIG_EDGE_RISING
DECL|ADC_RESOLUTION10b|macro|ADC_RESOLUTION10b
DECL|ADC_RESOLUTION12b|macro|ADC_RESOLUTION12b
DECL|ADC_RESOLUTION6b|macro|ADC_RESOLUTION6b
DECL|ADC_RESOLUTION8b|macro|ADC_RESOLUTION8b
DECL|ADC_SAMPLETIME_2CYCLE_5|macro|ADC_SAMPLETIME_2CYCLE_5
DECL|AES_CLEARFLAG_CCF|macro|AES_CLEARFLAG_CCF
DECL|AES_CLEARFLAG_RDERR|macro|AES_CLEARFLAG_RDERR
DECL|AES_CLEARFLAG_WRERR|macro|AES_CLEARFLAG_WRERR
DECL|AES_FLAG_CCF|macro|AES_FLAG_CCF
DECL|AES_FLAG_RDERR|macro|AES_FLAG_RDERR
DECL|AES_FLAG_WRERR|macro|AES_FLAG_WRERR
DECL|AES_IT_CC|macro|AES_IT_CC
DECL|AES_IT_ERR|macro|AES_IT_ERR
DECL|ALL_CHANNELS|macro|ALL_CHANNELS
DECL|AWD1_EVENT|macro|AWD1_EVENT
DECL|AWD2_EVENT|macro|AWD2_EVENT
DECL|AWD3_EVENT|macro|AWD3_EVENT
DECL|AWD_EVENT|macro|AWD_EVENT
DECL|BDCR_BDRST_BB|macro|BDCR_BDRST_BB
DECL|BDCR_BYTE0_ADDRESS|macro|BDCR_BYTE0_ADDRESS
DECL|BDCR_RTCEN_BB|macro|BDCR_RTCEN_BB
DECL|BDRST_BITNUMBER|macro|BDRST_BITNUMBER
DECL|BDRST_BitNumber|macro|BDRST_BitNumber
DECL|BRE_BitNumber|macro|BRE_BitNumber
DECL|CAN_FilterFIFO0|macro|CAN_FilterFIFO0
DECL|CAN_FilterFIFO1|macro|CAN_FilterFIFO1
DECL|CAN_IT_RQCP0|macro|CAN_IT_RQCP0
DECL|CAN_IT_RQCP1|macro|CAN_IT_RQCP1
DECL|CAN_IT_RQCP2|macro|CAN_IT_RQCP2
DECL|CAN_TXSTATUS_FAILED|macro|CAN_TXSTATUS_FAILED
DECL|CAN_TXSTATUS_OK|macro|CAN_TXSTATUS_OK
DECL|CAN_TXSTATUS_PENDING|macro|CAN_TXSTATUS_PENDING
DECL|CCER_CCxE_MASK|macro|CCER_CCxE_MASK
DECL|CCER_CCxNE_MASK|macro|CCER_CCxNE_MASK
DECL|CFGR_I2SSRC_BB|macro|CFGR_I2SSRC_BB
DECL|CFR_BASE|macro|CFR_BASE
DECL|CF_CARD_HEAD|macro|CF_CARD_HEAD
DECL|CF_COMMON_DATA_AREA|macro|CF_COMMON_DATA_AREA
DECL|CF_CYLINDER_HIGH|macro|CF_CYLINDER_HIGH
DECL|CF_CYLINDER_LOW|macro|CF_CYLINDER_LOW
DECL|CF_DATA|macro|CF_DATA
DECL|CF_ERASE_SECTOR_CMD|macro|CF_ERASE_SECTOR_CMD
DECL|CF_IDENTIFY_CMD|macro|CF_IDENTIFY_CMD
DECL|CF_READ_SECTOR_CMD|macro|CF_READ_SECTOR_CMD
DECL|CF_SECTOR_COUNT|macro|CF_SECTOR_COUNT
DECL|CF_SECTOR_NUMBER|macro|CF_SECTOR_NUMBER
DECL|CF_STATUS_CMD_ALTERNATE|macro|CF_STATUS_CMD_ALTERNATE
DECL|CF_STATUS_CMD|macro|CF_STATUS_CMD
DECL|CF_WRITE_SECTOR_CMD|macro|CF_WRITE_SECTOR_CMD
DECL|CIR_BYTE1_ADDRESS|macro|CIR_BYTE1_ADDRESS
DECL|CIR_BYTE2_ADDRESS|macro|CIR_BYTE2_ADDRESS
DECL|CMP_PD_BitNumber|macro|CMP_PD_BitNumber
DECL|CM_A4|macro|CM_A4
DECL|CM_A8|macro|CM_A8
DECL|CM_AL44|macro|CM_AL44
DECL|CM_AL88|macro|CM_AL88
DECL|CM_ARGB1555|macro|CM_ARGB1555
DECL|CM_ARGB4444|macro|CM_ARGB4444
DECL|CM_ARGB8888|macro|CM_ARGB8888
DECL|CM_L4|macro|CM_L4
DECL|CM_L8|macro|CM_L8
DECL|CM_RGB565|macro|CM_RGB565
DECL|CM_RGB888|macro|CM_RGB888
DECL|COMP_BLANKINGSRCE_NONE|macro|COMP_BLANKINGSRCE_NONE
DECL|COMP_BLANKINGSRCE_TIM15OC1|macro|COMP_BLANKINGSRCE_TIM15OC1
DECL|COMP_BLANKINGSRCE_TIM1OC5|macro|COMP_BLANKINGSRCE_TIM1OC5
DECL|COMP_BLANKINGSRCE_TIM2OC3|macro|COMP_BLANKINGSRCE_TIM2OC3
DECL|COMP_BLANKINGSRCE_TIM3OC3|macro|COMP_BLANKINGSRCE_TIM3OC3
DECL|COMP_BLANKINGSRCE_TIM3OC4|macro|COMP_BLANKINGSRCE_TIM3OC4
DECL|COMP_BLANKINGSRCE_TIM8OC5|macro|COMP_BLANKINGSRCE_TIM8OC5
DECL|COMP_EXTI_LINE_COMP1_EVENT|macro|COMP_EXTI_LINE_COMP1_EVENT
DECL|COMP_EXTI_LINE_COMP2_EVENT|macro|COMP_EXTI_LINE_COMP2_EVENT
DECL|COMP_EXTI_LINE_COMP3_EVENT|macro|COMP_EXTI_LINE_COMP3_EVENT
DECL|COMP_EXTI_LINE_COMP4_EVENT|macro|COMP_EXTI_LINE_COMP4_EVENT
DECL|COMP_EXTI_LINE_COMP5_EVENT|macro|COMP_EXTI_LINE_COMP5_EVENT
DECL|COMP_EXTI_LINE_COMP6_EVENT|macro|COMP_EXTI_LINE_COMP6_EVENT
DECL|COMP_EXTI_LINE_COMP7_EVENT|macro|COMP_EXTI_LINE_COMP7_EVENT
DECL|COMP_FLAG_LOCK|macro|COMP_FLAG_LOCK
DECL|COMP_FLAG_LOCK|macro|COMP_FLAG_LOCK
DECL|COMP_FLAG_LOCK|macro|COMP_FLAG_LOCK
DECL|COMP_INVERTINGINPUT_1_2VREFINT|macro|COMP_INVERTINGINPUT_1_2VREFINT
DECL|COMP_INVERTINGINPUT_1_4VREFINT|macro|COMP_INVERTINGINPUT_1_4VREFINT
DECL|COMP_INVERTINGINPUT_3_4VREFINT|macro|COMP_INVERTINGINPUT_3_4VREFINT
DECL|COMP_INVERTINGINPUT_DAC1_CH1|macro|COMP_INVERTINGINPUT_DAC1_CH1
DECL|COMP_INVERTINGINPUT_DAC1_CH2|macro|COMP_INVERTINGINPUT_DAC1_CH2
DECL|COMP_INVERTINGINPUT_DAC1|macro|COMP_INVERTINGINPUT_DAC1
DECL|COMP_INVERTINGINPUT_DAC2|macro|COMP_INVERTINGINPUT_DAC2
DECL|COMP_INVERTINGINPUT_IO1|macro|COMP_INVERTINGINPUT_IO1
DECL|COMP_INVERTINGINPUT_IO2|macro|COMP_INVERTINGINPUT_IO2
DECL|COMP_INVERTINGINPUT_IO2|macro|COMP_INVERTINGINPUT_IO2
DECL|COMP_INVERTINGINPUT_IO3|macro|COMP_INVERTINGINPUT_IO3
DECL|COMP_INVERTINGINPUT_IO3|macro|COMP_INVERTINGINPUT_IO3
DECL|COMP_INVERTINGINPUT_IO4|macro|COMP_INVERTINGINPUT_IO4
DECL|COMP_INVERTINGINPUT_IO5|macro|COMP_INVERTINGINPUT_IO5
DECL|COMP_INVERTINGINPUT_VREFINT|macro|COMP_INVERTINGINPUT_VREFINT
DECL|COMP_LOCK|macro|COMP_LOCK
DECL|COMP_LPTIMCONNECTION_ENABLED|macro|COMP_LPTIMCONNECTION_ENABLED
DECL|COMP_MODE_HIGHSPEED|macro|COMP_MODE_HIGHSPEED
DECL|COMP_MODE_HIGHSPEED|macro|COMP_MODE_HIGHSPEED
DECL|COMP_MODE_LOWPOWER|macro|COMP_MODE_LOWPOWER
DECL|COMP_MODE_LOWSPEED|macro|COMP_MODE_LOWSPEED
DECL|COMP_MODE_MEDIUMSPEED|macro|COMP_MODE_MEDIUMSPEED
DECL|COMP_MODE_ULTRALOWPOWER|macro|COMP_MODE_ULTRALOWPOWER
DECL|COMP_NONINVERTINGINPUT_IO1|macro|COMP_NONINVERTINGINPUT_IO1
DECL|COMP_NONINVERTINGINPUT_IO2|macro|COMP_NONINVERTINGINPUT_IO2
DECL|COMP_NONINVERTINGINPUT_IO3|macro|COMP_NONINVERTINGINPUT_IO3
DECL|COMP_NONINVERTINGINPUT_IO4|macro|COMP_NONINVERTINGINPUT_IO4
DECL|COMP_NONINVERTINGINPUT_IO5|macro|COMP_NONINVERTINGINPUT_IO5
DECL|COMP_NONINVERTINGINPUT_IO6|macro|COMP_NONINVERTINGINPUT_IO6
DECL|COMP_OUTPUTLEVEL_HIGH|macro|COMP_OUTPUTLEVEL_HIGH
DECL|COMP_OUTPUTLEVEL_LOW|macro|COMP_OUTPUTLEVEL_LOW
DECL|COMP_OUTPUT_COMP6TIM2OCREFCLR|macro|COMP_OUTPUT_COMP6TIM2OCREFCLR
DECL|COMP_OUTPUT_TIM3IC1|macro|COMP_OUTPUT_TIM3IC1
DECL|COMP_OUTPUT_TIM3OCREFCLR|macro|COMP_OUTPUT_TIM3OCREFCLR
DECL|COMP_START|macro|COMP_START
DECL|COMP_STOP|macro|COMP_STOP
DECL|COMP_WINDOWMODE_DISABLED|macro|COMP_WINDOWMODE_DISABLED
DECL|COMP_WINDOWMODE_ENABLED|macro|COMP_WINDOWMODE_ENABLED
DECL|COMP_WINDOWMODE_ENABLE|macro|COMP_WINDOWMODE_ENABLE
DECL|CRC_OUTPUTDATA_INVERSION_DISABLED|macro|CRC_OUTPUTDATA_INVERSION_DISABLED
DECL|CRC_OUTPUTDATA_INVERSION_ENABLED|macro|CRC_OUTPUTDATA_INVERSION_ENABLED
DECL|CR_BYTE2_ADDRESS|macro|CR_BYTE2_ADDRESS
DECL|CR_CSSON_BB|macro|CR_CSSON_BB
DECL|CR_HSEON_BB|macro|CR_HSEON_BB
DECL|CR_HSION_BB|macro|CR_HSION_BB
DECL|CR_MSION_BB|macro|CR_MSION_BB
DECL|CR_OFFSET_BB|macro|CR_OFFSET_BB
DECL|CR_PLLI2SON_BB|macro|CR_PLLI2SON_BB
DECL|CR_PLLON_BB|macro|CR_PLLON_BB
DECL|CR_PLLSAION_BB|macro|CR_PLLSAION_BB
DECL|CSR_LSEBYP_BB|macro|CSR_LSEBYP_BB
DECL|CSR_LSEON_BB|macro|CSR_LSEON_BB
DECL|CSR_LSION_BB|macro|CSR_LSION_BB
DECL|CSR_OFFSET_BB|macro|CSR_OFFSET_BB
DECL|CSR_RMVF_BB|macro|CSR_RMVF_BB
DECL|CSR_RTCEN_BB|macro|CSR_RTCEN_BB
DECL|CSR_RTCRST_BB|macro|CSR_RTCRST_BB
DECL|CSSON_BITNUMBER|macro|CSSON_BITNUMBER
DECL|CSSON_BitNumber|macro|CSSON_BitNumber
DECL|DAC1_CHANNEL_1|macro|DAC1_CHANNEL_1
DECL|DAC1_CHANNEL_2|macro|DAC1_CHANNEL_2
DECL|DAC2_CHANNEL_1|macro|DAC2_CHANNEL_1
DECL|DAC_WAVEGENERATION_NOISE|macro|DAC_WAVEGENERATION_NOISE
DECL|DAC_WAVEGENERATION_NONE|macro|DAC_WAVEGENERATION_NONE
DECL|DAC_WAVEGENERATION_TRIANGLE|macro|DAC_WAVEGENERATION_TRIANGLE
DECL|DAC_WAVE_NOISE|macro|DAC_WAVE_NOISE
DECL|DAC_WAVE_NONE|macro|DAC_WAVE_NONE
DECL|DAC_WAVE_TRIANGLE|macro|DAC_WAVE_TRIANGLE
DECL|DBP_BitNumber|macro|DBP_BitNumber
DECL|DBP_TIMEOUT_VALUE|macro|DBP_TIMEOUT_VALUE
DECL|DCKCFGR_TIMPRE_BB|macro|DCKCFGR_TIMPRE_BB
DECL|DCMI_FLAG_OVFMI|macro|DCMI_FLAG_OVFMI
DECL|DCMI_FLAG_OVFRI|macro|DCMI_FLAG_OVFRI
DECL|DCMI_IT_OVF|macro|DCMI_IT_OVF
DECL|DMA2D_ARGB1555|macro|DMA2D_ARGB1555
DECL|DMA2D_ARGB4444|macro|DMA2D_ARGB4444
DECL|DMA2D_ARGB8888|macro|DMA2D_ARGB8888
DECL|DMA2D_RGB565|macro|DMA2D_RGB565
DECL|DMA2D_RGB888|macro|DMA2D_RGB888
DECL|DMAOMR_CLEAR_MASK|macro|DMAOMR_CLEAR_MASK
DECL|DfsdmClockSelection|macro|DfsdmClockSelection
DECL|EOC_SEQ_CONV|macro|EOC_SEQ_CONV
DECL|EOC_SINGLE_CONV|macro|EOC_SINGLE_CONV
DECL|EOC_SINGLE_SEQ_CONV|macro|EOC_SINGLE_SEQ_CONV
DECL|ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE|macro|ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE
DECL|ETH_MAC_MII_TRANSMIT_ACTIVE|macro|ETH_MAC_MII_TRANSMIT_ACTIVE
DECL|ETH_MAC_READCONTROLLER_FLUSHING|macro|ETH_MAC_READCONTROLLER_FLUSHING
DECL|ETH_MAC_READCONTROLLER_IDLE|macro|ETH_MAC_READCONTROLLER_IDLE
DECL|ETH_MAC_READCONTROLLER_READING_DATA|macro|ETH_MAC_READCONTROLLER_READING_DATA
DECL|ETH_MAC_READCONTROLLER_READING_STATUS|macro|ETH_MAC_READCONTROLLER_READING_STATUS
DECL|ETH_MAC_RXFIFO_ABOVE_THRESHOLD|macro|ETH_MAC_RXFIFO_ABOVE_THRESHOLD
DECL|ETH_MAC_RXFIFO_BELOW_THRESHOLD|macro|ETH_MAC_RXFIFO_BELOW_THRESHOLD
DECL|ETH_MAC_RXFIFO_EMPTY|macro|ETH_MAC_RXFIFO_EMPTY
DECL|ETH_MAC_RXFIFO_FULL|macro|ETH_MAC_RXFIFO_FULL
DECL|ETH_MAC_RXFIFO_WRITE_ACTIVE|macro|ETH_MAC_RXFIFO_WRITE_ACTIVE
DECL|ETH_MAC_SMALL_FIFO_NOTACTIVE|macro|ETH_MAC_SMALL_FIFO_NOTACTIVE
DECL|ETH_MAC_SMALL_FIFO_READ_ACTIVE|macro|ETH_MAC_SMALL_FIFO_READ_ACTIVE
DECL|ETH_MAC_SMALL_FIFO_RW_ACTIVE|macro|ETH_MAC_SMALL_FIFO_RW_ACTIVE
DECL|ETH_MAC_SMALL_FIFO_WRITE_ACTIVE|macro|ETH_MAC_SMALL_FIFO_WRITE_ACTIVE
DECL|ETH_MAC_TRANSMISSION_PAUSE|macro|ETH_MAC_TRANSMISSION_PAUSE
DECL|ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF|macro|ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF
DECL|ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE|macro|ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE
DECL|ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING|macro|ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING
DECL|ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING|macro|ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING
DECL|ETH_MAC_TXFIFONOT_EMPTY|macro|ETH_MAC_TXFIFONOT_EMPTY
DECL|ETH_MAC_TXFIFO_FULL|macro|ETH_MAC_TXFIFO_FULL
DECL|ETH_MAC_TXFIFO_IDLE|macro|ETH_MAC_TXFIFO_IDLE
DECL|ETH_MAC_TXFIFO_READ|macro|ETH_MAC_TXFIFO_READ
DECL|ETH_MAC_TXFIFO_WAITING|macro|ETH_MAC_TXFIFO_WAITING
DECL|ETH_MAC_TXFIFO_WRITE_ACTIVE|macro|ETH_MAC_TXFIFO_WRITE_ACTIVE
DECL|ETH_MAC_TXFIFO_WRITING|macro|ETH_MAC_TXFIFO_WRITING
DECL|ETH_MMCCR|macro|ETH_MMCCR
DECL|ETH_MMCRFAECR|macro|ETH_MMCRFAECR
DECL|ETH_MMCRFCECR|macro|ETH_MMCRFCECR
DECL|ETH_MMCRGUFCR|macro|ETH_MMCRGUFCR
DECL|ETH_MMCRIMR|macro|ETH_MMCRIMR
DECL|ETH_MMCRIR|macro|ETH_MMCRIR
DECL|ETH_MMCTGFCR|macro|ETH_MMCTGFCR
DECL|ETH_MMCTGFMSCCR|macro|ETH_MMCTGFMSCCR
DECL|ETH_MMCTGFSCCR|macro|ETH_MMCTGFSCCR
DECL|ETH_MMCTIMR|macro|ETH_MMCTIMR
DECL|ETH_MMCTIR|macro|ETH_MMCTIR
DECL|ETH_PROMISCIOUSMODE_DISABLE|macro|ETH_PROMISCIOUSMODE_DISABLE
DECL|ETH_PROMISCIOUSMODE_ENABLE|macro|ETH_PROMISCIOUSMODE_ENABLE
DECL|EWUP_BitNumber|macro|EWUP_BitNumber
DECL|FLASH_DisableRunPowerDown|macro|FLASH_DisableRunPowerDown
DECL|FLASH_ERROR_ERS|macro|FLASH_ERROR_ERS
DECL|FLASH_ERROR_FAST|macro|FLASH_ERROR_FAST
DECL|FLASH_ERROR_FWWERR|macro|FLASH_ERROR_FWWERR
DECL|FLASH_ERROR_MIS|macro|FLASH_ERROR_MIS
DECL|FLASH_ERROR_NONE|macro|FLASH_ERROR_NONE
DECL|FLASH_ERROR_NOTZERO|macro|FLASH_ERROR_NOTZERO
DECL|FLASH_ERROR_OPERATION|macro|FLASH_ERROR_OPERATION
DECL|FLASH_ERROR_OPTVUSR|macro|FLASH_ERROR_OPTVUSR
DECL|FLASH_ERROR_OPTV|macro|FLASH_ERROR_OPTV
DECL|FLASH_ERROR_OP|macro|FLASH_ERROR_OP
DECL|FLASH_ERROR_PGA|macro|FLASH_ERROR_PGA
DECL|FLASH_ERROR_PGP|macro|FLASH_ERROR_PGP
DECL|FLASH_ERROR_PGS|macro|FLASH_ERROR_PGS
DECL|FLASH_ERROR_PG|macro|FLASH_ERROR_PG
DECL|FLASH_ERROR_PROG|macro|FLASH_ERROR_PROG
DECL|FLASH_ERROR_RD|macro|FLASH_ERROR_RD
DECL|FLASH_ERROR_SIZE|macro|FLASH_ERROR_SIZE
DECL|FLASH_ERROR_SIZ|macro|FLASH_ERROR_SIZ
DECL|FLASH_ERROR_WRP|macro|FLASH_ERROR_WRP
DECL|FLASH_EnableRunPowerDown|macro|FLASH_EnableRunPowerDown
DECL|FLASH_HalfPageProgram|macro|FLASH_HalfPageProgram
DECL|FMC_NAND_MEM_BUS_WIDTH_16|macro|FMC_NAND_MEM_BUS_WIDTH_16
DECL|FMC_NAND_MEM_BUS_WIDTH_8|macro|FMC_NAND_MEM_BUS_WIDTH_8
DECL|FMC_NAND_PCC_MEM_BUS_WIDTH_16|macro|FMC_NAND_PCC_MEM_BUS_WIDTH_16
DECL|FMC_NAND_PCC_MEM_BUS_WIDTH_8|macro|FMC_NAND_PCC_MEM_BUS_WIDTH_8
DECL|FMC_NAND_PCC_WAIT_FEATURE_DISABLE|macro|FMC_NAND_PCC_WAIT_FEATURE_DISABLE
DECL|FMC_NAND_PCC_WAIT_FEATURE_ENABLE|macro|FMC_NAND_PCC_WAIT_FEATURE_ENABLE
DECL|FMC_NAND_WAIT_FEATURE_DISABLE|macro|FMC_NAND_WAIT_FEATURE_DISABLE
DECL|FMC_NAND_WAIT_FEATURE_ENABLE|macro|FMC_NAND_WAIT_FEATURE_ENABLE
DECL|FORMAT_BCD|macro|FORMAT_BCD
DECL|FORMAT_BIN|macro|FORMAT_BIN
DECL|FPDS_BitNumber|macro|FPDS_BitNumber
DECL|FSMC_NORSRAM_EXTENDED_TYPEDEF|macro|FSMC_NORSRAM_EXTENDED_TYPEDEF
DECL|FSMC_NORSRAM_TYPEDEF|macro|FSMC_NORSRAM_TYPEDEF
DECL|GET_GPIO_INDEX|macro|GET_GPIO_INDEX
DECL|GET_GPIO_SOURCE|macro|GET_GPIO_SOURCE
DECL|GPIO_AF0_LPTIM|macro|GPIO_AF0_LPTIM
DECL|GPIO_AF12_SDIO|macro|GPIO_AF12_SDIO
DECL|GPIO_AF12_SDIO|macro|GPIO_AF12_SDIO
DECL|GPIO_AF12_SDMMC1|macro|GPIO_AF12_SDMMC1
DECL|GPIO_AF12_SDMMC|macro|GPIO_AF12_SDMMC
DECL|GPIO_AF12_SDMMC|macro|GPIO_AF12_SDMMC
DECL|GPIO_AF12_SDMMC|macro|GPIO_AF12_SDMMC
DECL|GPIO_AF1_LPTIM|macro|GPIO_AF1_LPTIM
DECL|GPIO_AF2_LPTIM|macro|GPIO_AF2_LPTIM
DECL|GPIO_AF6_DFSDM|macro|GPIO_AF6_DFSDM
DECL|GPIO_SPEED_FAST|macro|GPIO_SPEED_FAST
DECL|GPIO_SPEED_HIGH|macro|GPIO_SPEED_HIGH
DECL|GPIO_SPEED_HIGH|macro|GPIO_SPEED_HIGH
DECL|GPIO_SPEED_HIGH|macro|GPIO_SPEED_HIGH
DECL|GPIO_SPEED_LOW|macro|GPIO_SPEED_LOW
DECL|GPIO_SPEED_LOW|macro|GPIO_SPEED_LOW
DECL|GPIO_SPEED_LOW|macro|GPIO_SPEED_LOW
DECL|GPIO_SPEED_MEDIUM|macro|GPIO_SPEED_MEDIUM
DECL|GPIO_SPEED_MEDIUM|macro|GPIO_SPEED_MEDIUM
DECL|GPIO_SPEED_MEDIUM|macro|GPIO_SPEED_MEDIUM
DECL|GPIO_SPEED_VERY_LOW|macro|GPIO_SPEED_VERY_LOW
DECL|HAL_ADC_EnableBufferSensor_Cmd|macro|HAL_ADC_EnableBufferSensor_Cmd
DECL|HAL_ADC_EnableBuffer_Cmd|macro|HAL_ADC_EnableBuffer_Cmd
DECL|HAL_ADC_STATE_AWD|macro|HAL_ADC_STATE_AWD
DECL|HAL_ADC_STATE_BUSY_INJ|macro|HAL_ADC_STATE_BUSY_INJ
DECL|HAL_ADC_STATE_BUSY_REG|macro|HAL_ADC_STATE_BUSY_REG
DECL|HAL_ADC_STATE_BUSY|macro|HAL_ADC_STATE_BUSY
DECL|HAL_ADC_STATE_EOC_INJ|macro|HAL_ADC_STATE_EOC_INJ
DECL|HAL_ADC_STATE_EOC_REG|macro|HAL_ADC_STATE_EOC_REG
DECL|HAL_ADC_STATE_ERROR|macro|HAL_ADC_STATE_ERROR
DECL|HAL_COMP_Start_IT|macro|HAL_COMP_Start_IT
DECL|HAL_COMP_Stop_IT|macro|HAL_COMP_Stop_IT
DECL|HAL_CRYP_ComputationCpltCallback|macro|HAL_CRYP_ComputationCpltCallback
DECL|HAL_DATA_EEPROMEx_Erase|macro|HAL_DATA_EEPROMEx_Erase
DECL|HAL_DATA_EEPROMEx_Lock|macro|HAL_DATA_EEPROMEx_Lock
DECL|HAL_DATA_EEPROMEx_Program|macro|HAL_DATA_EEPROMEx_Program
DECL|HAL_DATA_EEPROMEx_Unlock|macro|HAL_DATA_EEPROMEx_Unlock
DECL|HAL_DBG_LowPowerConfig|macro|HAL_DBG_LowPowerConfig
DECL|HAL_DCMI_ConfigCROP|macro|HAL_DCMI_ConfigCROP
DECL|HAL_DCMI_DisableCROP|macro|HAL_DCMI_DisableCROP
DECL|HAL_DCMI_ERROR_OVF|macro|HAL_DCMI_ERROR_OVF
DECL|HAL_DCMI_EnableCROP|macro|HAL_DCMI_EnableCROP
DECL|HAL_DisableDBGSleepMode|macro|HAL_DisableDBGSleepMode
DECL|HAL_DisableDBGStandbyMode|macro|HAL_DisableDBGStandbyMode
DECL|HAL_DisableDBGStopMode|macro|HAL_DisableDBGStopMode
DECL|HAL_EnableDBGSleepMode|macro|HAL_EnableDBGSleepMode
DECL|HAL_EnableDBGStandbyMode|macro|HAL_EnableDBGStandbyMode
DECL|HAL_EnableDBGStopMode|macro|HAL_EnableDBGStopMode
DECL|HAL_FLASH_TIMEOUT_VALUE|macro|HAL_FLASH_TIMEOUT_VALUE
DECL|HAL_FMPI2CEx_AnalogFilter_Config|macro|HAL_FMPI2CEx_AnalogFilter_Config
DECL|HAL_FMPI2CEx_DigitalFilter_Config|macro|HAL_FMPI2CEx_DigitalFilter_Config
DECL|HAL_HASHPhaseTypeDef|macro|HAL_HASHPhaseTypeDef
DECL|HAL_HASH_STATETypeDef|macro|HAL_HASH_STATETypeDef
DECL|HAL_HMAC_MD5_Finish|macro|HAL_HMAC_MD5_Finish
DECL|HAL_HMAC_SHA1_Finish|macro|HAL_HMAC_SHA1_Finish
DECL|HAL_HMAC_SHA224_Finish|macro|HAL_HMAC_SHA224_Finish
DECL|HAL_HMAC_SHA256_Finish|macro|HAL_HMAC_SHA256_Finish
DECL|HAL_I2CEx_AnalogFilter_Config|macro|HAL_I2CEx_AnalogFilter_Config
DECL|HAL_I2CEx_DigitalFilter_Config|macro|HAL_I2CEx_DigitalFilter_Config
DECL|HAL_I2CFastModePlusConfig|macro|HAL_I2CFastModePlusConfig
DECL|HAL_I2C_STATE_MASTER_BUSY_RX|macro|HAL_I2C_STATE_MASTER_BUSY_RX
DECL|HAL_I2C_STATE_MASTER_BUSY_TX|macro|HAL_I2C_STATE_MASTER_BUSY_TX
DECL|HAL_I2C_STATE_MEM_BUSY_RX|macro|HAL_I2C_STATE_MEM_BUSY_RX
DECL|HAL_I2C_STATE_MEM_BUSY_TX|macro|HAL_I2C_STATE_MEM_BUSY_TX
DECL|HAL_I2C_STATE_SLAVE_BUSY_RX|macro|HAL_I2C_STATE_SLAVE_BUSY_RX
DECL|HAL_I2C_STATE_SLAVE_BUSY_TX|macro|HAL_I2C_STATE_SLAVE_BUSY_TX
DECL|HAL_LTDC_LineEvenCallback|macro|HAL_LTDC_LineEvenCallback
DECL|HAL_Lock_Cmd|macro|HAL_Lock_Cmd
DECL|HAL_NAND_Read_Page|macro|HAL_NAND_Read_Page
DECL|HAL_NAND_Read_SpareArea|macro|HAL_NAND_Read_SpareArea
DECL|HAL_NAND_Write_Page|macro|HAL_NAND_Write_Page
DECL|HAL_NAND_Write_SpareArea|macro|HAL_NAND_Write_SpareArea
DECL|HAL_PCD_ActiveRemoteWakeup|macro|HAL_PCD_ActiveRemoteWakeup
DECL|HAL_PCD_DeActiveRemoteWakeup|macro|HAL_PCD_DeActiveRemoteWakeup
DECL|HAL_PCD_SetRxFiFo|macro|HAL_PCD_SetRxFiFo
DECL|HAL_PCD_SetTxFiFo|macro|HAL_PCD_SetTxFiFo
DECL|HAL_PWREx_ActivateOverDrive|macro|HAL_PWREx_ActivateOverDrive
DECL|HAL_PWREx_DeactivateOverDrive|macro|HAL_PWREx_DeactivateOverDrive
DECL|HAL_PWREx_DisableSDADCAnalog|macro|HAL_PWREx_DisableSDADCAnalog
DECL|HAL_PWREx_EnableSDADCAnalog|macro|HAL_PWREx_EnableSDADCAnalog
DECL|HAL_PWREx_PVMConfig|macro|HAL_PWREx_PVMConfig
DECL|HAL_PWR_DisableBkUpReg|macro|HAL_PWR_DisableBkUpReg
DECL|HAL_PWR_DisableFlashPowerDown|macro|HAL_PWR_DisableFlashPowerDown
DECL|HAL_PWR_DisableVddio2Monitor|macro|HAL_PWR_DisableVddio2Monitor
DECL|HAL_PWR_EnableBkUpReg|macro|HAL_PWR_EnableBkUpReg
DECL|HAL_PWR_EnableFlashPowerDown|macro|HAL_PWR_EnableFlashPowerDown
DECL|HAL_PWR_EnableVddio2Monitor|macro|HAL_PWR_EnableVddio2Monitor
DECL|HAL_PWR_PVDConfig|macro|HAL_PWR_PVDConfig
DECL|HAL_PWR_PVDLevelConfig|macro|HAL_PWR_PVDLevelConfig
DECL|HAL_PWR_PVD_PVM_IRQHandler|macro|HAL_PWR_PVD_PVM_IRQHandler
DECL|HAL_PWR_Vddio2MonitorCallback|macro|HAL_PWR_Vddio2MonitorCallback
DECL|HAL_PWR_Vddio2Monitor_IRQHandler|macro|HAL_PWR_Vddio2Monitor_IRQHandler
DECL|HAL_RC48_EnableBuffer_Cmd|macro|HAL_RC48_EnableBuffer_Cmd
DECL|HAL_RCC_CCSCallback|macro|HAL_RCC_CCSCallback
DECL|HAL_REMAPDMA_ADC_DMA_CH2|macro|HAL_REMAPDMA_ADC_DMA_CH2
DECL|HAL_REMAPDMA_I2C1_DMA_CH76|macro|HAL_REMAPDMA_I2C1_DMA_CH76
DECL|HAL_REMAPDMA_SPI2_DMA_CH67|macro|HAL_REMAPDMA_SPI2_DMA_CH67
DECL|HAL_REMAPDMA_TIM16_DMA_CH4|macro|HAL_REMAPDMA_TIM16_DMA_CH4
DECL|HAL_REMAPDMA_TIM16_DMA_CH6|macro|HAL_REMAPDMA_TIM16_DMA_CH6
DECL|HAL_REMAPDMA_TIM17_DMA_CH2|macro|HAL_REMAPDMA_TIM17_DMA_CH2
DECL|HAL_REMAPDMA_TIM17_DMA_CH7|macro|HAL_REMAPDMA_TIM17_DMA_CH7
DECL|HAL_REMAPDMA_TIM1_DMA_CH6|macro|HAL_REMAPDMA_TIM1_DMA_CH6
DECL|HAL_REMAPDMA_TIM2_DMA_CH7|macro|HAL_REMAPDMA_TIM2_DMA_CH7
DECL|HAL_REMAPDMA_TIM3_DMA_CH6|macro|HAL_REMAPDMA_TIM3_DMA_CH6
DECL|HAL_REMAPDMA_USART1_RX_DMA_CH5|macro|HAL_REMAPDMA_USART1_RX_DMA_CH5
DECL|HAL_REMAPDMA_USART1_TX_DMA_CH4|macro|HAL_REMAPDMA_USART1_TX_DMA_CH4
DECL|HAL_REMAPDMA_USART2_DMA_CH67|macro|HAL_REMAPDMA_USART2_DMA_CH67
DECL|HAL_REMAPDMA_USART3_DMA_CH32|macro|HAL_REMAPDMA_USART3_DMA_CH32
DECL|HAL_REMAPDMA_USART3_DMA_CH32|macro|HAL_REMAPDMA_USART3_DMA_CH32
DECL|HAL_RNG_ReadyCallback|macro|HAL_RNG_ReadyCallback
DECL|HAL_SMBUS_STATE_SLAVE_LISTEN|macro|HAL_SMBUS_STATE_SLAVE_LISTEN
DECL|HAL_SMBUS_SlaveAddrCallback|macro|HAL_SMBUS_SlaveAddrCallback
DECL|HAL_SMBUS_SlaveListenCpltCallback|macro|HAL_SMBUS_SlaveListenCpltCallback
DECL|HAL_SMBUS_Slave_Listen_IT|macro|HAL_SMBUS_Slave_Listen_IT
DECL|HAL_SPI_FlushRxFifo|macro|HAL_SPI_FlushRxFifo
DECL|HAL_SYSCFG_FASTMODEPLUS_I2C1|macro|HAL_SYSCFG_FASTMODEPLUS_I2C1
DECL|HAL_SYSCFG_FASTMODEPLUS_I2C2|macro|HAL_SYSCFG_FASTMODEPLUS_I2C2
DECL|HAL_SYSCFG_FASTMODEPLUS_I2C3|macro|HAL_SYSCFG_FASTMODEPLUS_I2C3
DECL|HAL_SYSCFG_FASTMODEPLUS_I2C_PA10|macro|HAL_SYSCFG_FASTMODEPLUS_I2C_PA10
DECL|HAL_SYSCFG_FASTMODEPLUS_I2C_PA9|macro|HAL_SYSCFG_FASTMODEPLUS_I2C_PA9
DECL|HAL_SYSCFG_FASTMODEPLUS_I2C_PB6|macro|HAL_SYSCFG_FASTMODEPLUS_I2C_PB6
DECL|HAL_SYSCFG_FASTMODEPLUS_I2C_PB7|macro|HAL_SYSCFG_FASTMODEPLUS_I2C_PB7
DECL|HAL_SYSCFG_FASTMODEPLUS_I2C_PB8|macro|HAL_SYSCFG_FASTMODEPLUS_I2C_PB8
DECL|HAL_SYSCFG_FASTMODEPLUS_I2C_PB9|macro|HAL_SYSCFG_FASTMODEPLUS_I2C_PB9
DECL|HAL_TIMEx_DMACommutationCplt|macro|HAL_TIMEx_DMACommutationCplt
DECL|HAL_TIM_DMACaptureCplt|macro|HAL_TIM_DMACaptureCplt
DECL|HAL_TIM_DMADelayPulseCplt|macro|HAL_TIM_DMADelayPulseCplt
DECL|HAL_TIM_DMAError|macro|HAL_TIM_DMAError
DECL|HAL_UART_WakeupCallback|macro|HAL_UART_WakeupCallback
DECL|HAL_VREFINT_Cmd|macro|HAL_VREFINT_Cmd
DECL|HAL_VREFINT_OutputSelect|macro|HAL_VREFINT_OutputSelect
DECL|HASH_AlgoMode_HASH|macro|HASH_AlgoMode_HASH
DECL|HASH_AlgoMode_HMAC|macro|HASH_AlgoMode_HMAC
DECL|HASH_AlgoSelection_MD5|macro|HASH_AlgoSelection_MD5
DECL|HASH_AlgoSelection_SHA1|macro|HASH_AlgoSelection_SHA1
DECL|HASH_AlgoSelection_SHA224|macro|HASH_AlgoSelection_SHA224
DECL|HASH_AlgoSelection_SHA256|macro|HASH_AlgoSelection_SHA256
DECL|HASH_HMACKeyType_LongKey|macro|HASH_HMACKeyType_LongKey
DECL|HASH_HMACKeyType_ShortKey|macro|HASH_HMACKeyType_ShortKey
DECL|HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68|macro|HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68
DECL|HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79|macro|HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79
DECL|HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68|macro|HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68
DECL|HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79|macro|HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79
DECL|HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79|macro|HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79
DECL|HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68|macro|HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68
DECL|HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79|macro|HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79
DECL|HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68|macro|HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68
DECL|HRTIM_TIMDELAYEDPROTECTION_DISABLED|macro|HRTIM_TIMDELAYEDPROTECTION_DISABLED
DECL|HSEON_BITNUMBER|macro|HSEON_BITNUMBER
DECL|HSEON_BitNumber|macro|HSEON_BitNumber
DECL|HSION_BITNUMBER|macro|HSION_BITNUMBER
DECL|HSION_BitNumber|macro|HSION_BitNumber
DECL|I2C_ANALOGFILTER_DISABLED|macro|I2C_ANALOGFILTER_DISABLED
DECL|I2C_ANALOGFILTER_ENABLED|macro|I2C_ANALOGFILTER_ENABLED
DECL|I2C_DUALADDRESS_DISABLED|macro|I2C_DUALADDRESS_DISABLED
DECL|I2C_DUALADDRESS_ENABLED|macro|I2C_DUALADDRESS_ENABLED
DECL|I2C_GENERALCALL_DISABLED|macro|I2C_GENERALCALL_DISABLED
DECL|I2C_GENERALCALL_ENABLED|macro|I2C_GENERALCALL_ENABLED
DECL|I2C_NOSTRETCH_DISABLED|macro|I2C_NOSTRETCH_DISABLED
DECL|I2C_NOSTRETCH_ENABLED|macro|I2C_NOSTRETCH_ENABLED
DECL|I2SSRC_BitNumber|macro|I2SSRC_BitNumber
DECL|I2S_CLOCK_SYSCLK|macro|I2S_CLOCK_SYSCLK
DECL|I2S_STANDARD_PHILLIPS|macro|I2S_STANDARD_PHILLIPS
DECL|INAK_TIMEOUT|macro|INAK_TIMEOUT
DECL|INJECTED_CHANNELS|macro|INJECTED_CHANNELS
DECL|INJECTED_GROUP|macro|INJECTED_GROUP
DECL|IOPAMP_INVERTINGINPUT_VM0|macro|IOPAMP_INVERTINGINPUT_VM0
DECL|IOPAMP_INVERTINGINPUT_VM1|macro|IOPAMP_INVERTINGINPUT_VM1
DECL|IRDA_ONE_BIT_SAMPLE_DISABLED|macro|IRDA_ONE_BIT_SAMPLE_DISABLED
DECL|IRDA_ONE_BIT_SAMPLE_ENABLED|macro|IRDA_ONE_BIT_SAMPLE_ENABLED
DECL|IS_ALARM_MASK|macro|IS_ALARM_MASK
DECL|IS_ALARM|macro|IS_ALARM
DECL|IS_DAC_GENERATE_WAVE|macro|IS_DAC_GENERATE_WAVE
DECL|IS_DAC_WAVE|macro|IS_DAC_WAVE
DECL|IS_ETH_PROMISCIOUS_MODE|macro|IS_ETH_PROMISCIOUS_MODE
DECL|IS_HAL_REMAPDMA|macro|IS_HAL_REMAPDMA
DECL|IS_I2S_INSTANCE_EXT|macro|IS_I2S_INSTANCE_EXT
DECL|IS_I2S_INSTANCE|macro|IS_I2S_INSTANCE
DECL|IS_IRDA_ONEBIT_SAMPLE|macro|IS_IRDA_ONEBIT_SAMPLE
DECL|IS_NBSECTORS|macro|IS_NBSECTORS
DECL|IS_OB_SDADC12_VDD_MONITOR|macro|IS_OB_SDADC12_VDD_MONITOR
DECL|IS_OB_WDG_SOURCE|macro|IS_OB_WDG_SOURCE
DECL|IS_RCC_CK48CLKSOURCE|macro|IS_RCC_CK48CLKSOURCE
DECL|IS_RCC_HCLK_DIV|macro|IS_RCC_HCLK_DIV
DECL|IS_RCC_MCOSOURCE|macro|IS_RCC_MCOSOURCE
DECL|IS_RCC_MSIRANGE|macro|IS_RCC_MSIRANGE
DECL|IS_RCC_PERIPHCLK|macro|IS_RCC_PERIPHCLK
DECL|IS_RCC_RTCCLK_SOURCE|macro|IS_RCC_RTCCLK_SOURCE
DECL|IS_RCC_SYSCLK_DIV|macro|IS_RCC_SYSCLK_DIV
DECL|IS_SAI_BLOCK_MONO_STREO_MODE|macro|IS_SAI_BLOCK_MONO_STREO_MODE
DECL|IS_SMARTCARD_ONEBIT_SAMPLING|macro|IS_SMARTCARD_ONEBIT_SAMPLING
DECL|IS_SYSCFG_FASTMODEPLUS_CONFIG|macro|IS_SYSCFG_FASTMODEPLUS_CONFIG
DECL|IS_TAMPER_ERASE_MODE|macro|IS_TAMPER_ERASE_MODE
DECL|IS_TAMPER_FILTER|macro|IS_TAMPER_FILTER
DECL|IS_TAMPER_INTERRUPT|macro|IS_TAMPER_INTERRUPT
DECL|IS_TAMPER_MASKFLAG_STATE|macro|IS_TAMPER_MASKFLAG_STATE
DECL|IS_TAMPER_PRECHARGE_DURATION|macro|IS_TAMPER_PRECHARGE_DURATION
DECL|IS_TAMPER_PULLUP_STATE|macro|IS_TAMPER_PULLUP_STATE
DECL|IS_TAMPER_SAMPLING_FREQ|macro|IS_TAMPER_SAMPLING_FREQ
DECL|IS_TAMPER_TIMESTAMPONTAMPER_DETECTION|macro|IS_TAMPER_TIMESTAMPONTAMPER_DETECTION
DECL|IS_TAMPER_TRIGGER|macro|IS_TAMPER_TRIGGER
DECL|IS_TAMPER|macro|IS_TAMPER
DECL|IS_TYPEERASE|macro|IS_TYPEERASE
DECL|IS_TYPEPROGRAMFLASH|macro|IS_TYPEPROGRAMFLASH
DECL|IS_TYPEPROGRAM|macro|IS_TYPEPROGRAM
DECL|IS_UART_ONEBIT_SAMPLE|macro|IS_UART_ONEBIT_SAMPLE
DECL|IS_UART_ONEBIT_SAMPLING|macro|IS_UART_ONEBIT_SAMPLING
DECL|IS_UART_WAKEUPMETHODE|macro|IS_UART_WAKEUPMETHODE
DECL|IS_WAKEUP_CLOCK|macro|IS_WAKEUP_CLOCK
DECL|IS_WAKEUP_COUNTER|macro|IS_WAKEUP_COUNTER
DECL|IS_WRPAREA|macro|IS_WRPAREA
DECL|IWDG_STDBY_ACTIVE|macro|IWDG_STDBY_ACTIVE
DECL|IWDG_STDBY_FREEZE|macro|IWDG_STDBY_FREEZE
DECL|IWDG_STOP_ACTIVE|macro|IWDG_STOP_ACTIVE
DECL|IWDG_STOP_FREEZE|macro|IWDG_STOP_FREEZE
DECL|JQOVF_EVENT|macro|JQOVF_EVENT
DECL|JUMBO_FRAME_PAYLOAD|macro|JUMBO_FRAME_PAYLOAD
DECL|KR_KEY_DWA|macro|KR_KEY_DWA
DECL|KR_KEY_ENABLE|macro|KR_KEY_ENABLE
DECL|KR_KEY_EWA|macro|KR_KEY_EWA
DECL|KR_KEY_RELOAD|macro|KR_KEY_RELOAD
DECL|LPLVDS_BitNumber|macro|LPLVDS_BitNumber
DECL|LPTIM_CLOCKPOLARITY_BOTHEDGES|macro|LPTIM_CLOCKPOLARITY_BOTHEDGES
DECL|LPTIM_CLOCKPOLARITY_FALLINGEDGE|macro|LPTIM_CLOCKPOLARITY_FALLINGEDGE
DECL|LPTIM_CLOCKPOLARITY_RISINGEDGE|macro|LPTIM_CLOCKPOLARITY_RISINGEDGE
DECL|LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS|macro|LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS
DECL|LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS|macro|LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS
DECL|LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS|macro|LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS
DECL|LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION|macro|LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION
DECL|LPTIM_TRIGSAMPLETIME_2TRANSISTIONS|macro|LPTIM_TRIGSAMPLETIME_2TRANSISTIONS
DECL|LPTIM_TRIGSAMPLETIME_2TRANSITION|macro|LPTIM_TRIGSAMPLETIME_2TRANSITION
DECL|LPTIM_TRIGSAMPLETIME_4TRANSISTIONS|macro|LPTIM_TRIGSAMPLETIME_4TRANSISTIONS
DECL|LPTIM_TRIGSAMPLETIME_4TRANSITION|macro|LPTIM_TRIGSAMPLETIME_4TRANSITION
DECL|LPTIM_TRIGSAMPLETIME_8TRANSISTIONS|macro|LPTIM_TRIGSAMPLETIME_8TRANSISTIONS
DECL|LPTIM_TRIGSAMPLETIME_8TRANSITION|macro|LPTIM_TRIGSAMPLETIME_8TRANSITION
DECL|LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION|macro|LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION
DECL|LSEBYP_BITNUMBER|macro|LSEBYP_BITNUMBER
DECL|LSEON_BITNUMBER|macro|LSEON_BITNUMBER
DECL|LSEON_BitNumber|macro|LSEON_BitNumber
DECL|LSE_TIMEOUT_VALUE|macro|LSE_TIMEOUT_VALUE
DECL|LSION_BITNUMBER|macro|LSION_BITNUMBER
DECL|LSION_BitNumber|macro|LSION_BitNumber
DECL|MACCR_CLEAR_MASK|macro|MACCR_CLEAR_MASK
DECL|MACFCR_CLEAR_MASK|macro|MACFCR_CLEAR_MASK
DECL|MACMIIAR_CR_MASK|macro|MACMIIAR_CR_MASK
DECL|MAX_ETH_PAYLOAD|macro|MAX_ETH_PAYLOAD
DECL|MIN_ETH_PAYLOAD|macro|MIN_ETH_PAYLOAD
DECL|MRLVDS_BitNumber|macro|MRLVDS_BitNumber
DECL|MSION_BITNUMBER|macro|MSION_BITNUMBER
DECL|NAND_AddressTypedef|macro|NAND_AddressTypedef
DECL|NOR_ERROR|macro|NOR_ERROR
DECL|NOR_ONGOING|macro|NOR_ONGOING
DECL|NOR_SUCCESS|macro|NOR_SUCCESS
DECL|NOR_StatusTypedef|macro|NOR_StatusTypedef
DECL|NOR_TIMEOUT|macro|NOR_TIMEOUT
DECL|OBEX_BOOTCONFIG|macro|OBEX_BOOTCONFIG
DECL|OBEX_PCROP|macro|OBEX_PCROP
DECL|OB_RAM_PARITY_CHECK_RESET|macro|OB_RAM_PARITY_CHECK_RESET
DECL|OB_RAM_PARITY_CHECK_SET|macro|OB_RAM_PARITY_CHECK_SET
DECL|OB_RDP_LEVEL0|macro|OB_RDP_LEVEL0
DECL|OB_RDP_LEVEL1|macro|OB_RDP_LEVEL1
DECL|OB_RDP_LEVEL2|macro|OB_RDP_LEVEL2
DECL|OB_SDADC12_VDD_MONITOR_RESET|macro|OB_SDADC12_VDD_MONITOR_RESET
DECL|OB_SDADC12_VDD_MONITOR_SET|macro|OB_SDADC12_VDD_MONITOR_SET
DECL|OB_WDG_HW|macro|OB_WDG_HW
DECL|OB_WDG_SW|macro|OB_WDG_SW
DECL|ODEN_BitNumber|macro|ODEN_BitNumber
DECL|ODSWEN_BitNumber|macro|ODSWEN_BitNumber
DECL|OPAMP_INVERTINGINPUT_VINM|macro|OPAMP_INVERTINGINPUT_VINM
DECL|OPAMP_INVERTINGINPUT_VM0|macro|OPAMP_INVERTINGINPUT_VM0
DECL|OPAMP_INVERTINGINPUT_VM1|macro|OPAMP_INVERTINGINPUT_VM1
DECL|OPAMP_NONINVERTINGINPUT_VP0|macro|OPAMP_NONINVERTINGINPUT_VP0
DECL|OPAMP_NONINVERTINGINPUT_VP1|macro|OPAMP_NONINVERTINGINPUT_VP1
DECL|OPAMP_NONINVERTINGINPUT_VP2|macro|OPAMP_NONINVERTINGINPUT_VP2
DECL|OPAMP_NONINVERTINGINPUT_VP3|macro|OPAMP_NONINVERTINGINPUT_VP3
DECL|OPAMP_PGACONNECT_NO|macro|OPAMP_PGACONNECT_NO
DECL|OPAMP_PGACONNECT_VM0|macro|OPAMP_PGACONNECT_VM0
DECL|OPAMP_PGACONNECT_VM1|macro|OPAMP_PGACONNECT_VM1
DECL|OPAMP_SEC_INVERTINGINPUT_VM0|macro|OPAMP_SEC_INVERTINGINPUT_VM0
DECL|OPAMP_SEC_INVERTINGINPUT_VM1|macro|OPAMP_SEC_INVERTINGINPUT_VM1
DECL|OPAMP_SEC_NONINVERTINGINPUT_VP0|macro|OPAMP_SEC_NONINVERTINGINPUT_VP0
DECL|OPAMP_SEC_NONINVERTINGINPUT_VP1|macro|OPAMP_SEC_NONINVERTINGINPUT_VP1
DECL|OPAMP_SEC_NONINVERTINGINPUT_VP2|macro|OPAMP_SEC_NONINVERTINGINPUT_VP2
DECL|OPAMP_SEC_NONINVERTINGINPUT_VP3|macro|OPAMP_SEC_NONINVERTINGINPUT_VP3
DECL|OVR_DATA_OVERWRITTEN|macro|OVR_DATA_OVERWRITTEN
DECL|OVR_DATA_PRESERVED|macro|OVR_DATA_PRESERVED
DECL|OVR_EVENT|macro|OVR_EVENT
DECL|PAGESIZE|macro|PAGESIZE
DECL|PCCARD_ERROR|macro|PCCARD_ERROR
DECL|PCCARD_ONGOING|macro|PCCARD_ONGOING
DECL|PCCARD_SUCCESS|macro|PCCARD_SUCCESS
DECL|PCCARD_StatusTypedef|macro|PCCARD_StatusTypedef
DECL|PCCARD_TIMEOUT|macro|PCCARD_TIMEOUT
DECL|PCROPSTATE_DISABLE|macro|PCROPSTATE_DISABLE
DECL|PCROPSTATE_ENABLE|macro|PCROPSTATE_ENABLE
DECL|PLLI2SON_BitNumber|macro|PLLI2SON_BitNumber
DECL|PLLON_BITNUMBER|macro|PLLON_BITNUMBER
DECL|PLLON_BitNumber|macro|PLLON_BitNumber
DECL|PLLSAION_BitNumber|macro|PLLSAION_BitNumber
DECL|PMODE_BitNumber|macro|PMODE_BitNumber
DECL|PVDE_BitNumber|macro|PVDE_BitNumber
DECL|PWR_MODE_EVENT_FALLING|macro|PWR_MODE_EVENT_FALLING
DECL|PWR_MODE_EVENT_RISING_FALLING|macro|PWR_MODE_EVENT_RISING_FALLING
DECL|PWR_MODE_EVENT_RISING|macro|PWR_MODE_EVENT_RISING
DECL|PWR_MODE_EVT|macro|PWR_MODE_EVT
DECL|PWR_MODE_IT_FALLING|macro|PWR_MODE_IT_FALLING
DECL|PWR_MODE_IT_RISING_FALLING|macro|PWR_MODE_IT_RISING_FALLING
DECL|PWR_MODE_IT_RISING|macro|PWR_MODE_IT_RISING
DECL|PWR_MODE_NORMAL|macro|PWR_MODE_NORMAL
DECL|RCC_CK48CLKSOURCE_PLLI2SQ|macro|RCC_CK48CLKSOURCE_PLLI2SQ
DECL|RCC_CK48CLKSOURCE_PLLQ|macro|RCC_CK48CLKSOURCE_PLLQ
DECL|RCC_CK48CLKSOURCE_PLLSAIP|macro|RCC_CK48CLKSOURCE_PLLSAIP
DECL|RCC_CR2_HSI14TRIM_BitNumber|macro|RCC_CR2_HSI14TRIM_BitNumber
DECL|RCC_CRS_SYNCWARM|macro|RCC_CRS_SYNCWARM
DECL|RCC_CRS_TRIMOV|macro|RCC_CRS_TRIMOV
DECL|RCC_DFSDMCLKSOURCE_PCLK|macro|RCC_DFSDMCLKSOURCE_PCLK
DECL|RCC_DFSDMCLKSOURCE_SYSCLK|macro|RCC_DFSDMCLKSOURCE_SYSCLK
DECL|RCC_IT_CSS|macro|RCC_IT_CSS
DECL|RCC_IT_HSI14|macro|RCC_IT_HSI14
DECL|RCC_IT_LSECSS|macro|RCC_IT_LSECSS
DECL|RCC_MCOSOURCE_HSE|macro|RCC_MCOSOURCE_HSE
DECL|RCC_MCOSOURCE_HSI14|macro|RCC_MCOSOURCE_HSI14
DECL|RCC_MCOSOURCE_HSI48|macro|RCC_MCOSOURCE_HSI48
DECL|RCC_MCOSOURCE_HSI|macro|RCC_MCOSOURCE_HSI
DECL|RCC_MCOSOURCE_LSE|macro|RCC_MCOSOURCE_LSE
DECL|RCC_MCOSOURCE_LSI|macro|RCC_MCOSOURCE_LSI
DECL|RCC_MCOSOURCE_NONE|macro|RCC_MCOSOURCE_NONE
DECL|RCC_MCOSOURCE_PLLCLK_DIV1|macro|RCC_MCOSOURCE_PLLCLK_DIV1
DECL|RCC_MCOSOURCE_PLLCLK_DIV2|macro|RCC_MCOSOURCE_PLLCLK_DIV2
DECL|RCC_MCOSOURCE_PLLCLK_NODIV|macro|RCC_MCOSOURCE_PLLCLK_NODIV
DECL|RCC_MCOSOURCE_SYSCLK|macro|RCC_MCOSOURCE_SYSCLK
DECL|RCC_MCO_DIV128|macro|RCC_MCO_DIV128
DECL|RCC_MCO_DIV16|macro|RCC_MCO_DIV16
DECL|RCC_MCO_DIV1|macro|RCC_MCO_DIV1
DECL|RCC_MCO_DIV2|macro|RCC_MCO_DIV2
DECL|RCC_MCO_DIV32|macro|RCC_MCO_DIV32
DECL|RCC_MCO_DIV4|macro|RCC_MCO_DIV4
DECL|RCC_MCO_DIV64|macro|RCC_MCO_DIV64
DECL|RCC_MCO_DIV8|macro|RCC_MCO_DIV8
DECL|RCC_MCO_NODIV|macro|RCC_MCO_NODIV
DECL|RCC_PERIPHCLK_CK48|macro|RCC_PERIPHCLK_CK48
DECL|RCC_PERIPHCLK_DFSDM|macro|RCC_PERIPHCLK_DFSDM
DECL|RCC_PERIPHCLK_SDIO|macro|RCC_PERIPHCLK_SDIO
DECL|RCC_PERIPHCLK_SDMMC1|macro|RCC_PERIPHCLK_SDMMC1
DECL|RCC_RTCCLKSOURCE_NONE|macro|RCC_RTCCLKSOURCE_NONE
DECL|RCC_SDIOCLKSOURCE_CK48|macro|RCC_SDIOCLKSOURCE_CK48
DECL|RCC_SDIOCLKSOURCE_CLK48|macro|RCC_SDIOCLKSOURCE_CLK48
DECL|RCC_SDIOCLKSOURCE_SYSCLK|macro|RCC_SDIOCLKSOURCE_SYSCLK
DECL|RCC_SDMMC1CLKSOURCE_CLK48|macro|RCC_SDMMC1CLKSOURCE_CLK48
DECL|RCC_SDMMC1CLKSOURCE_SYSCLK|macro|RCC_SDMMC1CLKSOURCE_SYSCLK
DECL|RCC_StopWakeUpClock_HSI|macro|RCC_StopWakeUpClock_HSI
DECL|RCC_StopWakeUpClock_MSI|macro|RCC_StopWakeUpClock_MSI
DECL|RCC_USBCLKSOURCE_PLLCLK|macro|RCC_USBCLKSOURCE_PLLCLK
DECL|RCC_USBCLK_MSI|macro|RCC_USBCLK_MSI
DECL|RCC_USBCLK_PLLSAI1|macro|RCC_USBCLK_PLLSAI1
DECL|RCC_USBCLK_PLL|macro|RCC_USBCLK_PLL
DECL|RCC_USBPLLCLK_DIV1_5|macro|RCC_USBPLLCLK_DIV1_5
DECL|RCC_USBPLLCLK_DIV1|macro|RCC_USBPLLCLK_DIV1
DECL|RCC_USBPLLCLK_DIV2|macro|RCC_USBPLLCLK_DIV2
DECL|RCC_USBPLLCLK_DIV3|macro|RCC_USBPLLCLK_DIV3
DECL|REGULAR_CHANNELS|macro|REGULAR_CHANNELS
DECL|REGULAR_GROUP|macro|REGULAR_GROUP
DECL|REGULAR_INJECTED_GROUP|macro|REGULAR_INJECTED_GROUP
DECL|RMVF_BITNUMBER|macro|RMVF_BITNUMBER
DECL|RMVF_BitNumber|macro|RMVF_BitNumber
DECL|RTCEN_BITNUMBER|macro|RTCEN_BITNUMBER
DECL|RTCEN_BitNumber|macro|RTCEN_BitNumber
DECL|RTCRST_BITNUMBER|macro|RTCRST_BITNUMBER
DECL|RTC_ALARMSUBSECONDMASK_None|macro|RTC_ALARMSUBSECONDMASK_None
DECL|RTC_MASKTAMPERFLAG_DISABLED|macro|RTC_MASKTAMPERFLAG_DISABLED
DECL|RTC_MASKTAMPERFLAG_DISABLED|macro|RTC_MASKTAMPERFLAG_DISABLED
DECL|RTC_MASKTAMPERFLAG_ENABLED|macro|RTC_MASKTAMPERFLAG_ENABLED
DECL|RTC_MASKTAMPERFLAG_ENABLED|macro|RTC_MASKTAMPERFLAG_ENABLED
DECL|RTC_OUTPUT_REMAP_PB14|macro|RTC_OUTPUT_REMAP_PB14
DECL|RTC_OUTPUT_REMAP_PB2|macro|RTC_OUTPUT_REMAP_PB2
DECL|RTC_OUTPUT_REMAP_PC13|macro|RTC_OUTPUT_REMAP_PC13
DECL|RTC_TAMPER1_2_3_INTERRUPT|macro|RTC_TAMPER1_2_3_INTERRUPT
DECL|RTC_TAMPER1_2_INTERRUPT|macro|RTC_TAMPER1_2_INTERRUPT
DECL|RTC_TAMPERERASEBACKUP_DISABLED|macro|RTC_TAMPERERASEBACKUP_DISABLED
DECL|RTC_TAMPERERASEBACKUP_DISABLED|macro|RTC_TAMPERERASEBACKUP_DISABLED
DECL|RTC_TAMPERERASEBACKUP_ENABLED|macro|RTC_TAMPERERASEBACKUP_ENABLED
DECL|RTC_TAMPERERASEBACKUP_ENABLED|macro|RTC_TAMPERERASEBACKUP_ENABLED
DECL|RTC_TAMPERMASK_FLAG_DISABLED|macro|RTC_TAMPERMASK_FLAG_DISABLED
DECL|RTC_TAMPERMASK_FLAG_ENABLED|macro|RTC_TAMPERMASK_FLAG_ENABLED
DECL|RTC_TAMPERPIN_PA0|macro|RTC_TAMPERPIN_PA0
DECL|RTC_TAMPERPIN_PC13|macro|RTC_TAMPERPIN_PC13
DECL|RTC_TAMPERPIN_PI8|macro|RTC_TAMPERPIN_PI8
DECL|RTC_TIMESTAMPPIN_PA0|macro|RTC_TIMESTAMPPIN_PA0
DECL|RTC_TIMESTAMPPIN_PC13|macro|RTC_TIMESTAMPPIN_PC13
DECL|RTC_TIMESTAMPPIN_PC1|macro|RTC_TIMESTAMPPIN_PC1
DECL|RTC_TIMESTAMPPIN_PI8|macro|RTC_TIMESTAMPPIN_PI8
DECL|SAI_FIFOStatus_1QuarterFull|macro|SAI_FIFOStatus_1QuarterFull
DECL|SAI_FIFOStatus_3QuartersFull|macro|SAI_FIFOStatus_3QuartersFull
DECL|SAI_FIFOStatus_Empty|macro|SAI_FIFOStatus_Empty
DECL|SAI_FIFOStatus_Full|macro|SAI_FIFOStatus_Full
DECL|SAI_FIFOStatus_HalfFull|macro|SAI_FIFOStatus_HalfFull
DECL|SAI_FIFOStatus_Less1QuarterFull|macro|SAI_FIFOStatus_Less1QuarterFull
DECL|SAI_MASTERDIVIDER_DISABLED|macro|SAI_MASTERDIVIDER_DISABLED
DECL|SAI_MASTERDIVIDER_ENABLED|macro|SAI_MASTERDIVIDER_ENABLED
DECL|SAI_OUTPUTDRIVE_DISABLED|macro|SAI_OUTPUTDRIVE_DISABLED
DECL|SAI_OUTPUTDRIVE_ENABLED|macro|SAI_OUTPUTDRIVE_ENABLED
DECL|SAI_STREOMODE|macro|SAI_STREOMODE
DECL|SAI_SYNCEXT_IN_ENABLE|macro|SAI_SYNCEXT_IN_ENABLE
DECL|SAI_SYNCHRONOUS_EXT|macro|SAI_SYNCHRONOUS_EXT
DECL|SDIO_CMD0TIMEOUT|macro|SDIO_CMD0TIMEOUT
DECL|SDIO_IRQHandler|macro|SDIO_IRQHandler
DECL|SDIO_IRQn|macro|SDIO_IRQn
DECL|SDIO_STATIC_FLAGS|macro|SDIO_STATIC_FLAGS
DECL|SDMMC1_IRQHandler|macro|SDMMC1_IRQHandler
DECL|SDMMC1_IRQn|macro|SDMMC1_IRQn
DECL|SDMMC_CMD0TIMEOUT|macro|SDMMC_CMD0TIMEOUT
DECL|SDMMC_STATIC_FLAGS|macro|SDMMC_STATIC_FLAGS
DECL|SD_CMD_SDIO_RW_DIRECT|macro|SD_CMD_SDIO_RW_DIRECT
DECL|SD_CMD_SDIO_RW_EXTENDED|macro|SD_CMD_SDIO_RW_EXTENDED
DECL|SD_CMD_SDIO_SEN_OP_COND|macro|SD_CMD_SDIO_SEN_OP_COND
DECL|SD_CMD_SDMMC_RW_DIRECT|macro|SD_CMD_SDMMC_RW_DIRECT
DECL|SD_CMD_SDMMC_RW_EXTENDED|macro|SD_CMD_SDMMC_RW_EXTENDED
DECL|SD_CMD_SDMMC_SEN_OP_COND|macro|SD_CMD_SDMMC_SEN_OP_COND
DECL|SD_CMD_SD_APP_STAUS|macro|SD_CMD_SD_APP_STAUS
DECL|SD_OCR_CID_CSD_OVERWRIETE|macro|SD_OCR_CID_CSD_OVERWRIETE
DECL|SD_SDIO_DISABLED|macro|SD_SDIO_DISABLED
DECL|SD_SDIO_FUNCTION_BUSY|macro|SD_SDIO_FUNCTION_BUSY
DECL|SD_SDIO_FUNCTION_FAILED|macro|SD_SDIO_FUNCTION_FAILED
DECL|SD_SDIO_SEND_IF_COND|macro|SD_SDIO_SEND_IF_COND
DECL|SD_SDIO_UNKNOWN_FUNCTION|macro|SD_SDIO_UNKNOWN_FUNCTION
DECL|SD_SDMMC_DISABLED|macro|SD_SDMMC_DISABLED
DECL|SD_SDMMC_FUNCTION_BUSY|macro|SD_SDMMC_FUNCTION_BUSY
DECL|SD_SDMMC_FUNCTION_FAILED|macro|SD_SDMMC_FUNCTION_FAILED
DECL|SD_SDMMC_SEND_IF_COND|macro|SD_SDMMC_SEND_IF_COND
DECL|SD_SDMMC_UNKNOWN_FUNCTION|macro|SD_SDMMC_UNKNOWN_FUNCTION
DECL|SLAK_TIMEOUT|macro|SLAK_TIMEOUT
DECL|SMARTCARD_LASTBIT_DISABLED|macro|SMARTCARD_LASTBIT_DISABLED
DECL|SMARTCARD_LASTBIT_ENABLED|macro|SMARTCARD_LASTBIT_ENABLED
DECL|SMARTCARD_NACK_DISABLED|macro|SMARTCARD_NACK_DISABLED
DECL|SMARTCARD_NACK_ENABLED|macro|SMARTCARD_NACK_ENABLED
DECL|SMARTCARD_ONEBIT_SAMPLING_DISABLED|macro|SMARTCARD_ONEBIT_SAMPLING_DISABLED
DECL|SMARTCARD_ONEBIT_SAMPLING_DISABLE|macro|SMARTCARD_ONEBIT_SAMPLING_DISABLE
DECL|SMARTCARD_ONEBIT_SAMPLING_ENABLED|macro|SMARTCARD_ONEBIT_SAMPLING_ENABLED
DECL|SMARTCARD_ONEBIT_SAMPLING_ENABLE|macro|SMARTCARD_ONEBIT_SAMPLING_ENABLE
DECL|SMARTCARD_TIMEOUT_DISABLED|macro|SMARTCARD_TIMEOUT_DISABLED
DECL|SMARTCARD_TIMEOUT_ENABLED|macro|SMARTCARD_TIMEOUT_ENABLED
DECL|SMBUS_ANALOGFILTER_DISABLED|macro|SMBUS_ANALOGFILTER_DISABLED
DECL|SMBUS_ANALOGFILTER_ENABLED|macro|SMBUS_ANALOGFILTER_ENABLED
DECL|SMBUS_DUALADDRESS_DISABLED|macro|SMBUS_DUALADDRESS_DISABLED
DECL|SMBUS_DUALADDRESS_ENABLED|macro|SMBUS_DUALADDRESS_ENABLED
DECL|SMBUS_GENERALCALL_DISABLED|macro|SMBUS_GENERALCALL_DISABLED
DECL|SMBUS_GENERALCALL_ENABLED|macro|SMBUS_GENERALCALL_ENABLED
DECL|SMBUS_NOSTRETCH_DISABLED|macro|SMBUS_NOSTRETCH_DISABLED
DECL|SMBUS_NOSTRETCH_ENABLED|macro|SMBUS_NOSTRETCH_ENABLED
DECL|SMBUS_PEC_DISABLED|macro|SMBUS_PEC_DISABLED
DECL|SMBUS_PEC_ENABLED|macro|SMBUS_PEC_ENABLED
DECL|SPI_CRCCALCULATION_DISABLED|macro|SPI_CRCCALCULATION_DISABLED
DECL|SPI_CRCCALCULATION_ENABLED|macro|SPI_CRCCALCULATION_ENABLED
DECL|SPI_NSS_PULSE_DISABLED|macro|SPI_NSS_PULSE_DISABLED
DECL|SPI_NSS_PULSE_ENABLED|macro|SPI_NSS_PULSE_ENABLED
DECL|SPI_TIMODE_DISABLED|macro|SPI_TIMODE_DISABLED
DECL|SPI_TIMODE_ENABLED|macro|SPI_TIMODE_ENABLED
DECL|SYSCFG_FLAG_RC48|macro|SYSCFG_FLAG_RC48
DECL|SYSCFG_FLAG_SENSOR_ADC|macro|SYSCFG_FLAG_SENSOR_ADC
DECL|SYSCFG_FLAG_VREF_ADC|macro|SYSCFG_FLAG_VREF_ADC
DECL|SYSCFG_FLAG_VREF_READY|macro|SYSCFG_FLAG_VREF_READY
DECL|SdioClockSelection|macro|SdioClockSelection
DECL|Sdmmc1ClockSelection|macro|Sdmmc1ClockSelection
DECL|TIMPRE_BitNumber|macro|TIMPRE_BitNumber
DECL|TIM_BREAKINPUTSOURCE_DFSDM|macro|TIM_BREAKINPUTSOURCE_DFSDM
DECL|TIM_DMABase_ARR|macro|TIM_DMABase_ARR
DECL|TIM_DMABase_BDTR|macro|TIM_DMABase_BDTR
DECL|TIM_DMABase_CCER|macro|TIM_DMABase_CCER
DECL|TIM_DMABase_CCMR1|macro|TIM_DMABase_CCMR1
DECL|TIM_DMABase_CCMR2|macro|TIM_DMABase_CCMR2
DECL|TIM_DMABase_CCMR3|macro|TIM_DMABase_CCMR3
DECL|TIM_DMABase_CCR1|macro|TIM_DMABase_CCR1
DECL|TIM_DMABase_CCR2|macro|TIM_DMABase_CCR2
DECL|TIM_DMABase_CCR3|macro|TIM_DMABase_CCR3
DECL|TIM_DMABase_CCR4|macro|TIM_DMABase_CCR4
DECL|TIM_DMABase_CCR5|macro|TIM_DMABase_CCR5
DECL|TIM_DMABase_CCR6|macro|TIM_DMABase_CCR6
DECL|TIM_DMABase_CNT|macro|TIM_DMABase_CNT
DECL|TIM_DMABase_CR1|macro|TIM_DMABase_CR1
DECL|TIM_DMABase_CR2|macro|TIM_DMABase_CR2
DECL|TIM_DMABase_DCR|macro|TIM_DMABase_DCR
DECL|TIM_DMABase_DIER|macro|TIM_DMABase_DIER
DECL|TIM_DMABase_DMAR|macro|TIM_DMABase_DMAR
DECL|TIM_DMABase_EGR|macro|TIM_DMABase_EGR
DECL|TIM_DMABase_OR1|macro|TIM_DMABase_OR1
DECL|TIM_DMABase_OR2|macro|TIM_DMABase_OR2
DECL|TIM_DMABase_OR3|macro|TIM_DMABase_OR3
DECL|TIM_DMABase_OR|macro|TIM_DMABase_OR
DECL|TIM_DMABase_PSC|macro|TIM_DMABase_PSC
DECL|TIM_DMABase_RCR|macro|TIM_DMABase_RCR
DECL|TIM_DMABase_SMCR|macro|TIM_DMABase_SMCR
DECL|TIM_DMABase_SR|macro|TIM_DMABase_SR
DECL|TIM_DMABurstLength_10Transfers|macro|TIM_DMABurstLength_10Transfers
DECL|TIM_DMABurstLength_11Transfers|macro|TIM_DMABurstLength_11Transfers
DECL|TIM_DMABurstLength_12Transfers|macro|TIM_DMABurstLength_12Transfers
DECL|TIM_DMABurstLength_13Transfers|macro|TIM_DMABurstLength_13Transfers
DECL|TIM_DMABurstLength_14Transfers|macro|TIM_DMABurstLength_14Transfers
DECL|TIM_DMABurstLength_15Transfers|macro|TIM_DMABurstLength_15Transfers
DECL|TIM_DMABurstLength_16Transfers|macro|TIM_DMABurstLength_16Transfers
DECL|TIM_DMABurstLength_17Transfers|macro|TIM_DMABurstLength_17Transfers
DECL|TIM_DMABurstLength_18Transfers|macro|TIM_DMABurstLength_18Transfers
DECL|TIM_DMABurstLength_1Transfer|macro|TIM_DMABurstLength_1Transfer
DECL|TIM_DMABurstLength_2Transfers|macro|TIM_DMABurstLength_2Transfers
DECL|TIM_DMABurstLength_3Transfers|macro|TIM_DMABurstLength_3Transfers
DECL|TIM_DMABurstLength_4Transfers|macro|TIM_DMABurstLength_4Transfers
DECL|TIM_DMABurstLength_5Transfers|macro|TIM_DMABurstLength_5Transfers
DECL|TIM_DMABurstLength_6Transfers|macro|TIM_DMABurstLength_6Transfers
DECL|TIM_DMABurstLength_7Transfers|macro|TIM_DMABurstLength_7Transfers
DECL|TIM_DMABurstLength_8Transfers|macro|TIM_DMABurstLength_8Transfers
DECL|TIM_DMABurstLength_9Transfers|macro|TIM_DMABurstLength_9Transfers
DECL|TIM_EventSource_Break2|macro|TIM_EventSource_Break2
DECL|TIM_EventSource_Break|macro|TIM_EventSource_Break
DECL|TIM_EventSource_CC1|macro|TIM_EventSource_CC1
DECL|TIM_EventSource_CC2|macro|TIM_EventSource_CC2
DECL|TIM_EventSource_CC3|macro|TIM_EventSource_CC3
DECL|TIM_EventSource_CC4|macro|TIM_EventSource_CC4
DECL|TIM_EventSource_COM|macro|TIM_EventSource_COM
DECL|TIM_EventSource_Trigger|macro|TIM_EventSource_Trigger
DECL|TIM_EventSource_Update|macro|TIM_EventSource_Update
DECL|TIM_GET_CLEAR_IT|macro|TIM_GET_CLEAR_IT
DECL|TIM_GET_ITSTATUS|macro|TIM_GET_ITSTATUS
DECL|TSC_SYNC_POL_FALL|macro|TSC_SYNC_POL_FALL
DECL|TSC_SYNC_POL_RISE_HIGH|macro|TSC_SYNC_POL_RISE_HIGH
DECL|TYPEERASEDATA_BYTE|macro|TYPEERASEDATA_BYTE
DECL|TYPEERASEDATA_HALFWORD|macro|TYPEERASEDATA_HALFWORD
DECL|TYPEERASEDATA_WORD|macro|TYPEERASEDATA_WORD
DECL|TYPEERASE_MASSERASE|macro|TYPEERASE_MASSERASE
DECL|TYPEERASE_PAGEERASE|macro|TYPEERASE_PAGEERASE
DECL|TYPEERASE_PAGES|macro|TYPEERASE_PAGES
DECL|TYPEERASE_SECTORS|macro|TYPEERASE_SECTORS
DECL|TYPEPROGRAMDATA_BYTE|macro|TYPEPROGRAMDATA_BYTE
DECL|TYPEPROGRAMDATA_FASTBYTE|macro|TYPEPROGRAMDATA_FASTBYTE
DECL|TYPEPROGRAMDATA_FASTHALFWORD|macro|TYPEPROGRAMDATA_FASTHALFWORD
DECL|TYPEPROGRAMDATA_FASTWORD|macro|TYPEPROGRAMDATA_FASTWORD
DECL|TYPEPROGRAMDATA_HALFWORD|macro|TYPEPROGRAMDATA_HALFWORD
DECL|TYPEPROGRAMDATA_WORD|macro|TYPEPROGRAMDATA_WORD
DECL|TYPEPROGRAM_BYTE|macro|TYPEPROGRAM_BYTE
DECL|TYPEPROGRAM_DOUBLEWORD|macro|TYPEPROGRAM_DOUBLEWORD
DECL|TYPEPROGRAM_FASTBYTE|macro|TYPEPROGRAM_FASTBYTE
DECL|TYPEPROGRAM_FASTHALFWORD|macro|TYPEPROGRAM_FASTHALFWORD
DECL|TYPEPROGRAM_FASTWORD|macro|TYPEPROGRAM_FASTWORD
DECL|TYPEPROGRAM_FAST_AND_LAST|macro|TYPEPROGRAM_FAST_AND_LAST
DECL|TYPEPROGRAM_FAST|macro|TYPEPROGRAM_FAST
DECL|TYPEPROGRAM_HALFWORD|macro|TYPEPROGRAM_HALFWORD
DECL|TYPEPROGRAM_WORD|macro|TYPEPROGRAM_WORD
DECL|UART_ONEBIT_SAMPLING_DISABLED|macro|UART_ONEBIT_SAMPLING_DISABLED
DECL|UART_ONEBIT_SAMPLING_ENABLED|macro|UART_ONEBIT_SAMPLING_ENABLED
DECL|UART_ONE_BIT_SAMPLE_DISABLED|macro|UART_ONE_BIT_SAMPLE_DISABLED
DECL|UART_ONE_BIT_SAMPLE_ENABLED|macro|UART_ONE_BIT_SAMPLE_ENABLED
DECL|UART_WAKEUPMETHODE_ADDRESSMARK|macro|UART_WAKEUPMETHODE_ADDRESSMARK
DECL|UART_WAKEUPMETHODE_IDLELINE|macro|UART_WAKEUPMETHODE_IDLELINE
DECL|UFB_MODE_BitNumber|macro|UFB_MODE_BitNumber
DECL|USARTNACK_DISABLED|macro|USARTNACK_DISABLED
DECL|USARTNACK_ENABLED|macro|USARTNACK_ENABLED
DECL|USART_CLOCK_DISABLED|macro|USART_CLOCK_DISABLED
DECL|USART_CLOCK_ENABLED|macro|USART_CLOCK_ENABLED
DECL|USB_EXTI_LINE_WAKEUP|macro|USB_EXTI_LINE_WAKEUP
DECL|USB_FS_EXTI_LINE_WAKEUP|macro|USB_FS_EXTI_LINE_WAKEUP
DECL|USB_FS_EXTI_TRIGGER_BOTH_EDGE|macro|USB_FS_EXTI_TRIGGER_BOTH_EDGE
DECL|USB_FS_EXTI_TRIGGER_FALLING_EDGE|macro|USB_FS_EXTI_TRIGGER_FALLING_EDGE
DECL|USB_FS_EXTI_TRIGGER_RISING_EDGE|macro|USB_FS_EXTI_TRIGGER_RISING_EDGE
DECL|USB_HS_EXTI_LINE_WAKEUP|macro|USB_HS_EXTI_LINE_WAKEUP
DECL|USB_HS_EXTI_TRIGGER_BOTH_EDGE|macro|USB_HS_EXTI_TRIGGER_BOTH_EDGE
DECL|USB_HS_EXTI_TRIGGER_FALLING_EDGE|macro|USB_HS_EXTI_TRIGGER_FALLING_EDGE
DECL|USB_HS_EXTI_TRIGGER_RISING_EDGE|macro|USB_HS_EXTI_TRIGGER_RISING_EDGE
DECL|VLAN_TAG|macro|VLAN_TAG
DECL|VOLTAGE_RANGE_1|macro|VOLTAGE_RANGE_1
DECL|VOLTAGE_RANGE_2|macro|VOLTAGE_RANGE_2
DECL|VOLTAGE_RANGE_3|macro|VOLTAGE_RANGE_3
DECL|VOLTAGE_RANGE_4|macro|VOLTAGE_RANGE_4
DECL|WRPAREA_BANK1_AREAA|macro|WRPAREA_BANK1_AREAA
DECL|WRPAREA_BANK1_AREAB|macro|WRPAREA_BANK1_AREAB
DECL|WRPAREA_BANK2_AREAA|macro|WRPAREA_BANK2_AREAA
DECL|WRPAREA_BANK2_AREAB|macro|WRPAREA_BANK2_AREAB
DECL|WRPSTATE_DISABLE|macro|WRPSTATE_DISABLE
DECL|WRPSTATE_ENABLE|macro|WRPSTATE_ENABLE
DECL|__ADC12_CLK_DISABLE|macro|__ADC12_CLK_DISABLE
DECL|__ADC12_CLK_DISABLE|macro|__ADC12_CLK_DISABLE
DECL|__ADC12_CLK_ENABLE|macro|__ADC12_CLK_ENABLE
DECL|__ADC12_CLK_ENABLE|macro|__ADC12_CLK_ENABLE
DECL|__ADC12_FORCE_RESET|macro|__ADC12_FORCE_RESET
DECL|__ADC12_FORCE_RESET|macro|__ADC12_FORCE_RESET
DECL|__ADC12_IS_CLK_DISABLED|macro|__ADC12_IS_CLK_DISABLED
DECL|__ADC12_IS_CLK_ENABLED|macro|__ADC12_IS_CLK_ENABLED
DECL|__ADC12_RELEASE_RESET|macro|__ADC12_RELEASE_RESET
DECL|__ADC12_RELEASE_RESET|macro|__ADC12_RELEASE_RESET
DECL|__ADC1_CLK_DISABLE|macro|__ADC1_CLK_DISABLE
DECL|__ADC1_CLK_ENABLE|macro|__ADC1_CLK_ENABLE
DECL|__ADC1_CLK_SLEEP_DISABLE|macro|__ADC1_CLK_SLEEP_DISABLE
DECL|__ADC1_CLK_SLEEP_ENABLE|macro|__ADC1_CLK_SLEEP_ENABLE
DECL|__ADC1_FORCE_RESET|macro|__ADC1_FORCE_RESET
DECL|__ADC1_IS_CLK_DISABLED|macro|__ADC1_IS_CLK_DISABLED
DECL|__ADC1_IS_CLK_ENABLED|macro|__ADC1_IS_CLK_ENABLED
DECL|__ADC1_RELEASE_RESET|macro|__ADC1_RELEASE_RESET
DECL|__ADC2_CLK_DISABLE|macro|__ADC2_CLK_DISABLE
DECL|__ADC2_CLK_ENABLE|macro|__ADC2_CLK_ENABLE
DECL|__ADC2_CLK_SLEEP_DISABLE|macro|__ADC2_CLK_SLEEP_DISABLE
DECL|__ADC2_CLK_SLEEP_ENABLE|macro|__ADC2_CLK_SLEEP_ENABLE
DECL|__ADC2_FORCE_RESET|macro|__ADC2_FORCE_RESET
DECL|__ADC2_RELEASE_RESET|macro|__ADC2_RELEASE_RESET
DECL|__ADC34_CLK_DISABLE|macro|__ADC34_CLK_DISABLE
DECL|__ADC34_CLK_ENABLE|macro|__ADC34_CLK_ENABLE
DECL|__ADC34_FORCE_RESET|macro|__ADC34_FORCE_RESET
DECL|__ADC34_IS_CLK_DISABLED|macro|__ADC34_IS_CLK_DISABLED
DECL|__ADC34_IS_CLK_ENABLED|macro|__ADC34_IS_CLK_ENABLED
DECL|__ADC34_RELEASE_RESET|macro|__ADC34_RELEASE_RESET
DECL|__ADC3_CLK_DISABLE|macro|__ADC3_CLK_DISABLE
DECL|__ADC3_CLK_ENABLE|macro|__ADC3_CLK_ENABLE
DECL|__ADC3_CLK_SLEEP_DISABLE|macro|__ADC3_CLK_SLEEP_DISABLE
DECL|__ADC3_CLK_SLEEP_ENABLE|macro|__ADC3_CLK_SLEEP_ENABLE
DECL|__ADC3_FORCE_RESET|macro|__ADC3_FORCE_RESET
DECL|__ADC3_RELEASE_RESET|macro|__ADC3_RELEASE_RESET
DECL|__ADC_CLK_DISABLE|macro|__ADC_CLK_DISABLE
DECL|__ADC_CLK_ENABLE|macro|__ADC_CLK_ENABLE
DECL|__ADC_CLK_SLEEP_DISABLE|macro|__ADC_CLK_SLEEP_DISABLE
DECL|__ADC_CLK_SLEEP_ENABLE|macro|__ADC_CLK_SLEEP_ENABLE
DECL|__ADC_DISABLE|macro|__ADC_DISABLE
DECL|__ADC_ENABLE|macro|__ADC_ENABLE
DECL|__ADC_FORCE_RESET|macro|__ADC_FORCE_RESET
DECL|__ADC_IS_ENABLED|macro|__ADC_IS_ENABLED
DECL|__ADC_MULTIMODE_IS_ENABLED|macro|__ADC_MULTIMODE_IS_ENABLED
DECL|__ADC_RELEASE_RESET|macro|__ADC_RELEASE_RESET
DECL|__ADDR_1st_CYCLE|macro|__ADDR_1st_CYCLE
DECL|__ADDR_2nd_CYCLE|macro|__ADDR_2nd_CYCLE
DECL|__ADDR_3rd_CYCLE|macro|__ADDR_3rd_CYCLE
DECL|__ADDR_4th_CYCLE|macro|__ADDR_4th_CYCLE
DECL|__AES_CLK_DISABLE|macro|__AES_CLK_DISABLE
DECL|__AES_CLK_ENABLE|macro|__AES_CLK_ENABLE
DECL|__AES_CLK_SLEEP_DISABLE|macro|__AES_CLK_SLEEP_DISABLE
DECL|__AES_CLK_SLEEP_ENABLE|macro|__AES_CLK_SLEEP_ENABLE
DECL|__AES_FORCE_RESET|macro|__AES_FORCE_RESET
DECL|__AES_RELEASE_RESET|macro|__AES_RELEASE_RESET
DECL|__AFIO_CLK_DISABLE|macro|__AFIO_CLK_DISABLE
DECL|__AFIO_CLK_ENABLE|macro|__AFIO_CLK_ENABLE
DECL|__AFIO_FORCE_RESET|macro|__AFIO_FORCE_RESET
DECL|__AFIO_RELEASE_RESET|macro|__AFIO_RELEASE_RESET
DECL|__AHB1_FORCE_RESET|macro|__AHB1_FORCE_RESET
DECL|__AHB1_RELEASE_RESET|macro|__AHB1_RELEASE_RESET
DECL|__AHB2_FORCE_RESET|macro|__AHB2_FORCE_RESET
DECL|__AHB2_RELEASE_RESET|macro|__AHB2_RELEASE_RESET
DECL|__AHB3_FORCE_RESET|macro|__AHB3_FORCE_RESET
DECL|__AHB3_RELEASE_RESET|macro|__AHB3_RELEASE_RESET
DECL|__AHB_FORCE_RESET|macro|__AHB_FORCE_RESET
DECL|__AHB_RELEASE_RESET|macro|__AHB_RELEASE_RESET
DECL|__APB1_FORCE_RESET|macro|__APB1_FORCE_RESET
DECL|__APB1_RELEASE_RESET|macro|__APB1_RELEASE_RESET
DECL|__APB2_FORCE_RESET|macro|__APB2_FORCE_RESET
DECL|__APB2_RELEASE_RESET|macro|__APB2_RELEASE_RESET
DECL|__ARRAY_ADDRESS|macro|__ARRAY_ADDRESS
DECL|__BKPSRAM_CLK_DISABLE|macro|__BKPSRAM_CLK_DISABLE
DECL|__BKPSRAM_CLK_ENABLE|macro|__BKPSRAM_CLK_ENABLE
DECL|__BKPSRAM_CLK_SLEEP_DISABLE|macro|__BKPSRAM_CLK_SLEEP_DISABLE
DECL|__BKPSRAM_CLK_SLEEP_ENABLE|macro|__BKPSRAM_CLK_SLEEP_ENABLE
DECL|__BKP_CLK_DISABLE|macro|__BKP_CLK_DISABLE
DECL|__BKP_CLK_ENABLE|macro|__BKP_CLK_ENABLE
DECL|__BKP_FORCE_RESET|macro|__BKP_FORCE_RESET
DECL|__BKP_RELEASE_RESET|macro|__BKP_RELEASE_RESET
DECL|__CAN1_CLK_DISABLE|macro|__CAN1_CLK_DISABLE
DECL|__CAN1_CLK_ENABLE|macro|__CAN1_CLK_ENABLE
DECL|__CAN1_CLK_SLEEP_DISABLE|macro|__CAN1_CLK_SLEEP_DISABLE
DECL|__CAN1_CLK_SLEEP_ENABLE|macro|__CAN1_CLK_SLEEP_ENABLE
DECL|__CAN1_FORCE_RESET|macro|__CAN1_FORCE_RESET
DECL|__CAN1_RELEASE_RESET|macro|__CAN1_RELEASE_RESET
DECL|__CAN2_CLK_DISABLE|macro|__CAN2_CLK_DISABLE
DECL|__CAN2_CLK_ENABLE|macro|__CAN2_CLK_ENABLE
DECL|__CAN2_CLK_SLEEP_DISABLE|macro|__CAN2_CLK_SLEEP_DISABLE
DECL|__CAN2_CLK_SLEEP_ENABLE|macro|__CAN2_CLK_SLEEP_ENABLE
DECL|__CAN2_FORCE_RESET|macro|__CAN2_FORCE_RESET
DECL|__CAN2_RELEASE_RESET|macro|__CAN2_RELEASE_RESET
DECL|__CAN_CLK_DISABLE|macro|__CAN_CLK_DISABLE
DECL|__CAN_CLK_ENABLE|macro|__CAN_CLK_ENABLE
DECL|__CAN_FORCE_RESET|macro|__CAN_FORCE_RESET
DECL|__CAN_RELEASE_RESET|macro|__CAN_RELEASE_RESET
DECL|__CCMDATARAMEN_CLK_DISABLE|macro|__CCMDATARAMEN_CLK_DISABLE
DECL|__CCMDATARAMEN_CLK_ENABLE|macro|__CCMDATARAMEN_CLK_ENABLE
DECL|__CEC_CLK_DISABLE|macro|__CEC_CLK_DISABLE
DECL|__CEC_CLK_ENABLE|macro|__CEC_CLK_ENABLE
DECL|__CEC_FORCE_RESET|macro|__CEC_FORCE_RESET
DECL|__CEC_IS_CLK_DISABLED|macro|__CEC_IS_CLK_DISABLED
DECL|__CEC_IS_CLK_ENABLED|macro|__CEC_IS_CLK_ENABLED
DECL|__CEC_RELEASE_RESET|macro|__CEC_RELEASE_RESET
DECL|__COMP_CLK_DISABLE|macro|__COMP_CLK_DISABLE
DECL|__COMP_CLK_ENABLE|macro|__COMP_CLK_ENABLE
DECL|__COMP_CLK_SLEEP_DISABLE|macro|__COMP_CLK_SLEEP_DISABLE
DECL|__COMP_CLK_SLEEP_ENABLE|macro|__COMP_CLK_SLEEP_ENABLE
DECL|__COMP_FORCE_RESET|macro|__COMP_FORCE_RESET
DECL|__COMP_RELEASE_RESET|macro|__COMP_RELEASE_RESET
DECL|__CRC_CLK_DISABLE|macro|__CRC_CLK_DISABLE
DECL|__CRC_CLK_ENABLE|macro|__CRC_CLK_ENABLE
DECL|__CRC_CLK_SLEEP_DISABLE|macro|__CRC_CLK_SLEEP_DISABLE
DECL|__CRC_CLK_SLEEP_ENABLE|macro|__CRC_CLK_SLEEP_ENABLE
DECL|__CRC_FORCE_RESET|macro|__CRC_FORCE_RESET
DECL|__CRC_IS_CLK_DISABLED|macro|__CRC_IS_CLK_DISABLED
DECL|__CRC_IS_CLK_ENABLED|macro|__CRC_IS_CLK_ENABLED
DECL|__CRC_RELEASE_RESET|macro|__CRC_RELEASE_RESET
DECL|__CRS_CLK_DISABLE|macro|__CRS_CLK_DISABLE
DECL|__CRS_CLK_ENABLE|macro|__CRS_CLK_ENABLE
DECL|__CRS_CLK_SLEEP_DISABLE|macro|__CRS_CLK_SLEEP_DISABLE
DECL|__CRS_CLK_SLEEP_ENABLE|macro|__CRS_CLK_SLEEP_ENABLE
DECL|__CRS_FORCE_RESET|macro|__CRS_FORCE_RESET
DECL|__CRS_RELEASE_RESET|macro|__CRS_RELEASE_RESET
DECL|__CRYP_CLK_DISABLE|macro|__CRYP_CLK_DISABLE
DECL|__CRYP_CLK_ENABLE|macro|__CRYP_CLK_ENABLE
DECL|__CRYP_CLK_SLEEP_DISABLE|macro|__CRYP_CLK_SLEEP_DISABLE
DECL|__CRYP_CLK_SLEEP_ENABLE|macro|__CRYP_CLK_SLEEP_ENABLE
DECL|__CRYP_FORCE_RESET|macro|__CRYP_FORCE_RESET
DECL|__CRYP_FORCE_RESET|macro|__CRYP_FORCE_RESET
DECL|__CRYP_RELEASE_RESET|macro|__CRYP_RELEASE_RESET
DECL|__DAC1_CLK_DISABLE|macro|__DAC1_CLK_DISABLE
DECL|__DAC1_CLK_ENABLE|macro|__DAC1_CLK_ENABLE
DECL|__DAC1_CLK_SLEEP_DISABLE|macro|__DAC1_CLK_SLEEP_DISABLE
DECL|__DAC1_CLK_SLEEP_ENABLE|macro|__DAC1_CLK_SLEEP_ENABLE
DECL|__DAC1_FORCE_RESET|macro|__DAC1_FORCE_RESET
DECL|__DAC1_IS_CLK_DISABLED|macro|__DAC1_IS_CLK_DISABLED
DECL|__DAC1_IS_CLK_ENABLED|macro|__DAC1_IS_CLK_ENABLED
DECL|__DAC1_RELEASE_RESET|macro|__DAC1_RELEASE_RESET
DECL|__DAC2_CLK_DISABLE|macro|__DAC2_CLK_DISABLE
DECL|__DAC2_CLK_ENABLE|macro|__DAC2_CLK_ENABLE
DECL|__DAC2_FORCE_RESET|macro|__DAC2_FORCE_RESET
DECL|__DAC2_IS_CLK_DISABLED|macro|__DAC2_IS_CLK_DISABLED
DECL|__DAC2_IS_CLK_ENABLED|macro|__DAC2_IS_CLK_ENABLED
DECL|__DAC2_RELEASE_RESET|macro|__DAC2_RELEASE_RESET
DECL|__DAC_CLK_DISABLE|macro|__DAC_CLK_DISABLE
DECL|__DAC_CLK_ENABLE|macro|__DAC_CLK_ENABLE
DECL|__DAC_CLK_SLEEP_DISABLE|macro|__DAC_CLK_SLEEP_DISABLE
DECL|__DAC_CLK_SLEEP_ENABLE|macro|__DAC_CLK_SLEEP_ENABLE
DECL|__DAC_FORCE_RESET|macro|__DAC_FORCE_RESET
DECL|__DAC_RELEASE_RESET|macro|__DAC_RELEASE_RESET
DECL|__DBGMCU_CLK_DISABLE|macro|__DBGMCU_CLK_DISABLE
DECL|__DBGMCU_CLK_ENABLE|macro|__DBGMCU_CLK_ENABLE
DECL|__DBGMCU_FORCE_RESET|macro|__DBGMCU_FORCE_RESET
DECL|__DBGMCU_RELEASE_RESET|macro|__DBGMCU_RELEASE_RESET
DECL|__DCMI_CLK_DISABLE|macro|__DCMI_CLK_DISABLE
DECL|__DCMI_CLK_ENABLE|macro|__DCMI_CLK_ENABLE
DECL|__DCMI_CLK_SLEEP_DISABLE|macro|__DCMI_CLK_SLEEP_DISABLE
DECL|__DCMI_CLK_SLEEP_ENABLE|macro|__DCMI_CLK_SLEEP_ENABLE
DECL|__DCMI_FORCE_RESET|macro|__DCMI_FORCE_RESET
DECL|__DCMI_RELEASE_RESET|macro|__DCMI_RELEASE_RESET
DECL|__DFSDM_CLK_DISABLE|macro|__DFSDM_CLK_DISABLE
DECL|__DFSDM_CLK_ENABLE|macro|__DFSDM_CLK_ENABLE
DECL|__DFSDM_CLK_SLEEP_DISABLE|macro|__DFSDM_CLK_SLEEP_DISABLE
DECL|__DFSDM_CLK_SLEEP_ENABLE|macro|__DFSDM_CLK_SLEEP_ENABLE
DECL|__DFSDM_FORCE_RESET|macro|__DFSDM_FORCE_RESET
DECL|__DFSDM_RELEASE_RESET|macro|__DFSDM_RELEASE_RESET
DECL|__DIVFRAQ_SAMPLING16|macro|__DIVFRAQ_SAMPLING16
DECL|__DIVFRAQ_SAMPLING8|macro|__DIVFRAQ_SAMPLING8
DECL|__DIVMANT_SAMPLING16|macro|__DIVMANT_SAMPLING16
DECL|__DIVMANT_SAMPLING8|macro|__DIVMANT_SAMPLING8
DECL|__DIV_LPUART|macro|__DIV_LPUART
DECL|__DIV_SAMPLING16|macro|__DIV_SAMPLING16
DECL|__DIV_SAMPLING8|macro|__DIV_SAMPLING8
DECL|__DMA1_CLK_DISABLE|macro|__DMA1_CLK_DISABLE
DECL|__DMA1_CLK_ENABLE|macro|__DMA1_CLK_ENABLE
DECL|__DMA1_CLK_SLEEP_DISABLE|macro|__DMA1_CLK_SLEEP_DISABLE
DECL|__DMA1_CLK_SLEEP_ENABLE|macro|__DMA1_CLK_SLEEP_ENABLE
DECL|__DMA1_FORCE_RESET|macro|__DMA1_FORCE_RESET
DECL|__DMA1_IS_CLK_DISABLED|macro|__DMA1_IS_CLK_DISABLED
DECL|__DMA1_IS_CLK_ENABLED|macro|__DMA1_IS_CLK_ENABLED
DECL|__DMA1_RELEASE_RESET|macro|__DMA1_RELEASE_RESET
DECL|__DMA2D_CLK_DISABLE|macro|__DMA2D_CLK_DISABLE
DECL|__DMA2D_CLK_ENABLE|macro|__DMA2D_CLK_ENABLE
DECL|__DMA2D_CLK_SLEEP_DISABLE|macro|__DMA2D_CLK_SLEEP_DISABLE
DECL|__DMA2D_CLK_SLEEP_ENABLE|macro|__DMA2D_CLK_SLEEP_ENABLE
DECL|__DMA2D_FORCE_RESET|macro|__DMA2D_FORCE_RESET
DECL|__DMA2D_RELEASE_RESET|macro|__DMA2D_RELEASE_RESET
DECL|__DMA2_CLK_DISABLE|macro|__DMA2_CLK_DISABLE
DECL|__DMA2_CLK_ENABLE|macro|__DMA2_CLK_ENABLE
DECL|__DMA2_CLK_SLEEP_DISABLE|macro|__DMA2_CLK_SLEEP_DISABLE
DECL|__DMA2_CLK_SLEEP_ENABLE|macro|__DMA2_CLK_SLEEP_ENABLE
DECL|__DMA2_FORCE_RESET|macro|__DMA2_FORCE_RESET
DECL|__DMA2_IS_CLK_DISABLED|macro|__DMA2_IS_CLK_DISABLED
DECL|__DMA2_IS_CLK_ENABLED|macro|__DMA2_IS_CLK_ENABLED
DECL|__DMA2_RELEASE_RESET|macro|__DMA2_RELEASE_RESET
DECL|__ETHMACPTP_CLK_DISABLE|macro|__ETHMACPTP_CLK_DISABLE
DECL|__ETHMACPTP_CLK_ENABLE|macro|__ETHMACPTP_CLK_ENABLE
DECL|__ETHMACPTP_CLK_SLEEP_DISABLE|macro|__ETHMACPTP_CLK_SLEEP_DISABLE
DECL|__ETHMACPTP_CLK_SLEEP_ENABLE|macro|__ETHMACPTP_CLK_SLEEP_ENABLE
DECL|__ETHMACRX_CLK_DISABLE|macro|__ETHMACRX_CLK_DISABLE
DECL|__ETHMACRX_CLK_ENABLE|macro|__ETHMACRX_CLK_ENABLE
DECL|__ETHMACRX_CLK_SLEEP_DISABLE|macro|__ETHMACRX_CLK_SLEEP_DISABLE
DECL|__ETHMACRX_CLK_SLEEP_ENABLE|macro|__ETHMACRX_CLK_SLEEP_ENABLE
DECL|__ETHMACTX_CLK_DISABLE|macro|__ETHMACTX_CLK_DISABLE
DECL|__ETHMACTX_CLK_ENABLE|macro|__ETHMACTX_CLK_ENABLE
DECL|__ETHMACTX_CLK_SLEEP_DISABLE|macro|__ETHMACTX_CLK_SLEEP_DISABLE
DECL|__ETHMACTX_CLK_SLEEP_ENABLE|macro|__ETHMACTX_CLK_SLEEP_ENABLE
DECL|__ETHMAC_CLK_DISABLE|macro|__ETHMAC_CLK_DISABLE
DECL|__ETHMAC_CLK_ENABLE|macro|__ETHMAC_CLK_ENABLE
DECL|__ETHMAC_CLK_SLEEP_DISABLE|macro|__ETHMAC_CLK_SLEEP_DISABLE
DECL|__ETHMAC_CLK_SLEEP_ENABLE|macro|__ETHMAC_CLK_SLEEP_ENABLE
DECL|__ETHMAC_FORCE_RESET|macro|__ETHMAC_FORCE_RESET
DECL|__ETHMAC_RELEASE_RESET|macro|__ETHMAC_RELEASE_RESET
DECL|__ETH_CLK_DISABLE|macro|__ETH_CLK_DISABLE
DECL|__ETH_CLK_ENABLE|macro|__ETH_CLK_ENABLE
DECL|__FIREWALL_CLK_DISABLE|macro|__FIREWALL_CLK_DISABLE
DECL|__FIREWALL_CLK_ENABLE|macro|__FIREWALL_CLK_ENABLE
DECL|__FLASH_CLK_DISABLE|macro|__FLASH_CLK_DISABLE
DECL|__FLASH_CLK_ENABLE|macro|__FLASH_CLK_ENABLE
DECL|__FLASH_CLK_SLEEP_DISABLE|macro|__FLASH_CLK_SLEEP_DISABLE
DECL|__FLASH_CLK_SLEEP_ENABLE|macro|__FLASH_CLK_SLEEP_ENABLE
DECL|__FLASH_FORCE_RESET|macro|__FLASH_FORCE_RESET
DECL|__FLASH_RELEASE_RESET|macro|__FLASH_RELEASE_RESET
DECL|__FLITF_CLK_DISABLE|macro|__FLITF_CLK_DISABLE
DECL|__FLITF_CLK_ENABLE|macro|__FLITF_CLK_ENABLE
DECL|__FLITF_CLK_SLEEP_DISABLE|macro|__FLITF_CLK_SLEEP_DISABLE
DECL|__FLITF_CLK_SLEEP_ENABLE|macro|__FLITF_CLK_SLEEP_ENABLE
DECL|__FLITF_FORCE_RESET|macro|__FLITF_FORCE_RESET
DECL|__FLITF_IS_CLK_DISABLED|macro|__FLITF_IS_CLK_DISABLED
DECL|__FLITF_IS_CLK_ENABLED|macro|__FLITF_IS_CLK_ENABLED
DECL|__FLITF_RELEASE_RESET|macro|__FLITF_RELEASE_RESET
DECL|__FMC_CLK_DISABLE|macro|__FMC_CLK_DISABLE
DECL|__FMC_CLK_ENABLE|macro|__FMC_CLK_ENABLE
DECL|__FMC_CLK_SLEEP_DISABLE|macro|__FMC_CLK_SLEEP_DISABLE
DECL|__FMC_CLK_SLEEP_ENABLE|macro|__FMC_CLK_SLEEP_ENABLE
DECL|__FMC_FORCE_RESET|macro|__FMC_FORCE_RESET
DECL|__FMC_IS_CLK_DISABLED|macro|__FMC_IS_CLK_DISABLED
DECL|__FMC_IS_CLK_ENABLED|macro|__FMC_IS_CLK_ENABLED
DECL|__FMC_RELEASE_RESET|macro|__FMC_RELEASE_RESET
DECL|__FSMC_CLK_DISABLE|macro|__FSMC_CLK_DISABLE
DECL|__FSMC_CLK_ENABLE|macro|__FSMC_CLK_ENABLE
DECL|__FSMC_CLK_SLEEP_DISABLE|macro|__FSMC_CLK_SLEEP_DISABLE
DECL|__FSMC_CLK_SLEEP_ENABLE|macro|__FSMC_CLK_SLEEP_ENABLE
DECL|__FSMC_FORCE_RESET|macro|__FSMC_FORCE_RESET
DECL|__FSMC_RELEASE_RESET|macro|__FSMC_RELEASE_RESET
DECL|__GPIOA_CLK_DISABLE|macro|__GPIOA_CLK_DISABLE
DECL|__GPIOA_CLK_ENABLE|macro|__GPIOA_CLK_ENABLE
DECL|__GPIOA_CLK_SLEEP_DISABLE|macro|__GPIOA_CLK_SLEEP_DISABLE
DECL|__GPIOA_CLK_SLEEP_ENABLE|macro|__GPIOA_CLK_SLEEP_ENABLE
DECL|__GPIOA_FORCE_RESET|macro|__GPIOA_FORCE_RESET
DECL|__GPIOA_IS_CLK_DISABLED|macro|__GPIOA_IS_CLK_DISABLED
DECL|__GPIOA_IS_CLK_ENABLED|macro|__GPIOA_IS_CLK_ENABLED
DECL|__GPIOA_RELEASE_RESET|macro|__GPIOA_RELEASE_RESET
DECL|__GPIOB_CLK_DISABLE|macro|__GPIOB_CLK_DISABLE
DECL|__GPIOB_CLK_ENABLE|macro|__GPIOB_CLK_ENABLE
DECL|__GPIOB_CLK_SLEEP_DISABLE|macro|__GPIOB_CLK_SLEEP_DISABLE
DECL|__GPIOB_CLK_SLEEP_ENABLE|macro|__GPIOB_CLK_SLEEP_ENABLE
DECL|__GPIOB_FORCE_RESET|macro|__GPIOB_FORCE_RESET
DECL|__GPIOB_IS_CLK_DISABLED|macro|__GPIOB_IS_CLK_DISABLED
DECL|__GPIOB_IS_CLK_ENABLED|macro|__GPIOB_IS_CLK_ENABLED
DECL|__GPIOB_RELEASE_RESET|macro|__GPIOB_RELEASE_RESET
DECL|__GPIOC_CLK_DISABLE|macro|__GPIOC_CLK_DISABLE
DECL|__GPIOC_CLK_ENABLE|macro|__GPIOC_CLK_ENABLE
DECL|__GPIOC_CLK_SLEEP_DISABLE|macro|__GPIOC_CLK_SLEEP_DISABLE
DECL|__GPIOC_CLK_SLEEP_ENABLE|macro|__GPIOC_CLK_SLEEP_ENABLE
DECL|__GPIOC_FORCE_RESET|macro|__GPIOC_FORCE_RESET
DECL|__GPIOC_IS_CLK_DISABLED|macro|__GPIOC_IS_CLK_DISABLED
DECL|__GPIOC_IS_CLK_ENABLED|macro|__GPIOC_IS_CLK_ENABLED
DECL|__GPIOC_RELEASE_RESET|macro|__GPIOC_RELEASE_RESET
DECL|__GPIOD_CLK_DISABLE|macro|__GPIOD_CLK_DISABLE
DECL|__GPIOD_CLK_ENABLE|macro|__GPIOD_CLK_ENABLE
DECL|__GPIOD_CLK_SLEEP_DISABLE|macro|__GPIOD_CLK_SLEEP_DISABLE
DECL|__GPIOD_CLK_SLEEP_ENABLE|macro|__GPIOD_CLK_SLEEP_ENABLE
DECL|__GPIOD_FORCE_RESET|macro|__GPIOD_FORCE_RESET
DECL|__GPIOD_IS_CLK_DISABLED|macro|__GPIOD_IS_CLK_DISABLED
DECL|__GPIOD_IS_CLK_ENABLED|macro|__GPIOD_IS_CLK_ENABLED
DECL|__GPIOD_RELEASE_RESET|macro|__GPIOD_RELEASE_RESET
DECL|__GPIOE_CLK_DISABLE|macro|__GPIOE_CLK_DISABLE
DECL|__GPIOE_CLK_ENABLE|macro|__GPIOE_CLK_ENABLE
DECL|__GPIOE_CLK_SLEEP_DISABLE|macro|__GPIOE_CLK_SLEEP_DISABLE
DECL|__GPIOE_CLK_SLEEP_ENABLE|macro|__GPIOE_CLK_SLEEP_ENABLE
DECL|__GPIOE_FORCE_RESET|macro|__GPIOE_FORCE_RESET
DECL|__GPIOE_IS_CLK_DISABLED|macro|__GPIOE_IS_CLK_DISABLED
DECL|__GPIOE_IS_CLK_ENABLED|macro|__GPIOE_IS_CLK_ENABLED
DECL|__GPIOE_RELEASE_RESET|macro|__GPIOE_RELEASE_RESET
DECL|__GPIOF_CLK_DISABLE|macro|__GPIOF_CLK_DISABLE
DECL|__GPIOF_CLK_ENABLE|macro|__GPIOF_CLK_ENABLE
DECL|__GPIOF_CLK_SLEEP_DISABLE|macro|__GPIOF_CLK_SLEEP_DISABLE
DECL|__GPIOF_CLK_SLEEP_ENABLE|macro|__GPIOF_CLK_SLEEP_ENABLE
DECL|__GPIOF_FORCE_RESET|macro|__GPIOF_FORCE_RESET
DECL|__GPIOF_IS_CLK_DISABLED|macro|__GPIOF_IS_CLK_DISABLED
DECL|__GPIOF_IS_CLK_ENABLED|macro|__GPIOF_IS_CLK_ENABLED
DECL|__GPIOF_RELEASE_RESET|macro|__GPIOF_RELEASE_RESET
DECL|__GPIOG_CLK_DISABLE|macro|__GPIOG_CLK_DISABLE
DECL|__GPIOG_CLK_ENABLE|macro|__GPIOG_CLK_ENABLE
DECL|__GPIOG_CLK_SLEEP_DISABLE|macro|__GPIOG_CLK_SLEEP_DISABLE
DECL|__GPIOG_CLK_SLEEP_ENABLE|macro|__GPIOG_CLK_SLEEP_ENABLE
DECL|__GPIOG_FORCE_RESET|macro|__GPIOG_FORCE_RESET
DECL|__GPIOG_IS_CLK_DISABLED|macro|__GPIOG_IS_CLK_DISABLED
DECL|__GPIOG_IS_CLK_ENABLED|macro|__GPIOG_IS_CLK_ENABLED
DECL|__GPIOG_RELEASE_RESET|macro|__GPIOG_RELEASE_RESET
DECL|__GPIOH_CLK_DISABLE|macro|__GPIOH_CLK_DISABLE
DECL|__GPIOH_CLK_ENABLE|macro|__GPIOH_CLK_ENABLE
DECL|__GPIOH_CLK_SLEEP_DISABLE|macro|__GPIOH_CLK_SLEEP_DISABLE
DECL|__GPIOH_CLK_SLEEP_ENABLE|macro|__GPIOH_CLK_SLEEP_ENABLE
DECL|__GPIOH_FORCE_RESET|macro|__GPIOH_FORCE_RESET
DECL|__GPIOH_IS_CLK_DISABLED|macro|__GPIOH_IS_CLK_DISABLED
DECL|__GPIOH_IS_CLK_ENABLED|macro|__GPIOH_IS_CLK_ENABLED
DECL|__GPIOH_RELEASE_RESET|macro|__GPIOH_RELEASE_RESET
DECL|__GPIOI_CLK_DISABLE|macro|__GPIOI_CLK_DISABLE
DECL|__GPIOI_CLK_ENABLE|macro|__GPIOI_CLK_ENABLE
DECL|__GPIOI_CLK_SLEEP_DISABLE|macro|__GPIOI_CLK_SLEEP_DISABLE
DECL|__GPIOI_CLK_SLEEP_ENABLE|macro|__GPIOI_CLK_SLEEP_ENABLE
DECL|__GPIOI_FORCE_RESET|macro|__GPIOI_FORCE_RESET
DECL|__GPIOI_RELEASE_RESET|macro|__GPIOI_RELEASE_RESET
DECL|__GPIOJ_CLK_DISABLE|macro|__GPIOJ_CLK_DISABLE
DECL|__GPIOJ_CLK_ENABLE|macro|__GPIOJ_CLK_ENABLE
DECL|__GPIOJ_CLK_SLEEP_DISABLE|macro|__GPIOJ_CLK_SLEEP_DISABLE
DECL|__GPIOJ_CLK_SLEEP_ENABLE|macro|__GPIOJ_CLK_SLEEP_ENABLE
DECL|__GPIOJ_FORCE_RESET|macro|__GPIOJ_FORCE_RESET
DECL|__GPIOJ_RELEASE_RESET|macro|__GPIOJ_RELEASE_RESET
DECL|__GPIOK_CLK_DISABLE|macro|__GPIOK_CLK_DISABLE
DECL|__GPIOK_CLK_ENABLE|macro|__GPIOK_CLK_ENABLE
DECL|__GPIOK_CLK_SLEEP_DISABLE|macro|__GPIOK_CLK_SLEEP_DISABLE
DECL|__GPIOK_CLK_SLEEP_ENABLE|macro|__GPIOK_CLK_SLEEP_ENABLE
DECL|__GPIOK_RELEASE_RESET|macro|__GPIOK_RELEASE_RESET
DECL|__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION|macro|__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
DECL|__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION|macro|__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
DECL|__HAL_ADC_CALFACT_DIFF_GET|macro|__HAL_ADC_CALFACT_DIFF_GET
DECL|__HAL_ADC_CALFACT_DIFF_SET|macro|__HAL_ADC_CALFACT_DIFF_SET
DECL|__HAL_ADC_CFGR1_AUTOOFF|macro|__HAL_ADC_CFGR1_AUTOOFF
DECL|__HAL_ADC_CFGR1_AUTOWAIT|macro|__HAL_ADC_CFGR1_AUTOWAIT
DECL|__HAL_ADC_CFGR1_CONTINUOUS|macro|__HAL_ADC_CFGR1_CONTINUOUS
DECL|__HAL_ADC_CFGR1_DMACONTREQ|macro|__HAL_ADC_CFGR1_DMACONTREQ
DECL|__HAL_ADC_CFGR1_OVERRUN|macro|__HAL_ADC_CFGR1_OVERRUN
DECL|__HAL_ADC_CFGR1_REG_DISCCONTINUOUS|macro|__HAL_ADC_CFGR1_REG_DISCCONTINUOUS
DECL|__HAL_ADC_CFGR1_SCANDIR|macro|__HAL_ADC_CFGR1_SCANDIR
DECL|__HAL_ADC_CFGR_AUTOWAIT|macro|__HAL_ADC_CFGR_AUTOWAIT
DECL|__HAL_ADC_CFGR_AWD1CH|macro|__HAL_ADC_CFGR_AWD1CH
DECL|__HAL_ADC_CFGR_AWD23CR|macro|__HAL_ADC_CFGR_AWD23CR
DECL|__HAL_ADC_CFGR_CONTINUOUS|macro|__HAL_ADC_CFGR_CONTINUOUS
DECL|__HAL_ADC_CFGR_DISCONTINUOUS_NUM|macro|__HAL_ADC_CFGR_DISCONTINUOUS_NUM
DECL|__HAL_ADC_CFGR_DMACONTREQ|macro|__HAL_ADC_CFGR_DMACONTREQ
DECL|__HAL_ADC_CFGR_EXTSEL|macro|__HAL_ADC_CFGR_EXTSEL
DECL|__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION|macro|__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION
DECL|__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE|macro|__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE
DECL|__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS|macro|__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS
DECL|__HAL_ADC_CFGR_OVERRUN|macro|__HAL_ADC_CFGR_OVERRUN
DECL|__HAL_ADC_CFGR_REG_DISCCONTINUOUS|macro|__HAL_ADC_CFGR_REG_DISCCONTINUOUS
DECL|__HAL_ADC_CHSELR_CHANNEL|macro|__HAL_ADC_CHSELR_CHANNEL
DECL|__HAL_ADC_CLEAR_ERRORCODE|macro|__HAL_ADC_CLEAR_ERRORCODE
DECL|__HAL_ADC_CLOCK_PRESCALER_RANGE|macro|__HAL_ADC_CLOCK_PRESCALER_RANGE
DECL|__HAL_ADC_COMMON_ADC_OTHER|macro|__HAL_ADC_COMMON_ADC_OTHER
DECL|__HAL_ADC_COMMON_CCR_MULTI|macro|__HAL_ADC_COMMON_CCR_MULTI
DECL|__HAL_ADC_COMMON_REGISTER|macro|__HAL_ADC_COMMON_REGISTER
DECL|__HAL_ADC_CONVCYCLES_MAX_RANGE|macro|__HAL_ADC_CONVCYCLES_MAX_RANGE
DECL|__HAL_ADC_CR1_DISCONTINUOUS_NUM|macro|__HAL_ADC_CR1_DISCONTINUOUS_NUM
DECL|__HAL_ADC_CR1_DISCONTINUOUS|macro|__HAL_ADC_CR1_DISCONTINUOUS
DECL|__HAL_ADC_CR1_SCANCONV|macro|__HAL_ADC_CR1_SCANCONV
DECL|__HAL_ADC_CR1_SCAN|macro|__HAL_ADC_CR1_SCAN
DECL|__HAL_ADC_CR2_CONTINUOUS|macro|__HAL_ADC_CR2_CONTINUOUS
DECL|__HAL_ADC_CR2_DMAContReq|macro|__HAL_ADC_CR2_DMAContReq
DECL|__HAL_ADC_CR2_EOCSelection|macro|__HAL_ADC_CR2_EOCSelection
DECL|__HAL_ADC_DIFSEL_CHANNEL|macro|__HAL_ADC_DIFSEL_CHANNEL
DECL|__HAL_ADC_DISABLING_CONDITIONS|macro|__HAL_ADC_DISABLING_CONDITIONS
DECL|__HAL_ADC_ENABLING_CONDITIONS|macro|__HAL_ADC_ENABLING_CONDITIONS
DECL|__HAL_ADC_GET_CLOCK_PRESCALER|macro|__HAL_ADC_GET_CLOCK_PRESCALER
DECL|__HAL_ADC_GET_RESOLUTION|macro|__HAL_ADC_GET_RESOLUTION
DECL|__HAL_ADC_GET_RESOLUTION|macro|__HAL_ADC_GET_RESOLUTION
DECL|__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED|macro|__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED
DECL|__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED|macro|__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
DECL|__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR|macro|__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR
DECL|__HAL_ADC_IS_CONVERSION_ONGOING|macro|__HAL_ADC_IS_CONVERSION_ONGOING
DECL|__HAL_ADC_IS_ENABLED|macro|__HAL_ADC_IS_ENABLED
DECL|__HAL_ADC_IS_SOFTWARE_START_INJECTED|macro|__HAL_ADC_IS_SOFTWARE_START_INJECTED
DECL|__HAL_ADC_IS_SOFTWARE_START_REGULAR|macro|__HAL_ADC_IS_SOFTWARE_START_REGULAR
DECL|__HAL_ADC_JSQR_JEXTSEL|macro|__HAL_ADC_JSQR_JEXTSEL
DECL|__HAL_ADC_JSQR_JL|macro|__HAL_ADC_JSQR_JL
DECL|__HAL_ADC_JSQR_RK_JL|macro|__HAL_ADC_JSQR_RK_JL
DECL|__HAL_ADC_JSQR_RK|macro|__HAL_ADC_JSQR_RK
DECL|__HAL_ADC_JSQR|macro|__HAL_ADC_JSQR
DECL|__HAL_ADC_MULTIMODE_IS_ENABLED|macro|__HAL_ADC_MULTIMODE_IS_ENABLED
DECL|__HAL_ADC_MULTI_SLAVE|macro|__HAL_ADC_MULTI_SLAVE
DECL|__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER|macro|__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER
DECL|__HAL_ADC_OFFSET_SHIFT_RESOLUTION|macro|__HAL_ADC_OFFSET_SHIFT_RESOLUTION
DECL|__HAL_ADC_OFR_CHANNEL|macro|__HAL_ADC_OFR_CHANNEL
DECL|__HAL_ADC_SMPR1|macro|__HAL_ADC_SMPR1
DECL|__HAL_ADC_SMPR2|macro|__HAL_ADC_SMPR2
DECL|__HAL_ADC_SQR1_L|macro|__HAL_ADC_SQR1_L
DECL|__HAL_ADC_SQR1_RK|macro|__HAL_ADC_SQR1_RK
DECL|__HAL_ADC_SQR1|macro|__HAL_ADC_SQR1
DECL|__HAL_ADC_SQR2_RK|macro|__HAL_ADC_SQR2_RK
DECL|__HAL_ADC_SQR3_RK|macro|__HAL_ADC_SQR3_RK
DECL|__HAL_ADC_TRX_HIGHTHRESHOLD|macro|__HAL_ADC_TRX_HIGHTHRESHOLD
DECL|__HAL_CEC_GET_IT|macro|__HAL_CEC_GET_IT
DECL|__HAL_CLEAR_FLAG|macro|__HAL_CLEAR_FLAG
DECL|__HAL_COMP_EXTI_CLEAR_FLAG|macro|__HAL_COMP_EXTI_CLEAR_FLAG
DECL|__HAL_COMP_EXTI_CLEAR_FLAG|macro|__HAL_COMP_EXTI_CLEAR_FLAG
DECL|__HAL_COMP_EXTI_CLEAR_FLAG|macro|__HAL_COMP_EXTI_CLEAR_FLAG
DECL|__HAL_COMP_EXTI_CLEAR_FLAG|macro|__HAL_COMP_EXTI_CLEAR_FLAG
DECL|__HAL_COMP_EXTI_CLEAR_FLAG|macro|__HAL_COMP_EXTI_CLEAR_FLAG
DECL|__HAL_COMP_EXTI_DISABLE_IT|macro|__HAL_COMP_EXTI_DISABLE_IT
DECL|__HAL_COMP_EXTI_DISABLE_IT|macro|__HAL_COMP_EXTI_DISABLE_IT
DECL|__HAL_COMP_EXTI_DISABLE_IT|macro|__HAL_COMP_EXTI_DISABLE_IT
DECL|__HAL_COMP_EXTI_DISABLE_IT|macro|__HAL_COMP_EXTI_DISABLE_IT
DECL|__HAL_COMP_EXTI_DISABLE_IT|macro|__HAL_COMP_EXTI_DISABLE_IT
DECL|__HAL_COMP_EXTI_ENABLE_IT|macro|__HAL_COMP_EXTI_ENABLE_IT
DECL|__HAL_COMP_EXTI_ENABLE_IT|macro|__HAL_COMP_EXTI_ENABLE_IT
DECL|__HAL_COMP_EXTI_ENABLE_IT|macro|__HAL_COMP_EXTI_ENABLE_IT
DECL|__HAL_COMP_EXTI_ENABLE_IT|macro|__HAL_COMP_EXTI_ENABLE_IT
DECL|__HAL_COMP_EXTI_ENABLE_IT|macro|__HAL_COMP_EXTI_ENABLE_IT
DECL|__HAL_COMP_EXTI_FALLING_IT_DISABLE|macro|__HAL_COMP_EXTI_FALLING_IT_DISABLE
DECL|__HAL_COMP_EXTI_FALLING_IT_DISABLE|macro|__HAL_COMP_EXTI_FALLING_IT_DISABLE
DECL|__HAL_COMP_EXTI_FALLING_IT_DISABLE|macro|__HAL_COMP_EXTI_FALLING_IT_DISABLE
DECL|__HAL_COMP_EXTI_FALLING_IT_DISABLE|macro|__HAL_COMP_EXTI_FALLING_IT_DISABLE
DECL|__HAL_COMP_EXTI_FALLING_IT_DISABLE|macro|__HAL_COMP_EXTI_FALLING_IT_DISABLE
DECL|__HAL_COMP_EXTI_FALLING_IT_ENABLE|macro|__HAL_COMP_EXTI_FALLING_IT_ENABLE
DECL|__HAL_COMP_EXTI_FALLING_IT_ENABLE|macro|__HAL_COMP_EXTI_FALLING_IT_ENABLE
DECL|__HAL_COMP_EXTI_FALLING_IT_ENABLE|macro|__HAL_COMP_EXTI_FALLING_IT_ENABLE
DECL|__HAL_COMP_EXTI_FALLING_IT_ENABLE|macro|__HAL_COMP_EXTI_FALLING_IT_ENABLE
DECL|__HAL_COMP_EXTI_FALLING_IT_ENABLE|macro|__HAL_COMP_EXTI_FALLING_IT_ENABLE
DECL|__HAL_COMP_EXTI_GET_FLAG|macro|__HAL_COMP_EXTI_GET_FLAG
DECL|__HAL_COMP_EXTI_GET_FLAG|macro|__HAL_COMP_EXTI_GET_FLAG
DECL|__HAL_COMP_EXTI_GET_FLAG|macro|__HAL_COMP_EXTI_GET_FLAG
DECL|__HAL_COMP_EXTI_GET_FLAG|macro|__HAL_COMP_EXTI_GET_FLAG
DECL|__HAL_COMP_EXTI_GET_FLAG|macro|__HAL_COMP_EXTI_GET_FLAG
DECL|__HAL_COMP_EXTI_RISING_IT_DISABLE|macro|__HAL_COMP_EXTI_RISING_IT_DISABLE
DECL|__HAL_COMP_EXTI_RISING_IT_DISABLE|macro|__HAL_COMP_EXTI_RISING_IT_DISABLE
DECL|__HAL_COMP_EXTI_RISING_IT_DISABLE|macro|__HAL_COMP_EXTI_RISING_IT_DISABLE
DECL|__HAL_COMP_EXTI_RISING_IT_DISABLE|macro|__HAL_COMP_EXTI_RISING_IT_DISABLE
DECL|__HAL_COMP_EXTI_RISING_IT_DISABLE|macro|__HAL_COMP_EXTI_RISING_IT_DISABLE
DECL|__HAL_COMP_EXTI_RISING_IT_ENABLE|macro|__HAL_COMP_EXTI_RISING_IT_ENABLE
DECL|__HAL_COMP_EXTI_RISING_IT_ENABLE|macro|__HAL_COMP_EXTI_RISING_IT_ENABLE
DECL|__HAL_COMP_EXTI_RISING_IT_ENABLE|macro|__HAL_COMP_EXTI_RISING_IT_ENABLE
DECL|__HAL_COMP_EXTI_RISING_IT_ENABLE|macro|__HAL_COMP_EXTI_RISING_IT_ENABLE
DECL|__HAL_COMP_EXTI_RISING_IT_ENABLE|macro|__HAL_COMP_EXTI_RISING_IT_ENABLE
DECL|__HAL_COMP_GET_EXTI_LINE|macro|__HAL_COMP_GET_EXTI_LINE
DECL|__HAL_COMP_GET_FLAG|macro|__HAL_COMP_GET_FLAG
DECL|__HAL_CORTEX_SYSTICKCLK_CONFIG|macro|__HAL_CORTEX_SYSTICKCLK_CONFIG
DECL|__HAL_DHR12R1_ALIGNEMENT|macro|__HAL_DHR12R1_ALIGNEMENT
DECL|__HAL_DHR12R2_ALIGNEMENT|macro|__HAL_DHR12R2_ALIGNEMENT
DECL|__HAL_DHR12RD_ALIGNEMENT|macro|__HAL_DHR12RD_ALIGNEMENT
DECL|__HAL_ETH_EXTI_CLEAR_FLAG|macro|__HAL_ETH_EXTI_CLEAR_FLAG
DECL|__HAL_ETH_EXTI_DISABLE_IT|macro|__HAL_ETH_EXTI_DISABLE_IT
DECL|__HAL_ETH_EXTI_ENABLE_IT|macro|__HAL_ETH_EXTI_ENABLE_IT
DECL|__HAL_ETH_EXTI_GET_FLAG|macro|__HAL_ETH_EXTI_GET_FLAG
DECL|__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER|macro|__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER
DECL|__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER|macro|__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER
DECL|__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER|macro|__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER
DECL|__HAL_FMC_BANK|macro|__HAL_FMC_BANK
DECL|__HAL_FREEZE_CAN1_DBGMCU|macro|__HAL_FREEZE_CAN1_DBGMCU
DECL|__HAL_FREEZE_CAN2_DBGMCU|macro|__HAL_FREEZE_CAN2_DBGMCU
DECL|__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU|macro|__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
DECL|__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU|macro|__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
DECL|__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU|macro|__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU
DECL|__HAL_FREEZE_IWDG_DBGMCU|macro|__HAL_FREEZE_IWDG_DBGMCU
DECL|__HAL_FREEZE_LPTIM1_DBGMCU|macro|__HAL_FREEZE_LPTIM1_DBGMCU
DECL|__HAL_FREEZE_LPTIM2_DBGMCU|macro|__HAL_FREEZE_LPTIM2_DBGMCU
DECL|__HAL_FREEZE_RTC_DBGMCU|macro|__HAL_FREEZE_RTC_DBGMCU
DECL|__HAL_FREEZE_TIM10_DBGMCU|macro|__HAL_FREEZE_TIM10_DBGMCU
DECL|__HAL_FREEZE_TIM11_DBGMCU|macro|__HAL_FREEZE_TIM11_DBGMCU
DECL|__HAL_FREEZE_TIM12_DBGMCU|macro|__HAL_FREEZE_TIM12_DBGMCU
DECL|__HAL_FREEZE_TIM13_DBGMCU|macro|__HAL_FREEZE_TIM13_DBGMCU
DECL|__HAL_FREEZE_TIM14_DBGMCU|macro|__HAL_FREEZE_TIM14_DBGMCU
DECL|__HAL_FREEZE_TIM15_DBGMCU|macro|__HAL_FREEZE_TIM15_DBGMCU
DECL|__HAL_FREEZE_TIM16_DBGMCU|macro|__HAL_FREEZE_TIM16_DBGMCU
DECL|__HAL_FREEZE_TIM17_DBGMCU|macro|__HAL_FREEZE_TIM17_DBGMCU
DECL|__HAL_FREEZE_TIM1_DBGMCU|macro|__HAL_FREEZE_TIM1_DBGMCU
DECL|__HAL_FREEZE_TIM2_DBGMCU|macro|__HAL_FREEZE_TIM2_DBGMCU
DECL|__HAL_FREEZE_TIM3_DBGMCU|macro|__HAL_FREEZE_TIM3_DBGMCU
DECL|__HAL_FREEZE_TIM4_DBGMCU|macro|__HAL_FREEZE_TIM4_DBGMCU
DECL|__HAL_FREEZE_TIM5_DBGMCU|macro|__HAL_FREEZE_TIM5_DBGMCU
DECL|__HAL_FREEZE_TIM6_DBGMCU|macro|__HAL_FREEZE_TIM6_DBGMCU
DECL|__HAL_FREEZE_TIM7_DBGMCU|macro|__HAL_FREEZE_TIM7_DBGMCU
DECL|__HAL_FREEZE_TIM8_DBGMCU|macro|__HAL_FREEZE_TIM8_DBGMCU
DECL|__HAL_FREEZE_TIM9_DBGMCU|macro|__HAL_FREEZE_TIM9_DBGMCU
DECL|__HAL_FREEZE_WWDG_DBGMCU|macro|__HAL_FREEZE_WWDG_DBGMCU
DECL|__HAL_GET_BOOT_MODE|macro|__HAL_GET_BOOT_MODE
DECL|__HAL_GET_FLAG|macro|__HAL_GET_FLAG
DECL|__HAL_HRTIM_GetClockPrescaler|macro|__HAL_HRTIM_GetClockPrescaler
DECL|__HAL_HRTIM_GetCompare|macro|__HAL_HRTIM_GetCompare
DECL|__HAL_HRTIM_GetCounter|macro|__HAL_HRTIM_GetCounter
DECL|__HAL_HRTIM_GetPeriod|macro|__HAL_HRTIM_GetPeriod
DECL|__HAL_HRTIM_SetClockPrescaler|macro|__HAL_HRTIM_SetClockPrescaler
DECL|__HAL_HRTIM_SetCompare|macro|__HAL_HRTIM_SetCompare
DECL|__HAL_HRTIM_SetCounter|macro|__HAL_HRTIM_SetCounter
DECL|__HAL_HRTIM_SetPeriod|macro|__HAL_HRTIM_SetPeriod
DECL|__HAL_I2C_10BIT_ADDRESS|macro|__HAL_I2C_10BIT_ADDRESS
DECL|__HAL_I2C_10BIT_HEADER_READ|macro|__HAL_I2C_10BIT_HEADER_READ
DECL|__HAL_I2C_10BIT_HEADER_WRITE|macro|__HAL_I2C_10BIT_HEADER_WRITE
DECL|__HAL_I2C_7BIT_ADD_READ|macro|__HAL_I2C_7BIT_ADD_READ
DECL|__HAL_I2C_7BIT_ADD_WRITE|macro|__HAL_I2C_7BIT_ADD_WRITE
DECL|__HAL_I2C_FREQRANGE|macro|__HAL_I2C_FREQRANGE
DECL|__HAL_I2C_FREQ_RANGE|macro|__HAL_I2C_FREQ_RANGE
DECL|__HAL_I2C_GENERATE_START|macro|__HAL_I2C_GENERATE_START
DECL|__HAL_I2C_MEM_ADD_LSB|macro|__HAL_I2C_MEM_ADD_LSB
DECL|__HAL_I2C_MEM_ADD_MSB|macro|__HAL_I2C_MEM_ADD_MSB
DECL|__HAL_I2C_RESET_CR2|macro|__HAL_I2C_RESET_CR2
DECL|__HAL_I2C_RISE_TIME|macro|__HAL_I2C_RISE_TIME
DECL|__HAL_I2C_SPEED_FAST|macro|__HAL_I2C_SPEED_FAST
DECL|__HAL_I2C_SPEED_STANDARD|macro|__HAL_I2C_SPEED_STANDARD
DECL|__HAL_I2C_SPEED|macro|__HAL_I2C_SPEED
DECL|__HAL_IRDA_GETCLOCKSOURCE|macro|__HAL_IRDA_GETCLOCKSOURCE
DECL|__HAL_IRDA_MASK_COMPUTATION|macro|__HAL_IRDA_MASK_COMPUTATION
DECL|__HAL_IWDG_DISABLE_WRITE_ACCESS|macro|__HAL_IWDG_DISABLE_WRITE_ACCESS
DECL|__HAL_IWDG_ENABLE_WRITE_ACCESS|macro|__HAL_IWDG_ENABLE_WRITE_ACCESS
DECL|__HAL_LPTIM_DISABLE_INTERRUPT|macro|__HAL_LPTIM_DISABLE_INTERRUPT
DECL|__HAL_LPTIM_ENABLE_INTERRUPT|macro|__HAL_LPTIM_ENABLE_INTERRUPT
DECL|__HAL_LPTIM_GET_ITSTATUS|macro|__HAL_LPTIM_GET_ITSTATUS
DECL|__HAL_LTDC_LAYER|macro|__HAL_LTDC_LAYER
DECL|__HAL_PVD_EVENT_DISABLE|macro|__HAL_PVD_EVENT_DISABLE
DECL|__HAL_PVD_EVENT_ENABLE|macro|__HAL_PVD_EVENT_ENABLE
DECL|__HAL_PVD_EXTI_CLEAR_FLAG|macro|__HAL_PVD_EXTI_CLEAR_FLAG
DECL|__HAL_PVD_EXTI_CLEAR_FLAG|macro|__HAL_PVD_EXTI_CLEAR_FLAG
DECL|__HAL_PVD_EXTI_DISABLE_IT|macro|__HAL_PVD_EXTI_DISABLE_IT
DECL|__HAL_PVD_EXTI_DISABLE_IT|macro|__HAL_PVD_EXTI_DISABLE_IT
DECL|__HAL_PVD_EXTI_ENABLE_IT|macro|__HAL_PVD_EXTI_ENABLE_IT
DECL|__HAL_PVD_EXTI_ENABLE_IT|macro|__HAL_PVD_EXTI_ENABLE_IT
DECL|__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE|macro|__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE
DECL|__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE|macro|__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE
DECL|__HAL_PVD_EXTI_GENERATE_SWIT|macro|__HAL_PVD_EXTI_GENERATE_SWIT
DECL|__HAL_PVD_EXTI_GENERATE_SWIT|macro|__HAL_PVD_EXTI_GENERATE_SWIT
DECL|__HAL_PVD_EXTI_GET_FLAG|macro|__HAL_PVD_EXTI_GET_FLAG
DECL|__HAL_PVD_EXTI_GET_FLAG|macro|__HAL_PVD_EXTI_GET_FLAG
DECL|__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE|macro|__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE
DECL|__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE|macro|__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE
DECL|__HAL_PVM_EVENT_DISABLE|macro|__HAL_PVM_EVENT_DISABLE
DECL|__HAL_PVM_EVENT_ENABLE|macro|__HAL_PVM_EVENT_ENABLE
DECL|__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE|macro|__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE
DECL|__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE|macro|__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE
DECL|__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE|macro|__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE
DECL|__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE|macro|__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE
DECL|__HAL_PWR_INTERNALWAKEUP_DISABLE|macro|__HAL_PWR_INTERNALWAKEUP_DISABLE
DECL|__HAL_PWR_INTERNALWAKEUP_ENABLE|macro|__HAL_PWR_INTERNALWAKEUP_ENABLE
DECL|__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE|macro|__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE
DECL|__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE|macro|__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE
DECL|__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER|macro|__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER
DECL|__HAL_PWR_PVD_EXTI_EVENT_DISABLE|macro|__HAL_PWR_PVD_EXTI_EVENT_DISABLE
DECL|__HAL_PWR_PVD_EXTI_EVENT_ENABLE|macro|__HAL_PWR_PVD_EXTI_EVENT_ENABLE
DECL|__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE|macro|__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE
DECL|__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE|macro|__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE
DECL|__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE|macro|__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE
DECL|__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE|macro|__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE
DECL|__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER|macro|__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER
DECL|__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER|macro|__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER
DECL|__HAL_PWR_PVM_DISABLE|macro|__HAL_PWR_PVM_DISABLE
DECL|__HAL_PWR_PVM_ENABLE|macro|__HAL_PWR_PVM_ENABLE
DECL|__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE|macro|__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE
DECL|__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE|macro|__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE
DECL|__HAL_PWR_VDDIO2_DISABLE|macro|__HAL_PWR_VDDIO2_DISABLE
DECL|__HAL_PWR_VDDIO2_ENABLE|macro|__HAL_PWR_VDDIO2_ENABLE
DECL|__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER|macro|__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER
DECL|__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER|macro|__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER
DECL|__HAL_PWR_VDDUSB_DISABLE|macro|__HAL_PWR_VDDUSB_DISABLE
DECL|__HAL_PWR_VDDUSB_ENABLE|macro|__HAL_PWR_VDDUSB_ENABLE
DECL|__HAL_RCC_CRS_CALCULATE_RELOADVALUE|macro|__HAL_RCC_CRS_CALCULATE_RELOADVALUE
DECL|__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB|macro|__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB
DECL|__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER|macro|__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER
DECL|__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB|macro|__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB
DECL|__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER|macro|__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER
DECL|__HAL_RCC_DFSDM_CLK_DISABLE|macro|__HAL_RCC_DFSDM_CLK_DISABLE
DECL|__HAL_RCC_DFSDM_CLK_ENABLE|macro|__HAL_RCC_DFSDM_CLK_ENABLE
DECL|__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DFSDM_CONFIG|macro|__HAL_RCC_DFSDM_CONFIG
DECL|__HAL_RCC_DFSDM_FORCE_RESET|macro|__HAL_RCC_DFSDM_FORCE_RESET
DECL|__HAL_RCC_DFSDM_IS_CLK_DISABLED|macro|__HAL_RCC_DFSDM_IS_CLK_DISABLED
DECL|__HAL_RCC_DFSDM_IS_CLK_ENABLED|macro|__HAL_RCC_DFSDM_IS_CLK_ENABLED
DECL|__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DFSDM_RELEASE_RESET|macro|__HAL_RCC_DFSDM_RELEASE_RESET
DECL|__HAL_RCC_GET_DFSDM_SOURCE|macro|__HAL_RCC_GET_DFSDM_SOURCE
DECL|__HAL_RCC_GET_IT_SOURCE|macro|__HAL_RCC_GET_IT_SOURCE
DECL|__HAL_RCC_GET_SDIO_SOURCE|macro|__HAL_RCC_GET_SDIO_SOURCE
DECL|__HAL_RCC_GET_SDMMC1_SOURCE|macro|__HAL_RCC_GET_SDMMC1_SOURCE
DECL|__HAL_RCC_I2SCLK_CONFIG|macro|__HAL_RCC_I2SCLK_CONFIG
DECL|__HAL_RCC_I2SCLK|macro|__HAL_RCC_I2SCLK
DECL|__HAL_RCC_MCO_CONFIG|macro|__HAL_RCC_MCO_CONFIG
DECL|__HAL_RCC_OTGFS_FORCE_RESET|macro|__HAL_RCC_OTGFS_FORCE_RESET
DECL|__HAL_RCC_OTGFS_RELEASE_RESET|macro|__HAL_RCC_OTGFS_RELEASE_RESET
DECL|__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_OTGHS_FORCE_RESET|macro|__HAL_RCC_OTGHS_FORCE_RESET
DECL|__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_OTGHS_RELEASE_RESET|macro|__HAL_RCC_OTGHS_RELEASE_RESET
DECL|__HAL_RCC_SDIO_CLK_DISABLE|macro|__HAL_RCC_SDIO_CLK_DISABLE
DECL|__HAL_RCC_SDIO_CLK_ENABLE|macro|__HAL_RCC_SDIO_CLK_ENABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDIO_CONFIG|macro|__HAL_RCC_SDIO_CONFIG
DECL|__HAL_RCC_SDIO_FORCE_RESET|macro|__HAL_RCC_SDIO_FORCE_RESET
DECL|__HAL_RCC_SDIO_IS_CLK_DISABLED|macro|__HAL_RCC_SDIO_IS_CLK_DISABLED
DECL|__HAL_RCC_SDIO_IS_CLK_ENABLED|macro|__HAL_RCC_SDIO_IS_CLK_ENABLED
DECL|__HAL_RCC_SDIO_RELEASE_RESET|macro|__HAL_RCC_SDIO_RELEASE_RESET
DECL|__HAL_RCC_SDMMC1_CLK_DISABLE|macro|__HAL_RCC_SDMMC1_CLK_DISABLE
DECL|__HAL_RCC_SDMMC1_CLK_ENABLE|macro|__HAL_RCC_SDMMC1_CLK_ENABLE
DECL|__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDMMC1_CONFIG|macro|__HAL_RCC_SDMMC1_CONFIG
DECL|__HAL_RCC_SDMMC1_FORCE_RESET|macro|__HAL_RCC_SDMMC1_FORCE_RESET
DECL|__HAL_RCC_SDMMC1_IS_CLK_DISABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_DISABLED
DECL|__HAL_RCC_SDMMC1_IS_CLK_ENABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_ENABLED
DECL|__HAL_RCC_SDMMC1_RELEASE_RESET|macro|__HAL_RCC_SDMMC1_RELEASE_RESET
DECL|__HAL_REMAPDMA_CHANNEL_DISABLE|macro|__HAL_REMAPDMA_CHANNEL_DISABLE
DECL|__HAL_REMAPDMA_CHANNEL_ENABLE|macro|__HAL_REMAPDMA_CHANNEL_ENABLE
DECL|__HAL_REMAPMEMORY_FLASH|macro|__HAL_REMAPMEMORY_FLASH
DECL|__HAL_REMAPMEMORY_FMC_SDRAM|macro|__HAL_REMAPMEMORY_FMC_SDRAM
DECL|__HAL_REMAPMEMORY_FMC|macro|__HAL_REMAPMEMORY_FMC
DECL|__HAL_REMAPMEMORY_FSMC|macro|__HAL_REMAPMEMORY_FSMC
DECL|__HAL_REMAPMEMORY_QUADSPI|macro|__HAL_REMAPMEMORY_QUADSPI
DECL|__HAL_REMAPMEMORY_SRAM|macro|__HAL_REMAPMEMORY_SRAM
DECL|__HAL_REMAPMEMORY_SYSTEMFLASH|macro|__HAL_REMAPMEMORY_SYSTEMFLASH
DECL|__HAL_RTC_CLEAR_FLAG|macro|__HAL_RTC_CLEAR_FLAG
DECL|__HAL_RTC_DISABLE_IT|macro|__HAL_RTC_DISABLE_IT
DECL|__HAL_RTC_ENABLE_IT|macro|__HAL_RTC_ENABLE_IT
DECL|__HAL_RTC_EXTI_CLEAR_FLAG|macro|__HAL_RTC_EXTI_CLEAR_FLAG
DECL|__HAL_RTC_EXTI_CLEAR_FLAG|macro|__HAL_RTC_EXTI_CLEAR_FLAG
DECL|__HAL_RTC_EXTI_DISABLE_IT|macro|__HAL_RTC_EXTI_DISABLE_IT
DECL|__HAL_RTC_EXTI_DISABLE_IT|macro|__HAL_RTC_EXTI_DISABLE_IT
DECL|__HAL_RTC_EXTI_ENABLE_IT|macro|__HAL_RTC_EXTI_ENABLE_IT
DECL|__HAL_RTC_EXTI_ENABLE_IT|macro|__HAL_RTC_EXTI_ENABLE_IT
DECL|__HAL_RTC_EXTI_GENERATE_SWIT|macro|__HAL_RTC_EXTI_GENERATE_SWIT
DECL|__HAL_RTC_EXTI_GENERATE_SWIT|macro|__HAL_RTC_EXTI_GENERATE_SWIT
DECL|__HAL_RTC_EXTI_GET_FLAG|macro|__HAL_RTC_EXTI_GET_FLAG
DECL|__HAL_RTC_EXTI_GET_FLAG|macro|__HAL_RTC_EXTI_GET_FLAG
DECL|__HAL_SD_SDIO_CLEAR_FLAG|macro|__HAL_SD_SDIO_CLEAR_FLAG
DECL|__HAL_SD_SDIO_CLEAR_IT|macro|__HAL_SD_SDIO_CLEAR_IT
DECL|__HAL_SD_SDIO_DISABLE_IT|macro|__HAL_SD_SDIO_DISABLE_IT
DECL|__HAL_SD_SDIO_DISABLE|macro|__HAL_SD_SDIO_DISABLE
DECL|__HAL_SD_SDIO_DMA_DISABL|macro|__HAL_SD_SDIO_DMA_DISABL
DECL|__HAL_SD_SDIO_DMA_ENABLE|macro|__HAL_SD_SDIO_DMA_ENABLE
DECL|__HAL_SD_SDIO_ENABLE_IT|macro|__HAL_SD_SDIO_ENABLE_IT
DECL|__HAL_SD_SDIO_ENABLE|macro|__HAL_SD_SDIO_ENABLE
DECL|__HAL_SD_SDIO_GET_FLAG|macro|__HAL_SD_SDIO_GET_FLAG
DECL|__HAL_SD_SDIO_GET_IT|macro|__HAL_SD_SDIO_GET_IT
DECL|__HAL_SD_SDMMC_CLEAR_FLAG|macro|__HAL_SD_SDMMC_CLEAR_FLAG
DECL|__HAL_SD_SDMMC_CLEAR_IT|macro|__HAL_SD_SDMMC_CLEAR_IT
DECL|__HAL_SD_SDMMC_DISABLE_IT|macro|__HAL_SD_SDMMC_DISABLE_IT
DECL|__HAL_SD_SDMMC_DISABLE|macro|__HAL_SD_SDMMC_DISABLE
DECL|__HAL_SD_SDMMC_DMA_DISABLE|macro|__HAL_SD_SDMMC_DMA_DISABLE
DECL|__HAL_SD_SDMMC_DMA_ENABLE|macro|__HAL_SD_SDMMC_DMA_ENABLE
DECL|__HAL_SD_SDMMC_ENABLE_IT|macro|__HAL_SD_SDMMC_ENABLE_IT
DECL|__HAL_SD_SDMMC_ENABLE|macro|__HAL_SD_SDMMC_ENABLE
DECL|__HAL_SD_SDMMC_GET_FLAG|macro|__HAL_SD_SDMMC_GET_FLAG
DECL|__HAL_SD_SDMMC_GET_IT|macro|__HAL_SD_SDMMC_GET_IT
DECL|__HAL_SMARTCARD_GETCLOCKSOURCE|macro|__HAL_SMARTCARD_GETCLOCKSOURCE
DECL|__HAL_SMBUS_GENERATE_START|macro|__HAL_SMBUS_GENERATE_START
DECL|__HAL_SMBUS_GET_ADDR_MATCH|macro|__HAL_SMBUS_GET_ADDR_MATCH
DECL|__HAL_SMBUS_GET_ALERT_ENABLED|macro|__HAL_SMBUS_GET_ALERT_ENABLED
DECL|__HAL_SMBUS_GET_DIR|macro|__HAL_SMBUS_GET_DIR
DECL|__HAL_SMBUS_GET_PEC_MODE|macro|__HAL_SMBUS_GET_PEC_MODE
DECL|__HAL_SMBUS_GET_STOP_MODE|macro|__HAL_SMBUS_GET_STOP_MODE
DECL|__HAL_SMBUS_RESET_CR1|macro|__HAL_SMBUS_RESET_CR1
DECL|__HAL_SMBUS_RESET_CR2|macro|__HAL_SMBUS_RESET_CR2
DECL|__HAL_SPI_1LINE_RX|macro|__HAL_SPI_1LINE_RX
DECL|__HAL_SPI_1LINE_TX|macro|__HAL_SPI_1LINE_TX
DECL|__HAL_SPI_RESET_CRC|macro|__HAL_SPI_RESET_CRC
DECL|__HAL_TIM_DIRECTION_STATUS|macro|__HAL_TIM_DIRECTION_STATUS
DECL|__HAL_TIM_GET_ITSTATUS|macro|__HAL_TIM_GET_ITSTATUS
DECL|__HAL_TIM_GetAutoreload|macro|__HAL_TIM_GetAutoreload
DECL|__HAL_TIM_GetClockDivision|macro|__HAL_TIM_GetClockDivision
DECL|__HAL_TIM_GetCompare|macro|__HAL_TIM_GetCompare
DECL|__HAL_TIM_GetCounter|macro|__HAL_TIM_GetCounter
DECL|__HAL_TIM_GetICPrescaler|macro|__HAL_TIM_GetICPrescaler
DECL|__HAL_TIM_PRESCALER|macro|__HAL_TIM_PRESCALER
DECL|__HAL_TIM_ResetICPrescalerValue|macro|__HAL_TIM_ResetICPrescalerValue
DECL|__HAL_TIM_SetAutoreload|macro|__HAL_TIM_SetAutoreload
DECL|__HAL_TIM_SetClockDivision|macro|__HAL_TIM_SetClockDivision
DECL|__HAL_TIM_SetCompare|macro|__HAL_TIM_SetCompare
DECL|__HAL_TIM_SetCounter|macro|__HAL_TIM_SetCounter
DECL|__HAL_TIM_SetICPrescalerValue|macro|__HAL_TIM_SetICPrescalerValue
DECL|__HAL_TIM_SetICPrescaler|macro|__HAL_TIM_SetICPrescaler
DECL|__HAL_UART_GETCLOCKSOURCE|macro|__HAL_UART_GETCLOCKSOURCE
DECL|__HAL_UART_MASK_COMPUTATION|macro|__HAL_UART_MASK_COMPUTATION
DECL|__HAL_UART_ONEBIT_DISABLE|macro|__HAL_UART_ONEBIT_DISABLE
DECL|__HAL_UART_ONEBIT_ENABLE|macro|__HAL_UART_ONEBIT_ENABLE
DECL|__HAL_UNFREEZE_CAN1_DBGMCU|macro|__HAL_UNFREEZE_CAN1_DBGMCU
DECL|__HAL_UNFREEZE_CAN2_DBGMCU|macro|__HAL_UNFREEZE_CAN2_DBGMCU
DECL|__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU|macro|__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
DECL|__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU|macro|__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
DECL|__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU|macro|__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU
DECL|__HAL_UNFREEZE_IWDG_DBGMCU|macro|__HAL_UNFREEZE_IWDG_DBGMCU
DECL|__HAL_UNFREEZE_LPTIM1_DBGMCU|macro|__HAL_UNFREEZE_LPTIM1_DBGMCU
DECL|__HAL_UNFREEZE_LPTIM2_DBGMCU|macro|__HAL_UNFREEZE_LPTIM2_DBGMCU
DECL|__HAL_UNFREEZE_RTC_DBGMCU|macro|__HAL_UNFREEZE_RTC_DBGMCU
DECL|__HAL_UNFREEZE_TIM10_DBGMCU|macro|__HAL_UNFREEZE_TIM10_DBGMCU
DECL|__HAL_UNFREEZE_TIM11_DBGMCU|macro|__HAL_UNFREEZE_TIM11_DBGMCU
DECL|__HAL_UNFREEZE_TIM12_DBGMCU|macro|__HAL_UNFREEZE_TIM12_DBGMCU
DECL|__HAL_UNFREEZE_TIM13_DBGMCU|macro|__HAL_UNFREEZE_TIM13_DBGMCU
DECL|__HAL_UNFREEZE_TIM14_DBGMCU|macro|__HAL_UNFREEZE_TIM14_DBGMCU
DECL|__HAL_UNFREEZE_TIM15_DBGMCU|macro|__HAL_UNFREEZE_TIM15_DBGMCU
DECL|__HAL_UNFREEZE_TIM16_DBGMCU|macro|__HAL_UNFREEZE_TIM16_DBGMCU
DECL|__HAL_UNFREEZE_TIM17_DBGMCU|macro|__HAL_UNFREEZE_TIM17_DBGMCU
DECL|__HAL_UNFREEZE_TIM1_DBGMCU|macro|__HAL_UNFREEZE_TIM1_DBGMCU
DECL|__HAL_UNFREEZE_TIM2_DBGMCU|macro|__HAL_UNFREEZE_TIM2_DBGMCU
DECL|__HAL_UNFREEZE_TIM3_DBGMCU|macro|__HAL_UNFREEZE_TIM3_DBGMCU
DECL|__HAL_UNFREEZE_TIM4_DBGMCU|macro|__HAL_UNFREEZE_TIM4_DBGMCU
DECL|__HAL_UNFREEZE_TIM5_DBGMCU|macro|__HAL_UNFREEZE_TIM5_DBGMCU
DECL|__HAL_UNFREEZE_TIM6_DBGMCU|macro|__HAL_UNFREEZE_TIM6_DBGMCU
DECL|__HAL_UNFREEZE_TIM7_DBGMCU|macro|__HAL_UNFREEZE_TIM7_DBGMCU
DECL|__HAL_UNFREEZE_TIM8_DBGMCU|macro|__HAL_UNFREEZE_TIM8_DBGMCU
DECL|__HAL_UNFREEZE_TIM9_DBGMCU|macro|__HAL_UNFREEZE_TIM9_DBGMCU
DECL|__HAL_UNFREEZE_WWDG_DBGMCU|macro|__HAL_UNFREEZE_WWDG_DBGMCU
DECL|__HAL_USART_GETCLOCKSOURCE|macro|__HAL_USART_GETCLOCKSOURCE
DECL|__HAL_USB_EXTI_CLEAR_FLAG|macro|__HAL_USB_EXTI_CLEAR_FLAG
DECL|__HAL_USB_EXTI_DISABLE_IT|macro|__HAL_USB_EXTI_DISABLE_IT
DECL|__HAL_USB_EXTI_ENABLE_IT|macro|__HAL_USB_EXTI_ENABLE_IT
DECL|__HAL_USB_EXTI_GET_FLAG|macro|__HAL_USB_EXTI_GET_FLAG
DECL|__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER|macro|__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER
DECL|__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER|macro|__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER
DECL|__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER|macro|__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER
DECL|__HAL_USB_FS_EXTI_CLEAR_FLAG|macro|__HAL_USB_FS_EXTI_CLEAR_FLAG
DECL|__HAL_USB_FS_EXTI_DISABLE_IT|macro|__HAL_USB_FS_EXTI_DISABLE_IT
DECL|__HAL_USB_FS_EXTI_ENABLE_IT|macro|__HAL_USB_FS_EXTI_ENABLE_IT
DECL|__HAL_USB_FS_EXTI_GENERATE_SWIT|macro|__HAL_USB_FS_EXTI_GENERATE_SWIT
DECL|__HAL_USB_FS_EXTI_GET_FLAG|macro|__HAL_USB_FS_EXTI_GET_FLAG
DECL|__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER|macro|__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER
DECL|__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER|macro|__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER
DECL|__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER|macro|__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER
DECL|__HAL_USB_HS_EXTI_CLEAR_FLAG|macro|__HAL_USB_HS_EXTI_CLEAR_FLAG
DECL|__HAL_USB_HS_EXTI_DISABLE_IT|macro|__HAL_USB_HS_EXTI_DISABLE_IT
DECL|__HAL_USB_HS_EXTI_ENABLE_IT|macro|__HAL_USB_HS_EXTI_ENABLE_IT
DECL|__HAL_USB_HS_EXTI_GENERATE_SWIT|macro|__HAL_USB_HS_EXTI_GENERATE_SWIT
DECL|__HAL_USB_HS_EXTI_GET_FLAG|macro|__HAL_USB_HS_EXTI_GET_FLAG
DECL|__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER|macro|__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER
DECL|__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER|macro|__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER
DECL|__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER|macro|__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER
DECL|__HAL_VREFINT_OUT_DISABLE|macro|__HAL_VREFINT_OUT_DISABLE
DECL|__HAL_VREFINT_OUT_ENABLE|macro|__HAL_VREFINT_OUT_ENABLE
DECL|__HASH_CLK_DISABLE|macro|__HASH_CLK_DISABLE
DECL|__HASH_CLK_ENABLE|macro|__HASH_CLK_ENABLE
DECL|__HASH_CLK_SLEEP_DISABLE|macro|__HASH_CLK_SLEEP_DISABLE
DECL|__HASH_CLK_SLEEP_ENABLE|macro|__HASH_CLK_SLEEP_ENABLE
DECL|__HASH_FORCE_RESET|macro|__HASH_FORCE_RESET
DECL|__HASH_RELEASE_RESET|macro|__HASH_RELEASE_RESET
DECL|__HRTIM1_CLK_DISABLE|macro|__HRTIM1_CLK_DISABLE
DECL|__HRTIM1_CLK_ENABLE|macro|__HRTIM1_CLK_ENABLE
DECL|__HRTIM1_FORCE_RESET|macro|__HRTIM1_FORCE_RESET
DECL|__HRTIM1_IS_CLK_DISABLED|macro|__HRTIM1_IS_CLK_DISABLED
DECL|__HRTIM1_IS_CLK_ENABLED|macro|__HRTIM1_IS_CLK_ENABLED
DECL|__HRTIM1_RELEASE_RESET|macro|__HRTIM1_RELEASE_RESET
DECL|__I2C1_CLK_DISABLE|macro|__I2C1_CLK_DISABLE
DECL|__I2C1_CLK_ENABLE|macro|__I2C1_CLK_ENABLE
DECL|__I2C1_CLK_SLEEP_DISABLE|macro|__I2C1_CLK_SLEEP_DISABLE
DECL|__I2C1_CLK_SLEEP_ENABLE|macro|__I2C1_CLK_SLEEP_ENABLE
DECL|__I2C1_FORCE_RESET|macro|__I2C1_FORCE_RESET
DECL|__I2C1_IS_CLK_DISABLED|macro|__I2C1_IS_CLK_DISABLED
DECL|__I2C1_IS_CLK_ENABLED|macro|__I2C1_IS_CLK_ENABLED
DECL|__I2C1_RELEASE_RESET|macro|__I2C1_RELEASE_RESET
DECL|__I2C2_CLK_DISABLE|macro|__I2C2_CLK_DISABLE
DECL|__I2C2_CLK_ENABLE|macro|__I2C2_CLK_ENABLE
DECL|__I2C2_CLK_SLEEP_DISABLE|macro|__I2C2_CLK_SLEEP_DISABLE
DECL|__I2C2_CLK_SLEEP_ENABLE|macro|__I2C2_CLK_SLEEP_ENABLE
DECL|__I2C2_FORCE_RESET|macro|__I2C2_FORCE_RESET
DECL|__I2C2_IS_CLK_DISABLED|macro|__I2C2_IS_CLK_DISABLED
DECL|__I2C2_IS_CLK_ENABLED|macro|__I2C2_IS_CLK_ENABLED
DECL|__I2C2_RELEASE_RESET|macro|__I2C2_RELEASE_RESET
DECL|__I2C3_CLK_DISABLE|macro|__I2C3_CLK_DISABLE
DECL|__I2C3_CLK_ENABLE|macro|__I2C3_CLK_ENABLE
DECL|__I2C3_CLK_SLEEP_DISABLE|macro|__I2C3_CLK_SLEEP_DISABLE
DECL|__I2C3_CLK_SLEEP_ENABLE|macro|__I2C3_CLK_SLEEP_ENABLE
DECL|__I2C3_FORCE_RESET|macro|__I2C3_FORCE_RESET
DECL|__I2C3_IS_CLK_DISABLED|macro|__I2C3_IS_CLK_DISABLED
DECL|__I2C3_IS_CLK_ENABLED|macro|__I2C3_IS_CLK_ENABLED
DECL|__I2C3_RELEASE_RESET|macro|__I2C3_RELEASE_RESET
DECL|__IRDA_DISABLE|macro|__IRDA_DISABLE
DECL|__IRDA_ENABLE|macro|__IRDA_ENABLE
DECL|__IRDA_GETCLOCKSOURCE|macro|__IRDA_GETCLOCKSOURCE
DECL|__IRDA_MASK_COMPUTATION|macro|__IRDA_MASK_COMPUTATION
DECL|__LCD_CLK_DISABLE|macro|__LCD_CLK_DISABLE
DECL|__LCD_CLK_ENABLE|macro|__LCD_CLK_ENABLE
DECL|__LCD_CLK_SLEEP_DISABLE|macro|__LCD_CLK_SLEEP_DISABLE
DECL|__LCD_CLK_SLEEP_ENABLE|macro|__LCD_CLK_SLEEP_ENABLE
DECL|__LCD_FORCE_RESET|macro|__LCD_FORCE_RESET
DECL|__LCD_RELEASE_RESET|macro|__LCD_RELEASE_RESET
DECL|__LPTIM1_CLK_DISABLE|macro|__LPTIM1_CLK_DISABLE
DECL|__LPTIM1_CLK_ENABLE|macro|__LPTIM1_CLK_ENABLE
DECL|__LPTIM1_CLK_SLEEP_DISABLE|macro|__LPTIM1_CLK_SLEEP_DISABLE
DECL|__LPTIM1_CLK_SLEEP_ENABLE|macro|__LPTIM1_CLK_SLEEP_ENABLE
DECL|__LPTIM1_FORCE_RESET|macro|__LPTIM1_FORCE_RESET
DECL|__LPTIM1_RELEASE_RESET|macro|__LPTIM1_RELEASE_RESET
DECL|__LPTIM2_CLK_DISABLE|macro|__LPTIM2_CLK_DISABLE
DECL|__LPTIM2_CLK_ENABLE|macro|__LPTIM2_CLK_ENABLE
DECL|__LPTIM2_CLK_SLEEP_DISABLE|macro|__LPTIM2_CLK_SLEEP_DISABLE
DECL|__LPTIM2_CLK_SLEEP_ENABLE|macro|__LPTIM2_CLK_SLEEP_ENABLE
DECL|__LPTIM2_FORCE_RESET|macro|__LPTIM2_FORCE_RESET
DECL|__LPTIM2_RELEASE_RESET|macro|__LPTIM2_RELEASE_RESET
DECL|__LPUART1_CLK_DISABLE|macro|__LPUART1_CLK_DISABLE
DECL|__LPUART1_CLK_ENABLE|macro|__LPUART1_CLK_ENABLE
DECL|__LPUART1_CLK_SLEEP_DISABLE|macro|__LPUART1_CLK_SLEEP_DISABLE
DECL|__LPUART1_CLK_SLEEP_ENABLE|macro|__LPUART1_CLK_SLEEP_ENABLE
DECL|__LPUART1_FORCE_RESET|macro|__LPUART1_FORCE_RESET
DECL|__LPUART1_RELEASE_RESET|macro|__LPUART1_RELEASE_RESET
DECL|__LTDC_CLK_DISABLE|macro|__LTDC_CLK_DISABLE
DECL|__LTDC_CLK_ENABLE|macro|__LTDC_CLK_ENABLE
DECL|__LTDC_CLK_SLEEP_ENABLE|macro|__LTDC_CLK_SLEEP_ENABLE
DECL|__LTDC_FORCE_RESET|macro|__LTDC_FORCE_RESET
DECL|__LTDC_RELEASE_RESET|macro|__LTDC_RELEASE_RESET
DECL|__NOR_ADDR_SHIFT|macro|__NOR_ADDR_SHIFT
DECL|__NOR_WRITE|macro|__NOR_WRITE
DECL|__OPAMP_CLK_DISABLE|macro|__OPAMP_CLK_DISABLE
DECL|__OPAMP_CLK_ENABLE|macro|__OPAMP_CLK_ENABLE
DECL|__OPAMP_CLK_SLEEP_DISABLE|macro|__OPAMP_CLK_SLEEP_DISABLE
DECL|__OPAMP_CLK_SLEEP_ENABLE|macro|__OPAMP_CLK_SLEEP_ENABLE
DECL|__OPAMP_CSR_ALL_SWITCHES|macro|__OPAMP_CSR_ALL_SWITCHES
DECL|__OPAMP_CSR_ANAWSELX|macro|__OPAMP_CSR_ANAWSELX
DECL|__OPAMP_CSR_OPAXCALOUT|macro|__OPAMP_CSR_OPAXCALOUT
DECL|__OPAMP_CSR_OPAXCAL_H|macro|__OPAMP_CSR_OPAXCAL_H
DECL|__OPAMP_CSR_OPAXCAL_L|macro|__OPAMP_CSR_OPAXCAL_L
DECL|__OPAMP_CSR_OPAXLPM|macro|__OPAMP_CSR_OPAXLPM
DECL|__OPAMP_CSR_OPAXPD|macro|__OPAMP_CSR_OPAXPD
DECL|__OPAMP_CSR_S3SELX|macro|__OPAMP_CSR_S3SELX
DECL|__OPAMP_CSR_S4SELX|macro|__OPAMP_CSR_S4SELX
DECL|__OPAMP_CSR_S5SELX|macro|__OPAMP_CSR_S5SELX
DECL|__OPAMP_CSR_S6SELX|macro|__OPAMP_CSR_S6SELX
DECL|__OPAMP_FORCE_RESET|macro|__OPAMP_FORCE_RESET
DECL|__OPAMP_OFFSET_TRIM_BITSPOSITION|macro|__OPAMP_OFFSET_TRIM_BITSPOSITION
DECL|__OPAMP_OFFSET_TRIM_SET|macro|__OPAMP_OFFSET_TRIM_SET
DECL|__OPAMP_RELEASE_RESET|macro|__OPAMP_RELEASE_RESET
DECL|__OTGFS_CLK_DISABLE|macro|__OTGFS_CLK_DISABLE
DECL|__OTGFS_CLK_ENABLE|macro|__OTGFS_CLK_ENABLE
DECL|__OTGFS_CLK_SLEEP_DISABLE|macro|__OTGFS_CLK_SLEEP_DISABLE
DECL|__OTGFS_CLK_SLEEP_ENABLE|macro|__OTGFS_CLK_SLEEP_ENABLE
DECL|__OTGFS_FORCE_RESET|macro|__OTGFS_FORCE_RESET
DECL|__OTGFS_RELEASE_RESET|macro|__OTGFS_RELEASE_RESET
DECL|__OTGHSULPI_CLK_SLEEP_DISABLE|macro|__OTGHSULPI_CLK_SLEEP_DISABLE
DECL|__OTGHSULPI_CLK_SLEEP_ENABLE|macro|__OTGHSULPI_CLK_SLEEP_ENABLE
DECL|__OTGHS_CLK_SLEEP_DISABLE|macro|__OTGHS_CLK_SLEEP_DISABLE
DECL|__OTGHS_CLK_SLEEP_ENABLE|macro|__OTGHS_CLK_SLEEP_ENABLE
DECL|__OTGHS_FORCE_RESET|macro|__OTGHS_FORCE_RESET
DECL|__OTGHS_RELEASE_RESET|macro|__OTGHS_RELEASE_RESET
DECL|__PWR_CLK_DISABLE|macro|__PWR_CLK_DISABLE
DECL|__PWR_CLK_ENABLE|macro|__PWR_CLK_ENABLE
DECL|__PWR_CLK_SLEEP_DISABLE|macro|__PWR_CLK_SLEEP_DISABLE
DECL|__PWR_CLK_SLEEP_ENABLE|macro|__PWR_CLK_SLEEP_ENABLE
DECL|__PWR_FORCE_RESET|macro|__PWR_FORCE_RESET
DECL|__PWR_IS_CLK_DISABLED|macro|__PWR_IS_CLK_DISABLED
DECL|__PWR_IS_CLK_ENABLED|macro|__PWR_IS_CLK_ENABLED
DECL|__PWR_RELEASE_RESET|macro|__PWR_RELEASE_RESET
DECL|__QSPI_CLK_DISABLE|macro|__QSPI_CLK_DISABLE
DECL|__QSPI_CLK_ENABLE|macro|__QSPI_CLK_ENABLE
DECL|__QSPI_CLK_SLEEP_DISABLE|macro|__QSPI_CLK_SLEEP_DISABLE
DECL|__QSPI_CLK_SLEEP_ENABLE|macro|__QSPI_CLK_SLEEP_ENABLE
DECL|__QSPI_FORCE_RESET|macro|__QSPI_FORCE_RESET
DECL|__QSPI_RELEASE_RESET|macro|__QSPI_RELEASE_RESET
DECL|__RCC_BACKUPRESET_FORCE|macro|__RCC_BACKUPRESET_FORCE
DECL|__RCC_BACKUPRESET_RELEASE|macro|__RCC_BACKUPRESET_RELEASE
DECL|__RCC_PLLSRC|macro|__RCC_PLLSRC
DECL|__RNG_CLK_DISABLE|macro|__RNG_CLK_DISABLE
DECL|__RNG_CLK_ENABLE|macro|__RNG_CLK_ENABLE
DECL|__RNG_CLK_SLEEP_DISABLE|macro|__RNG_CLK_SLEEP_DISABLE
DECL|__RNG_CLK_SLEEP_ENABLE|macro|__RNG_CLK_SLEEP_ENABLE
DECL|__RNG_FORCE_RESET|macro|__RNG_FORCE_RESET
DECL|__RNG_RELEASE_RESET|macro|__RNG_RELEASE_RESET
DECL|__RTC_WRITEPROTECTION_DISABLE|macro|__RTC_WRITEPROTECTION_DISABLE
DECL|__RTC_WRITEPROTECTION_ENABLE|macro|__RTC_WRITEPROTECTION_ENABLE
DECL|__SAI1_CLK_DISABLE|macro|__SAI1_CLK_DISABLE
DECL|__SAI1_CLK_ENABLE|macro|__SAI1_CLK_ENABLE
DECL|__SAI1_CLK_SLEEP_DISABLE|macro|__SAI1_CLK_SLEEP_DISABLE
DECL|__SAI1_CLK_SLEEP_ENABLE|macro|__SAI1_CLK_SLEEP_ENABLE
DECL|__SAI1_FORCE_RESET|macro|__SAI1_FORCE_RESET
DECL|__SAI1_RELEASE_RESET|macro|__SAI1_RELEASE_RESET
DECL|__SAI2_CLK_DISABLE|macro|__SAI2_CLK_DISABLE
DECL|__SAI2_CLK_ENABLE|macro|__SAI2_CLK_ENABLE
DECL|__SAI2_CLK_SLEEP_DISABLE|macro|__SAI2_CLK_SLEEP_DISABLE
DECL|__SAI2_CLK_SLEEP_ENABLE|macro|__SAI2_CLK_SLEEP_ENABLE
DECL|__SAI2_FORCE_RESET|macro|__SAI2_FORCE_RESET
DECL|__SAI2_RELEASE_RESET|macro|__SAI2_RELEASE_RESET
DECL|__SDADC1_CLK_DISABLE|macro|__SDADC1_CLK_DISABLE
DECL|__SDADC1_CLK_ENABLE|macro|__SDADC1_CLK_ENABLE
DECL|__SDADC1_FORCE_RESET|macro|__SDADC1_FORCE_RESET
DECL|__SDADC1_IS_CLK_DISABLED|macro|__SDADC1_IS_CLK_DISABLED
DECL|__SDADC1_IS_CLK_ENABLED|macro|__SDADC1_IS_CLK_ENABLED
DECL|__SDADC1_RELEASE_RESET|macro|__SDADC1_RELEASE_RESET
DECL|__SDADC2_CLK_DISABLE|macro|__SDADC2_CLK_DISABLE
DECL|__SDADC2_CLK_ENABLE|macro|__SDADC2_CLK_ENABLE
DECL|__SDADC2_FORCE_RESET|macro|__SDADC2_FORCE_RESET
DECL|__SDADC2_IS_CLK_DISABLED|macro|__SDADC2_IS_CLK_DISABLED
DECL|__SDADC2_IS_CLK_ENABLED|macro|__SDADC2_IS_CLK_ENABLED
DECL|__SDADC2_RELEASE_RESET|macro|__SDADC2_RELEASE_RESET
DECL|__SDADC3_CLK_DISABLE|macro|__SDADC3_CLK_DISABLE
DECL|__SDADC3_CLK_ENABLE|macro|__SDADC3_CLK_ENABLE
DECL|__SDADC3_FORCE_RESET|macro|__SDADC3_FORCE_RESET
DECL|__SDADC3_IS_CLK_DISABLED|macro|__SDADC3_IS_CLK_DISABLED
DECL|__SDADC3_IS_CLK_ENABLED|macro|__SDADC3_IS_CLK_ENABLED
DECL|__SDADC3_RELEASE_RESET|macro|__SDADC3_RELEASE_RESET
DECL|__SDIO_CLK_DISABLE|macro|__SDIO_CLK_DISABLE
DECL|__SDIO_CLK_ENABLE|macro|__SDIO_CLK_ENABLE
DECL|__SDIO_CLK_SLEEP_DISABLE|macro|__SDIO_CLK_SLEEP_DISABLE
DECL|__SDIO_CLK_SLEEP_ENABLE|macro|__SDIO_CLK_SLEEP_ENABLE
DECL|__SDIO_FORCE_RESET|macro|__SDIO_FORCE_RESET
DECL|__SDIO_RELEASE_RESET|macro|__SDIO_RELEASE_RESET
DECL|__SDMMC_CLK_DISABLE|macro|__SDMMC_CLK_DISABLE
DECL|__SDMMC_CLK_ENABLE|macro|__SDMMC_CLK_ENABLE
DECL|__SDMMC_CLK_SLEEP_DISABLE|macro|__SDMMC_CLK_SLEEP_DISABLE
DECL|__SDMMC_CLK_SLEEP_ENABLE|macro|__SDMMC_CLK_SLEEP_ENABLE
DECL|__SDMMC_FORCE_RESET|macro|__SDMMC_FORCE_RESET
DECL|__SDMMC_RELEASE_RESET|macro|__SDMMC_RELEASE_RESET
DECL|__SMARTCARD_DISABLE_IT|macro|__SMARTCARD_DISABLE_IT
DECL|__SMARTCARD_DISABLE|macro|__SMARTCARD_DISABLE
DECL|__SMARTCARD_DMA_REQUEST_DISABLE|macro|__SMARTCARD_DMA_REQUEST_DISABLE
DECL|__SMARTCARD_DMA_REQUEST_ENABLE|macro|__SMARTCARD_DMA_REQUEST_ENABLE
DECL|__SMARTCARD_ENABLE_IT|macro|__SMARTCARD_ENABLE_IT
DECL|__SMARTCARD_ENABLE|macro|__SMARTCARD_ENABLE
DECL|__SMARTCARD_GETCLOCKSOURCE|macro|__SMARTCARD_GETCLOCKSOURCE
DECL|__SPI1_CLK_DISABLE|macro|__SPI1_CLK_DISABLE
DECL|__SPI1_CLK_ENABLE|macro|__SPI1_CLK_ENABLE
DECL|__SPI1_CLK_SLEEP_DISABLE|macro|__SPI1_CLK_SLEEP_DISABLE
DECL|__SPI1_CLK_SLEEP_ENABLE|macro|__SPI1_CLK_SLEEP_ENABLE
DECL|__SPI1_FORCE_RESET|macro|__SPI1_FORCE_RESET
DECL|__SPI1_IS_CLK_DISABLED|macro|__SPI1_IS_CLK_DISABLED
DECL|__SPI1_IS_CLK_ENABLED|macro|__SPI1_IS_CLK_ENABLED
DECL|__SPI1_RELEASE_RESET|macro|__SPI1_RELEASE_RESET
DECL|__SPI2_CLK_DISABLE|macro|__SPI2_CLK_DISABLE
DECL|__SPI2_CLK_ENABLE|macro|__SPI2_CLK_ENABLE
DECL|__SPI2_CLK_SLEEP_DISABLE|macro|__SPI2_CLK_SLEEP_DISABLE
DECL|__SPI2_CLK_SLEEP_ENABLE|macro|__SPI2_CLK_SLEEP_ENABLE
DECL|__SPI2_FORCE_RESET|macro|__SPI2_FORCE_RESET
DECL|__SPI2_IS_CLK_DISABLED|macro|__SPI2_IS_CLK_DISABLED
DECL|__SPI2_IS_CLK_ENABLED|macro|__SPI2_IS_CLK_ENABLED
DECL|__SPI2_RELEASE_RESET|macro|__SPI2_RELEASE_RESET
DECL|__SPI3_CLK_DISABLE|macro|__SPI3_CLK_DISABLE
DECL|__SPI3_CLK_ENABLE|macro|__SPI3_CLK_ENABLE
DECL|__SPI3_CLK_SLEEP_DISABLE|macro|__SPI3_CLK_SLEEP_DISABLE
DECL|__SPI3_CLK_SLEEP_ENABLE|macro|__SPI3_CLK_SLEEP_ENABLE
DECL|__SPI3_FORCE_RESET|macro|__SPI3_FORCE_RESET
DECL|__SPI3_IS_CLK_DISABLED|macro|__SPI3_IS_CLK_DISABLED
DECL|__SPI3_IS_CLK_ENABLED|macro|__SPI3_IS_CLK_ENABLED
DECL|__SPI3_RELEASE_RESET|macro|__SPI3_RELEASE_RESET
DECL|__SPI4_CLK_DISABLE|macro|__SPI4_CLK_DISABLE
DECL|__SPI4_CLK_ENABLE|macro|__SPI4_CLK_ENABLE
DECL|__SPI4_CLK_SLEEP_DISABLE|macro|__SPI4_CLK_SLEEP_DISABLE
DECL|__SPI4_CLK_SLEEP_ENABLE|macro|__SPI4_CLK_SLEEP_ENABLE
DECL|__SPI4_FORCE_RESET|macro|__SPI4_FORCE_RESET
DECL|__SPI4_IS_CLK_DISABLED|macro|__SPI4_IS_CLK_DISABLED
DECL|__SPI4_IS_CLK_ENABLED|macro|__SPI4_IS_CLK_ENABLED
DECL|__SPI4_RELEASE_RESET|macro|__SPI4_RELEASE_RESET
DECL|__SPI5_CLK_DISABLE|macro|__SPI5_CLK_DISABLE
DECL|__SPI5_CLK_ENABLE|macro|__SPI5_CLK_ENABLE
DECL|__SPI5_CLK_SLEEP_DISABLE|macro|__SPI5_CLK_SLEEP_DISABLE
DECL|__SPI5_CLK_SLEEP_ENABLE|macro|__SPI5_CLK_SLEEP_ENABLE
DECL|__SPI5_FORCE_RESET|macro|__SPI5_FORCE_RESET
DECL|__SPI5_RELEASE_RESET|macro|__SPI5_RELEASE_RESET
DECL|__SPI6_CLK_DISABLE|macro|__SPI6_CLK_DISABLE
DECL|__SPI6_CLK_ENABLE|macro|__SPI6_CLK_ENABLE
DECL|__SPI6_CLK_SLEEP_DISABLE|macro|__SPI6_CLK_SLEEP_DISABLE
DECL|__SPI6_CLK_SLEEP_ENABLE|macro|__SPI6_CLK_SLEEP_ENABLE
DECL|__SPI6_FORCE_RESET|macro|__SPI6_FORCE_RESET
DECL|__SPI6_RELEASE_RESET|macro|__SPI6_RELEASE_RESET
DECL|__SRAM1_CLK_SLEEP_DISABLE|macro|__SRAM1_CLK_SLEEP_DISABLE
DECL|__SRAM1_CLK_SLEEP_ENABLE|macro|__SRAM1_CLK_SLEEP_ENABLE
DECL|__SRAM2_CLK_SLEEP_DISABLE|macro|__SRAM2_CLK_SLEEP_DISABLE
DECL|__SRAM2_CLK_SLEEP_ENABLE|macro|__SRAM2_CLK_SLEEP_ENABLE
DECL|__SRAM3_CLK_SLEEP_ENABLE|macro|__SRAM3_CLK_SLEEP_ENABLE
DECL|__SRAM_CLK_DISABLE|macro|__SRAM_CLK_DISABLE
DECL|__SRAM_CLK_ENABLE|macro|__SRAM_CLK_ENABLE
DECL|__SRAM_IS_CLK_DISABLED|macro|__SRAM_IS_CLK_DISABLED
DECL|__SRAM_IS_CLK_ENABLED|macro|__SRAM_IS_CLK_ENABLED
DECL|__STM32_HAL_LEGACY|macro|__STM32_HAL_LEGACY
DECL|__SWPMI1_CLK_DISABLE|macro|__SWPMI1_CLK_DISABLE
DECL|__SWPMI1_CLK_ENABLE|macro|__SWPMI1_CLK_ENABLE
DECL|__SWPMI1_CLK_SLEEP_DISABLE|macro|__SWPMI1_CLK_SLEEP_DISABLE
DECL|__SWPMI1_CLK_SLEEP_ENABLE|macro|__SWPMI1_CLK_SLEEP_ENABLE
DECL|__SWPMI1_FORCE_RESET|macro|__SWPMI1_FORCE_RESET
DECL|__SWPMI1_RELEASE_RESET|macro|__SWPMI1_RELEASE_RESET
DECL|__SYSCFG_CLK_DISABLE|macro|__SYSCFG_CLK_DISABLE
DECL|__SYSCFG_CLK_ENABLE|macro|__SYSCFG_CLK_ENABLE
DECL|__SYSCFG_CLK_SLEEP_DISABLE|macro|__SYSCFG_CLK_SLEEP_DISABLE
DECL|__SYSCFG_CLK_SLEEP_ENABLE|macro|__SYSCFG_CLK_SLEEP_ENABLE
DECL|__SYSCFG_FORCE_RESET|macro|__SYSCFG_FORCE_RESET
DECL|__SYSCFG_IS_CLK_DISABLED|macro|__SYSCFG_IS_CLK_DISABLED
DECL|__SYSCFG_IS_CLK_ENABLED|macro|__SYSCFG_IS_CLK_ENABLED
DECL|__SYSCFG_RELEASE_RESET|macro|__SYSCFG_RELEASE_RESET
DECL|__TIM10_CLK_DISABLE|macro|__TIM10_CLK_DISABLE
DECL|__TIM10_CLK_ENABLE|macro|__TIM10_CLK_ENABLE
DECL|__TIM10_CLK_SLEEP_DISABLE|macro|__TIM10_CLK_SLEEP_DISABLE
DECL|__TIM10_CLK_SLEEP_ENABLE|macro|__TIM10_CLK_SLEEP_ENABLE
DECL|__TIM10_FORCE_RESET|macro|__TIM10_FORCE_RESET
DECL|__TIM10_RELEASE_RESET|macro|__TIM10_RELEASE_RESET
DECL|__TIM11_CLK_DISABLE|macro|__TIM11_CLK_DISABLE
DECL|__TIM11_CLK_ENABLE|macro|__TIM11_CLK_ENABLE
DECL|__TIM11_CLK_SLEEP_DISABLE|macro|__TIM11_CLK_SLEEP_DISABLE
DECL|__TIM11_CLK_SLEEP_ENABLE|macro|__TIM11_CLK_SLEEP_ENABLE
DECL|__TIM11_FORCE_RESET|macro|__TIM11_FORCE_RESET
DECL|__TIM11_RELEASE_RESET|macro|__TIM11_RELEASE_RESET
DECL|__TIM12_CLK_DISABLE|macro|__TIM12_CLK_DISABLE
DECL|__TIM12_CLK_ENABLE|macro|__TIM12_CLK_ENABLE
DECL|__TIM12_CLK_SLEEP_DISABLE|macro|__TIM12_CLK_SLEEP_DISABLE
DECL|__TIM12_CLK_SLEEP_ENABLE|macro|__TIM12_CLK_SLEEP_ENABLE
DECL|__TIM12_FORCE_RESET|macro|__TIM12_FORCE_RESET
DECL|__TIM12_IS_CLK_DISABLED|macro|__TIM12_IS_CLK_DISABLED
DECL|__TIM12_IS_CLK_ENABLED|macro|__TIM12_IS_CLK_ENABLED
DECL|__TIM12_RELEASE_RESET|macro|__TIM12_RELEASE_RESET
DECL|__TIM13_CLK_DISABLE|macro|__TIM13_CLK_DISABLE
DECL|__TIM13_CLK_ENABLE|macro|__TIM13_CLK_ENABLE
DECL|__TIM13_CLK_SLEEP_DISABLE|macro|__TIM13_CLK_SLEEP_DISABLE
DECL|__TIM13_CLK_SLEEP_ENABLE|macro|__TIM13_CLK_SLEEP_ENABLE
DECL|__TIM13_FORCE_RESET|macro|__TIM13_FORCE_RESET
DECL|__TIM13_IS_CLK_DISABLED|macro|__TIM13_IS_CLK_DISABLED
DECL|__TIM13_IS_CLK_ENABLED|macro|__TIM13_IS_CLK_ENABLED
DECL|__TIM13_RELEASE_RESET|macro|__TIM13_RELEASE_RESET
DECL|__TIM14_CLK_DISABLE|macro|__TIM14_CLK_DISABLE
DECL|__TIM14_CLK_ENABLE|macro|__TIM14_CLK_ENABLE
DECL|__TIM14_CLK_SLEEP_DISABLE|macro|__TIM14_CLK_SLEEP_DISABLE
DECL|__TIM14_CLK_SLEEP_ENABLE|macro|__TIM14_CLK_SLEEP_ENABLE
DECL|__TIM14_FORCE_RESET|macro|__TIM14_FORCE_RESET
DECL|__TIM14_IS_CLK_DISABLED|macro|__TIM14_IS_CLK_DISABLED
DECL|__TIM14_IS_CLK_ENABLED|macro|__TIM14_IS_CLK_ENABLED
DECL|__TIM14_RELEASE_RESET|macro|__TIM14_RELEASE_RESET
DECL|__TIM15_CLK_DISABLE|macro|__TIM15_CLK_DISABLE
DECL|__TIM15_CLK_ENABLE|macro|__TIM15_CLK_ENABLE
DECL|__TIM15_CLK_SLEEP_DISABLE|macro|__TIM15_CLK_SLEEP_DISABLE
DECL|__TIM15_CLK_SLEEP_ENABLE|macro|__TIM15_CLK_SLEEP_ENABLE
DECL|__TIM15_FORCE_RESET|macro|__TIM15_FORCE_RESET
DECL|__TIM15_IS_CLK_DISABLED|macro|__TIM15_IS_CLK_DISABLED
DECL|__TIM15_IS_CLK_ENABLED|macro|__TIM15_IS_CLK_ENABLED
DECL|__TIM15_RELEASE_RESET|macro|__TIM15_RELEASE_RESET
DECL|__TIM16_CLK_DISABLE|macro|__TIM16_CLK_DISABLE
DECL|__TIM16_CLK_ENABLE|macro|__TIM16_CLK_ENABLE
DECL|__TIM16_CLK_SLEEP_DISABLE|macro|__TIM16_CLK_SLEEP_DISABLE
DECL|__TIM16_CLK_SLEEP_ENABLE|macro|__TIM16_CLK_SLEEP_ENABLE
DECL|__TIM16_FORCE_RESET|macro|__TIM16_FORCE_RESET
DECL|__TIM16_IS_CLK_DISABLED|macro|__TIM16_IS_CLK_DISABLED
DECL|__TIM16_IS_CLK_ENABLED|macro|__TIM16_IS_CLK_ENABLED
DECL|__TIM16_RELEASE_RESET|macro|__TIM16_RELEASE_RESET
DECL|__TIM17_CLK_DISABLE|macro|__TIM17_CLK_DISABLE
DECL|__TIM17_CLK_ENABLE|macro|__TIM17_CLK_ENABLE
DECL|__TIM17_CLK_SLEEP_DISABLE|macro|__TIM17_CLK_SLEEP_DISABLE
DECL|__TIM17_CLK_SLEEP_ENABLE|macro|__TIM17_CLK_SLEEP_ENABLE
DECL|__TIM17_FORCE_RESET|macro|__TIM17_FORCE_RESET
DECL|__TIM17_IS_CLK_DISABLED|macro|__TIM17_IS_CLK_DISABLED
DECL|__TIM17_IS_CLK_ENABLED|macro|__TIM17_IS_CLK_ENABLED
DECL|__TIM17_RELEASE_RESET|macro|__TIM17_RELEASE_RESET
DECL|__TIM18_CLK_DISABLE|macro|__TIM18_CLK_DISABLE
DECL|__TIM18_CLK_ENABLE|macro|__TIM18_CLK_ENABLE
DECL|__TIM18_FORCE_RESET|macro|__TIM18_FORCE_RESET
DECL|__TIM18_IS_CLK_DISABLED|macro|__TIM18_IS_CLK_DISABLED
DECL|__TIM18_IS_CLK_ENABLED|macro|__TIM18_IS_CLK_ENABLED
DECL|__TIM18_RELEASE_RESET|macro|__TIM18_RELEASE_RESET
DECL|__TIM19_CLK_DISABLE|macro|__TIM19_CLK_DISABLE
DECL|__TIM19_CLK_ENABLE|macro|__TIM19_CLK_ENABLE
DECL|__TIM19_FORCE_RESET|macro|__TIM19_FORCE_RESET
DECL|__TIM19_IS_CLK_DISABLED|macro|__TIM19_IS_CLK_DISABLED
DECL|__TIM19_IS_CLK_ENABLED|macro|__TIM19_IS_CLK_ENABLED
DECL|__TIM19_RELEASE_RESET|macro|__TIM19_RELEASE_RESET
DECL|__TIM1_CLK_DISABLE|macro|__TIM1_CLK_DISABLE
DECL|__TIM1_CLK_ENABLE|macro|__TIM1_CLK_ENABLE
DECL|__TIM1_CLK_SLEEP_DISABLE|macro|__TIM1_CLK_SLEEP_DISABLE
DECL|__TIM1_CLK_SLEEP_ENABLE|macro|__TIM1_CLK_SLEEP_ENABLE
DECL|__TIM1_FORCE_RESET|macro|__TIM1_FORCE_RESET
DECL|__TIM1_IS_CLK_DISABLED|macro|__TIM1_IS_CLK_DISABLED
DECL|__TIM1_IS_CLK_ENABLED|macro|__TIM1_IS_CLK_ENABLED
DECL|__TIM1_RELEASE_RESET|macro|__TIM1_RELEASE_RESET
DECL|__TIM20_CLK_DISABLE|macro|__TIM20_CLK_DISABLE
DECL|__TIM20_CLK_ENABLE|macro|__TIM20_CLK_ENABLE
DECL|__TIM20_FORCE_RESET|macro|__TIM20_FORCE_RESET
DECL|__TIM20_IS_CLK_DISABLED|macro|__TIM20_IS_CLK_DISABLED
DECL|__TIM20_IS_CLK_ENABLED|macro|__TIM20_IS_CLK_ENABLED
DECL|__TIM20_RELEASE_RESET|macro|__TIM20_RELEASE_RESET
DECL|__TIM21_CLK_DISABLE|macro|__TIM21_CLK_DISABLE
DECL|__TIM21_CLK_ENABLE|macro|__TIM21_CLK_ENABLE
DECL|__TIM21_CLK_SLEEP_DISABLE|macro|__TIM21_CLK_SLEEP_DISABLE
DECL|__TIM21_CLK_SLEEP_ENABLE|macro|__TIM21_CLK_SLEEP_ENABLE
DECL|__TIM21_FORCE_RESET|macro|__TIM21_FORCE_RESET
DECL|__TIM21_RELEASE_RESET|macro|__TIM21_RELEASE_RESET
DECL|__TIM22_CLK_DISABLE|macro|__TIM22_CLK_DISABLE
DECL|__TIM22_CLK_ENABLE|macro|__TIM22_CLK_ENABLE
DECL|__TIM22_CLK_SLEEP_DISABLE|macro|__TIM22_CLK_SLEEP_DISABLE
DECL|__TIM22_CLK_SLEEP_ENABLE|macro|__TIM22_CLK_SLEEP_ENABLE
DECL|__TIM22_FORCE_RESET|macro|__TIM22_FORCE_RESET
DECL|__TIM22_RELEASE_RESET|macro|__TIM22_RELEASE_RESET
DECL|__TIM2_CLK_DISABLE|macro|__TIM2_CLK_DISABLE
DECL|__TIM2_CLK_ENABLE|macro|__TIM2_CLK_ENABLE
DECL|__TIM2_CLK_SLEEP_DISABLE|macro|__TIM2_CLK_SLEEP_DISABLE
DECL|__TIM2_CLK_SLEEP_ENABLE|macro|__TIM2_CLK_SLEEP_ENABLE
DECL|__TIM2_FORCE_RESET|macro|__TIM2_FORCE_RESET
DECL|__TIM2_IS_CLK_DISABLED|macro|__TIM2_IS_CLK_DISABLED
DECL|__TIM2_IS_CLK_ENABLED|macro|__TIM2_IS_CLK_ENABLED
DECL|__TIM2_RELEASE_RESET|macro|__TIM2_RELEASE_RESET
DECL|__TIM3_CLK_DISABLE|macro|__TIM3_CLK_DISABLE
DECL|__TIM3_CLK_ENABLE|macro|__TIM3_CLK_ENABLE
DECL|__TIM3_CLK_SLEEP_DISABLE|macro|__TIM3_CLK_SLEEP_DISABLE
DECL|__TIM3_CLK_SLEEP_ENABLE|macro|__TIM3_CLK_SLEEP_ENABLE
DECL|__TIM3_FORCE_RESET|macro|__TIM3_FORCE_RESET
DECL|__TIM3_IS_CLK_DISABLED|macro|__TIM3_IS_CLK_DISABLED
DECL|__TIM3_IS_CLK_ENABLED|macro|__TIM3_IS_CLK_ENABLED
DECL|__TIM3_RELEASE_RESET|macro|__TIM3_RELEASE_RESET
DECL|__TIM4_CLK_DISABLE|macro|__TIM4_CLK_DISABLE
DECL|__TIM4_CLK_ENABLE|macro|__TIM4_CLK_ENABLE
DECL|__TIM4_CLK_SLEEP_DISABLE|macro|__TIM4_CLK_SLEEP_DISABLE
DECL|__TIM4_CLK_SLEEP_ENABLE|macro|__TIM4_CLK_SLEEP_ENABLE
DECL|__TIM4_FORCE_RESET|macro|__TIM4_FORCE_RESET
DECL|__TIM4_IS_CLK_DISABLED|macro|__TIM4_IS_CLK_DISABLED
DECL|__TIM4_IS_CLK_ENABLED|macro|__TIM4_IS_CLK_ENABLED
DECL|__TIM4_RELEASE_RESET|macro|__TIM4_RELEASE_RESET
DECL|__TIM5_CLK_DISABLE|macro|__TIM5_CLK_DISABLE
DECL|__TIM5_CLK_ENABLE|macro|__TIM5_CLK_ENABLE
DECL|__TIM5_CLK_SLEEP_DISABLE|macro|__TIM5_CLK_SLEEP_DISABLE
DECL|__TIM5_CLK_SLEEP_ENABLE|macro|__TIM5_CLK_SLEEP_ENABLE
DECL|__TIM5_FORCE_RESET|macro|__TIM5_FORCE_RESET
DECL|__TIM5_IS_CLK_DISABLED|macro|__TIM5_IS_CLK_DISABLED
DECL|__TIM5_IS_CLK_ENABLED|macro|__TIM5_IS_CLK_ENABLED
DECL|__TIM5_RELEASE_RESET|macro|__TIM5_RELEASE_RESET
DECL|__TIM6_CLK_DISABLE|macro|__TIM6_CLK_DISABLE
DECL|__TIM6_CLK_ENABLE|macro|__TIM6_CLK_ENABLE
DECL|__TIM6_CLK_SLEEP_DISABLE|macro|__TIM6_CLK_SLEEP_DISABLE
DECL|__TIM6_CLK_SLEEP_ENABLE|macro|__TIM6_CLK_SLEEP_ENABLE
DECL|__TIM6_FORCE_RESET|macro|__TIM6_FORCE_RESET
DECL|__TIM6_IS_CLK_DISABLED|macro|__TIM6_IS_CLK_DISABLED
DECL|__TIM6_IS_CLK_ENABLED|macro|__TIM6_IS_CLK_ENABLED
DECL|__TIM6_RELEASE_RESET|macro|__TIM6_RELEASE_RESET
DECL|__TIM7_CLK_DISABLE|macro|__TIM7_CLK_DISABLE
DECL|__TIM7_CLK_ENABLE|macro|__TIM7_CLK_ENABLE
DECL|__TIM7_CLK_SLEEP_DISABLE|macro|__TIM7_CLK_SLEEP_DISABLE
DECL|__TIM7_CLK_SLEEP_ENABLE|macro|__TIM7_CLK_SLEEP_ENABLE
DECL|__TIM7_FORCE_RESET|macro|__TIM7_FORCE_RESET
DECL|__TIM7_IS_CLK_DISABLED|macro|__TIM7_IS_CLK_DISABLED
DECL|__TIM7_IS_CLK_ENABLED|macro|__TIM7_IS_CLK_ENABLED
DECL|__TIM7_RELEASE_RESET|macro|__TIM7_RELEASE_RESET
DECL|__TIM8_CLK_DISABLE|macro|__TIM8_CLK_DISABLE
DECL|__TIM8_CLK_ENABLE|macro|__TIM8_CLK_ENABLE
DECL|__TIM8_CLK_SLEEP_DISABLE|macro|__TIM8_CLK_SLEEP_DISABLE
DECL|__TIM8_CLK_SLEEP_ENABLE|macro|__TIM8_CLK_SLEEP_ENABLE
DECL|__TIM8_FORCE_RESET|macro|__TIM8_FORCE_RESET
DECL|__TIM8_IS_CLK_DISABLED|macro|__TIM8_IS_CLK_DISABLED
DECL|__TIM8_IS_CLK_ENABLED|macro|__TIM8_IS_CLK_ENABLED
DECL|__TIM8_RELEASE_RESET|macro|__TIM8_RELEASE_RESET
DECL|__TIM9_CLK_DISABLE|macro|__TIM9_CLK_DISABLE
DECL|__TIM9_CLK_ENABLE|macro|__TIM9_CLK_ENABLE
DECL|__TIM9_CLK_SLEEP_DISABLE|macro|__TIM9_CLK_SLEEP_DISABLE
DECL|__TIM9_CLK_SLEEP_ENABLE|macro|__TIM9_CLK_SLEEP_ENABLE
DECL|__TIM9_FORCE_RESET|macro|__TIM9_FORCE_RESET
DECL|__TIM9_RELEASE_RESET|macro|__TIM9_RELEASE_RESET
DECL|__TSC_CLK_DISABLE|macro|__TSC_CLK_DISABLE
DECL|__TSC_CLK_ENABLE|macro|__TSC_CLK_ENABLE
DECL|__TSC_CLK_SLEEP_DISABLE|macro|__TSC_CLK_SLEEP_DISABLE
DECL|__TSC_CLK_SLEEP_ENABLE|macro|__TSC_CLK_SLEEP_ENABLE
DECL|__TSC_FORCE_RESET|macro|__TSC_FORCE_RESET
DECL|__TSC_IS_CLK_DISABLED|macro|__TSC_IS_CLK_DISABLED
DECL|__TSC_IS_CLK_ENABLED|macro|__TSC_IS_CLK_ENABLED
DECL|__TSC_RELEASE_RESET|macro|__TSC_RELEASE_RESET
DECL|__UART4_CLK_DISABLE|macro|__UART4_CLK_DISABLE
DECL|__UART4_CLK_ENABLE|macro|__UART4_CLK_ENABLE
DECL|__UART4_CLK_SLEEP_DISABLE|macro|__UART4_CLK_SLEEP_DISABLE
DECL|__UART4_CLK_SLEEP_ENABLE|macro|__UART4_CLK_SLEEP_ENABLE
DECL|__UART4_FORCE_RESET|macro|__UART4_FORCE_RESET
DECL|__UART4_IS_CLK_DISABLED|macro|__UART4_IS_CLK_DISABLED
DECL|__UART4_IS_CLK_ENABLED|macro|__UART4_IS_CLK_ENABLED
DECL|__UART4_RELEASE_RESET|macro|__UART4_RELEASE_RESET
DECL|__UART5_CLK_DISABLE|macro|__UART5_CLK_DISABLE
DECL|__UART5_CLK_ENABLE|macro|__UART5_CLK_ENABLE
DECL|__UART5_CLK_SLEEP_DISABLE|macro|__UART5_CLK_SLEEP_DISABLE
DECL|__UART5_CLK_SLEEP_ENABLE|macro|__UART5_CLK_SLEEP_ENABLE
DECL|__UART5_FORCE_RESET|macro|__UART5_FORCE_RESET
DECL|__UART5_IS_CLK_DISABLED|macro|__UART5_IS_CLK_DISABLED
DECL|__UART5_IS_CLK_ENABLED|macro|__UART5_IS_CLK_ENABLED
DECL|__UART5_RELEASE_RESET|macro|__UART5_RELEASE_RESET
DECL|__UART7_CLK_DISABLE|macro|__UART7_CLK_DISABLE
DECL|__UART7_CLK_ENABLE|macro|__UART7_CLK_ENABLE
DECL|__UART7_CLK_SLEEP_DISABLE|macro|__UART7_CLK_SLEEP_DISABLE
DECL|__UART7_CLK_SLEEP_ENABLE|macro|__UART7_CLK_SLEEP_ENABLE
DECL|__UART7_FORCE_RESET|macro|__UART7_FORCE_RESET
DECL|__UART7_RELEASE_RESET|macro|__UART7_RELEASE_RESET
DECL|__UART8_CLK_DISABLE|macro|__UART8_CLK_DISABLE
DECL|__UART8_CLK_ENABLE|macro|__UART8_CLK_ENABLE
DECL|__UART8_CLK_SLEEP_DISABLE|macro|__UART8_CLK_SLEEP_DISABLE
DECL|__UART8_CLK_SLEEP_ENABLE|macro|__UART8_CLK_SLEEP_ENABLE
DECL|__UART8_FORCE_RESET|macro|__UART8_FORCE_RESET
DECL|__UART8_RELEASE_RESET|macro|__UART8_RELEASE_RESET
DECL|__UART_BRR_SAMPLING16|macro|__UART_BRR_SAMPLING16
DECL|__UART_BRR_SAMPLING8|macro|__UART_BRR_SAMPLING8
DECL|__UART_GETCLOCKSOURCE|macro|__UART_GETCLOCKSOURCE
DECL|__UART_MASK_COMPUTATION|macro|__UART_MASK_COMPUTATION
DECL|__USART1_CLK_DISABLE|macro|__USART1_CLK_DISABLE
DECL|__USART1_CLK_ENABLE|macro|__USART1_CLK_ENABLE
DECL|__USART1_CLK_SLEEP_DISABLE|macro|__USART1_CLK_SLEEP_DISABLE
DECL|__USART1_CLK_SLEEP_ENABLE|macro|__USART1_CLK_SLEEP_ENABLE
DECL|__USART1_FORCE_RESET|macro|__USART1_FORCE_RESET
DECL|__USART1_IS_CLK_DISABLED|macro|__USART1_IS_CLK_DISABLED
DECL|__USART1_IS_CLK_ENABLED|macro|__USART1_IS_CLK_ENABLED
DECL|__USART1_RELEASE_RESET|macro|__USART1_RELEASE_RESET
DECL|__USART2_CLK_DISABLE|macro|__USART2_CLK_DISABLE
DECL|__USART2_CLK_ENABLE|macro|__USART2_CLK_ENABLE
DECL|__USART2_CLK_SLEEP_DISABLE|macro|__USART2_CLK_SLEEP_DISABLE
DECL|__USART2_CLK_SLEEP_ENABLE|macro|__USART2_CLK_SLEEP_ENABLE
DECL|__USART2_FORCE_RESET|macro|__USART2_FORCE_RESET
DECL|__USART2_IS_CLK_DISABLED|macro|__USART2_IS_CLK_DISABLED
DECL|__USART2_IS_CLK_ENABLED|macro|__USART2_IS_CLK_ENABLED
DECL|__USART2_RELEASE_RESET|macro|__USART2_RELEASE_RESET
DECL|__USART3_CLK_DISABLE|macro|__USART3_CLK_DISABLE
DECL|__USART3_CLK_ENABLE|macro|__USART3_CLK_ENABLE
DECL|__USART3_CLK_SLEEP_DISABLE|macro|__USART3_CLK_SLEEP_DISABLE
DECL|__USART3_CLK_SLEEP_ENABLE|macro|__USART3_CLK_SLEEP_ENABLE
DECL|__USART3_FORCE_RESET|macro|__USART3_FORCE_RESET
DECL|__USART3_IS_CLK_DISABLED|macro|__USART3_IS_CLK_DISABLED
DECL|__USART3_IS_CLK_ENABLED|macro|__USART3_IS_CLK_ENABLED
DECL|__USART3_RELEASE_RESET|macro|__USART3_RELEASE_RESET
DECL|__USART4_CLK_DISABLE|macro|__USART4_CLK_DISABLE
DECL|__USART4_CLK_ENABLE|macro|__USART4_CLK_ENABLE
DECL|__USART4_CLK_SLEEP_DISABLE|macro|__USART4_CLK_SLEEP_DISABLE
DECL|__USART4_CLK_SLEEP_ENABLE|macro|__USART4_CLK_SLEEP_ENABLE
DECL|__USART4_FORCE_RESET|macro|__USART4_FORCE_RESET
DECL|__USART4_RELEASE_RESET|macro|__USART4_RELEASE_RESET
DECL|__USART5_CLK_DISABLE|macro|__USART5_CLK_DISABLE
DECL|__USART5_CLK_ENABLE|macro|__USART5_CLK_ENABLE
DECL|__USART5_CLK_SLEEP_DISABLE|macro|__USART5_CLK_SLEEP_DISABLE
DECL|__USART5_CLK_SLEEP_ENABLE|macro|__USART5_CLK_SLEEP_ENABLE
DECL|__USART5_FORCE_RESET|macro|__USART5_FORCE_RESET
DECL|__USART5_RELEASE_RESET|macro|__USART5_RELEASE_RESET
DECL|__USART6_CLK_DISABLE|macro|__USART6_CLK_DISABLE
DECL|__USART6_CLK_ENABLE|macro|__USART6_CLK_ENABLE
DECL|__USART6_CLK_SLEEP_DISABLE|macro|__USART6_CLK_SLEEP_DISABLE
DECL|__USART6_CLK_SLEEP_ENABLE|macro|__USART6_CLK_SLEEP_ENABLE
DECL|__USART6_FORCE_RESET|macro|__USART6_FORCE_RESET
DECL|__USART6_RELEASE_RESET|macro|__USART6_RELEASE_RESET
DECL|__USART7_CLK_DISABLE|macro|__USART7_CLK_DISABLE
DECL|__USART7_CLK_ENABLE|macro|__USART7_CLK_ENABLE
DECL|__USART7_FORCE_RESET|macro|__USART7_FORCE_RESET
DECL|__USART7_RELEASE_RESET|macro|__USART7_RELEASE_RESET
DECL|__USART8_CLK_DISABLE|macro|__USART8_CLK_DISABLE
DECL|__USART8_CLK_ENABLE|macro|__USART8_CLK_ENABLE
DECL|__USART8_FORCE_RESET|macro|__USART8_FORCE_RESET
DECL|__USART8_RELEASE_RESET|macro|__USART8_RELEASE_RESET
DECL|__USART_DISABLE_IT|macro|__USART_DISABLE_IT
DECL|__USART_DISABLE|macro|__USART_DISABLE
DECL|__USART_ENABLE_IT|macro|__USART_ENABLE_IT
DECL|__USART_ENABLE|macro|__USART_ENABLE
DECL|__USART_GETCLOCKSOURCE|macro|__USART_GETCLOCKSOURCE
DECL|__USB_CLK_DISABLE|macro|__USB_CLK_DISABLE
DECL|__USB_CLK_ENABLE|macro|__USB_CLK_ENABLE
DECL|__USB_CLK_SLEEP_DISABLE|macro|__USB_CLK_SLEEP_DISABLE
DECL|__USB_CLK_SLEEP_ENABLE|macro|__USB_CLK_SLEEP_ENABLE
DECL|__USB_FORCE_RESET|macro|__USB_FORCE_RESET
DECL|__USB_IS_CLK_DISABLED|macro|__USB_IS_CLK_DISABLED
DECL|__USB_IS_CLK_ENABLED|macro|__USB_IS_CLK_ENABLED
DECL|__USB_OTG_FS_CLK_DISABLE|macro|__USB_OTG_FS_CLK_DISABLE
DECL|__USB_OTG_FS_CLK_ENABLE|macro|__USB_OTG_FS_CLK_ENABLE
DECL|__USB_OTG_FS_CLK_SLEEP_DISABLE|macro|__USB_OTG_FS_CLK_SLEEP_DISABLE
DECL|__USB_OTG_FS_CLK_SLEEP_ENABLE|macro|__USB_OTG_FS_CLK_SLEEP_ENABLE
DECL|__USB_OTG_FS_FORCE_RESET|macro|__USB_OTG_FS_FORCE_RESET
DECL|__USB_OTG_FS_RELEASE_RESET|macro|__USB_OTG_FS_RELEASE_RESET
DECL|__USB_OTG_HS_CLK_DISABLE|macro|__USB_OTG_HS_CLK_DISABLE
DECL|__USB_OTG_HS_CLK_ENABLE|macro|__USB_OTG_HS_CLK_ENABLE
DECL|__USB_OTG_HS_ULPI_CLK_DISABLE|macro|__USB_OTG_HS_ULPI_CLK_DISABLE
DECL|__USB_OTG_HS_ULPI_CLK_ENABLE|macro|__USB_OTG_HS_ULPI_CLK_ENABLE
DECL|__USB_RELEASE_RESET|macro|__USB_RELEASE_RESET
DECL|__WWDG_CLK_DISABLE|macro|__WWDG_CLK_DISABLE
DECL|__WWDG_CLK_ENABLE|macro|__WWDG_CLK_ENABLE
DECL|__WWDG_CLK_SLEEP_DISABLE|macro|__WWDG_CLK_SLEEP_DISABLE
DECL|__WWDG_CLK_SLEEP_ENABLE|macro|__WWDG_CLK_SLEEP_ENABLE
DECL|__WWDG_FORCE_RESET|macro|__WWDG_FORCE_RESET
DECL|__WWDG_IS_CLK_DISABLED|macro|__WWDG_IS_CLK_DISABLED
DECL|__WWDG_IS_CLK_ENABLED|macro|__WWDG_IS_CLK_ENABLED
DECL|__WWDG_RELEASE_RESET|macro|__WWDG_RELEASE_RESET
