// Seed: 1919542429
module module_0 #(
    parameter id_1 = 32'd54
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  output wire id_5;
  inout reg id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_2 = id_7[id_1];
  initial begin : LABEL_0
    id_4 <= id_6;
  end
endmodule
module module_1 #(
    parameter id_9 = 32'd47
) (
    input  supply0 id_0,
    output logic   id_1
);
  wire id_3;
  localparam id_4 = 1;
  logic id_5;
  ;
  bit [-1 : -1] id_6;
  logic id_7;
  ;
  parameter id_8 = 1;
  parameter id_9 = id_4[id_9];
  parameter id_10 = -1;
  always_latch @(posedge -1) if (id_4) id_6 <= 1;
  wire [-1 : -1] id_11;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_8,
      id_6,
      id_12,
      id_5,
      id_4,
      id_7,
      id_11,
      id_8
  );
  always @(*) begin : LABEL_0
    id_1 <= -1;
  end
  wire id_13;
  logic [-1 : id_9] id_14;
  ;
endmodule
