set ::env(PROJECT_NAME) sata_phy
set ::env(DESIGN_TOP) sata_phy_top_x6series
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/sata_phy/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/sata_phy/rtl/sata_phy_top_x6series.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
