

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Sun Nov 23 16:17:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Cascade_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.692 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|      57|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      70|    -|
|Register         |        -|     -|     513|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     513|     255|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------------+--------------------------------------+---------------------+
    |                  Instance                 |                Module                |      Expression     |
    +-------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_16s_16s_10s_32s_32_4_0_U112  |ama_addmuladd_16s_16s_10s_32s_32_4_0  |  i0 + (i1 + i2) * i3|
    |mac_muladd_16s_16ns_26s_32_4_0_U111        |mac_muladd_16s_16ns_26s_32_4_0        |         i0 * i1 + i2|
    +-------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |tmp2_fu_86_p2   |         +|   0|  0|  24|          17|          17|
    |tmp3_fu_116_p2  |         -|   0|  0|  33|          26|          26|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0|  57|          43|          43|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    |ap_return_2  |  14|          3|   16|         48|
    |ap_return_3  |  14|          3|   16|         48|
    |ap_return_4  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  70|         15|   80|        240|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |FIR_delays_read_15_reg_186                |  16|   0|   16|          0|
    |FIR_delays_read_16_reg_192                |  16|   0|   16|          0|
    |FIR_delays_read_17_reg_197                |  16|   0|   16|          0|
    |FIR_delays_read_18_reg_203                |  16|   0|   16|          0|
    |FIR_delays_read_18_reg_203_pp0_iter1_reg  |  16|   0|   16|          0|
    |FIR_delays_read_22_int_reg                |  16|   0|   16|          0|
    |FIR_delays_read_23_int_reg                |  16|   0|   16|          0|
    |FIR_delays_read_24_int_reg                |  16|   0|   16|          0|
    |FIR_delays_read_int_reg                   |  16|   0|   16|          0|
    |FIR_delays_write_int_reg                  |  16|   0|   16|          0|
    |FIR_delays_write_read_reg_180             |  16|   0|   16|          0|
    |ap_ce_reg                                 |   1|   0|    1|          0|
    |ap_return_0_int_reg                       |  16|   0|   16|          0|
    |ap_return_1_int_reg                       |  16|   0|   16|          0|
    |ap_return_2_int_reg                       |  16|   0|   16|          0|
    |ap_return_3_int_reg                       |  16|   0|   16|          0|
    |ap_return_4_int_reg                       |  16|   0|   16|          0|
    |FIR_delays_read_15_reg_186                |  64|  32|   16|          0|
    |FIR_delays_read_16_reg_192                |  64|  32|   16|          0|
    |FIR_delays_read_17_reg_197                |  64|  32|   16|          0|
    |FIR_delays_write_read_reg_180             |  64|  32|   16|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 513| 128|  321|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_1         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_2         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_3         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_4         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|FIR_delays_read     |   in|   16|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_22  |   in|   16|     ap_none|  FIR_delays_read_22|        scalar|
|FIR_delays_read_23  |   in|   16|     ap_none|  FIR_delays_read_23|        scalar|
|FIR_delays_read_24  |   in|   16|     ap_none|  FIR_delays_read_24|        scalar|
|FIR_delays_write    |   in|   16|     ap_none|    FIR_delays_write|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

