

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            div5
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 15:25:42 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          269
LUT:            797
FF:             905
DSP:              0
BRAM:             0
SRL:              6
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.953
CP achieved post-implementation:    2.589
Timing not met
