I 000049 55 2749          1506870631307 mux_arch
(_unit VHDL (mux 0 13 (mux_arch 0 22 ))
	(_version v98)
	(_time 1506870631308 2017.10.01 18:10:31)
	(_source (\./src/mux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code de8c888d8e8882c888d0cb8587d88ad9dbd9d6d88a)
	(_entity
		(_time 1506870622127)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 47 (_component inv )
		(_port
			((a)(s))
			((z)(not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 48 (_component and2 )
		(_port
			((a)(a))
			((b)(not_s))
			((z)(a_and_not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c3 0 49 (_component and2 )
		(_port
			((a)(b))
			((b)(s))
			((z)(s_and_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c4 0 50 (_component or2 )
		(_port
			((a)(a_and_not_s))
			((b)(s_and_b))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_signal (_internal not_s ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal a_and_not_s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal s_and_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2749          1506871172060 mux_arch
(_unit VHDL (mux 0 14 (mux_arch 0 23 ))
	(_version v98)
	(_time 1506871172061 2017.10.01 18:19:32)
	(_source (\./src/mux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2b7b297a7a703a7a7a3977752a782b292b242a78)
	(_entity
		(_time 1506871172051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 48 (_component inv )
		(_port
			((a)(s))
			((z)(not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 49 (_component and2 )
		(_port
			((a)(a))
			((b)(not_s))
			((z)(a_and_not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c3 0 50 (_component and2 )
		(_port
			((a)(b))
			((b)(s))
			((z)(s_and_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c4 0 51 (_component or2 )
		(_port
			((a)(a_and_not_s))
			((b)(s_and_b))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal not_s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal a_and_not_s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal s_and_b ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2749          1506871200194 mux_arch
(_unit VHDL (mux 0 15 (mux_arch 0 24 ))
	(_version v98)
	(_time 1506871200195 2017.10.01 18:20:00)
	(_source (\./src/mux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 19174c1f154f450f4f4c0c42401f4d1e1c1e111f4d)
	(_entity
		(_time 1506871200191)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 49 (_component inv )
		(_port
			((a)(s))
			((z)(not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 50 (_component and2 )
		(_port
			((a)(a))
			((b)(not_s))
			((z)(a_and_not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c3 0 51 (_component and2 )
		(_port
			((a)(b))
			((b)(s))
			((z)(s_and_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c4 0 52 (_component or2 )
		(_port
			((a)(a_and_not_s))
			((b)(s_and_b))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_signal (_internal not_s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal a_and_not_s ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal s_and_b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2749          1506871255640 mux_arch
(_unit VHDL (mux 0 15 (mux_arch 0 24 ))
	(_version v98)
	(_time 1506871255641 2017.10.01 18:20:55)
	(_source (\./src/mux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a4faf1a5f1fbb1f1f2b2fcfea1f3a0a2a0afa1f3)
	(_entity
		(_time 1506871200190)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 49 (_component inv )
		(_port
			((a)(s))
			((z)(not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 50 (_component and2 )
		(_port
			((a)(a))
			((b)(not_s))
			((z)(a_and_not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c3 0 51 (_component and2 )
		(_port
			((a)(b))
			((b)(s))
			((z)(s_and_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c4 0 52 (_component or2 )
		(_port
			((a)(a_and_not_s))
			((b)(s_and_b))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_signal (_internal not_s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal a_and_not_s ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal s_and_b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2749          1506871265326 mux_arch
(_unit VHDL (mux 0 15 (mux_arch 0 24 ))
	(_version v98)
	(_time 1506871265327 2017.10.01 18:21:05)
	(_source (\./src/mux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7f7c7e2e282268282b6b2527782a797b7976782a)
	(_entity
		(_time 1506871200190)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 49 (_component inv )
		(_port
			((a)(s))
			((z)(not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 50 (_component and2 )
		(_port
			((a)(a))
			((b)(not_s))
			((z)(a_and_not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c3 0 51 (_component and2 )
		(_port
			((a)(b))
			((b)(s))
			((z)(s_and_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c4 0 52 (_component or2 )
		(_port
			((a)(a_and_not_s))
			((b)(s_and_b))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_signal (_internal not_s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal a_and_not_s ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal s_and_b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2749          1506871360285 mux_arch
(_unit VHDL (mux 0 15 (mux_arch 0 24 ))
	(_version v98)
	(_time 1506871360286 2017.10.01 18:22:40)
	(_source (\./src/mux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7727217775212b612122622c2e71237072707f7123)
	(_entity
		(_time 1506871200190)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 49 (_component inv )
		(_port
			((a)(s))
			((z)(not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 50 (_component and2 )
		(_port
			((a)(a))
			((b)(not_s))
			((z)(a_and_not_s))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c3 0 51 (_component and2 )
		(_port
			((a)(b))
			((b)(s))
			((z)(s_and_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c4 0 52 (_component or2 )
		(_port
			((a)(a_and_not_s))
			((b)(s_and_b))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_signal (_internal not_s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal a_and_not_s ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal s_and_b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000049 55 2553          1506871491584 mux_arch
(_unit VHDL (mux 0 15 (mux_arch 0 24 ))
	(_version v98)
	(_time 1506871491585 2017.10.01 18:24:51)
	(_source (\./src/mux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 58080f5a550e044e0e0d4d03015e0c5f5d5f505e0c)
	(_entity
		(_time 1506871491575)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 49 (_component inv )
		(_port
			((a)(s))
			((z)(not_s))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 50 (_component and2 )
		(_port
			((a)(a))
			((b)(not_s))
			((z)(a_and_not_s))
		)
		(_use (_entity ble and2)
		)
	)
	(_instantiation c3 0 51 (_component and2 )
		(_port
			((a)(b))
			((b)(s))
			((z)(s_and_b))
		)
		(_use (_entity ble and2)
		)
	)
	(_instantiation c4 0 52 (_component or2 )
		(_port
			((a)(a_and_not_s))
			((b)(s_and_b))
			((z)(z))
		)
		(_use (_entity ble or2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_signal (_internal not_s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal a_and_not_s ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal s_and_b ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1840          1506872159211 mux2_arch
(_unit VHDL (mux2 0 13 (mux2_arch 0 25 ))
	(_version v98)
	(_time 1506872159212 2017.10.01 18:35:59)
	(_source (\./src/mux2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4145164245171d524215051a154649424347154644)
	(_entity
		(_time 1506872149300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 35 (_component mux )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((z)(z))
		)
		(_use (_entity . mux)
		)
	)
	(_instantiation c2 0 36 (_component mux )
		(_port
			((a)(a1))
			((b)(b1))
			((s)(s))
			((z)(z1))
		)
		(_use (_entity . mux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000054 55 2060          1506875131277 not_and2_arch
(_unit VHDL (not_and2 0 13 (not_and2_arch 0 21 ))
	(_version v98)
	(_time 1506875131278 2017.10.01 19:25:31)
	(_source (\./src/not_and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfded98ddf898fca888fce85dbd9dbdcddd98ad989)
	(_entity
		(_time 1506875104175)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 38 (_component inv )
		(_port
			((a)(a))
			((z)(not_a))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 39 (_component inv )
		(_port
			((a)(b))
			((z)(not_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c3 0 40 (_component and2 )
		(_port
			((a)(not_a))
			((b)(not_b))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_signal (_internal not_a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal not_b ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1840          1506875134781 mux2_arch
(_unit VHDL (mux2 0 13 (mux2_arch 0 25 ))
	(_version v98)
	(_time 1506875134782 2017.10.01 19:25:34)
	(_source (\./src/mux2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b858e84dcddd79888dfcfd0df8c8388898ddf8c8e)
	(_entity
		(_time 1506872149300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 35 (_component mux )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((z)(z))
		)
		(_use (_entity . mux)
		)
	)
	(_instantiation c2 0 36 (_component mux )
		(_port
			((a)(a1))
			((b)(b1))
			((s)(s))
			((z)(z1))
		)
		(_use (_entity . mux)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000054 55 2060          1506875162844 not_and2_arch
(_unit VHDL (not_and2 0 13 (not_and2_arch 0 21 ))
	(_version v98)
	(_time 1506875162845 2017.10.01 19:26:02)
	(_source (\./src/not_and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a7a772e2d7c7a3f7d7a3b702e2c2e29282c7f2c7c)
	(_entity
		(_time 1506875104175)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 38 (_component inv )
		(_port
			((a)(a))
			((z)(not_a))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 39 (_component inv )
		(_port
			((a)(b))
			((z)(not_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c3 0 40 (_component and2 )
		(_port
			((a)(not_a))
			((b)(not_b))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_signal (_internal not_a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal not_b ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000054 55 1930          1506875200244 not_and2_arch
(_unit VHDL (not_and2 0 15 (not_and2_arch 0 23 ))
	(_version v98)
	(_time 1506875200245 2017.10.01 19:26:40)
	(_source (\./src/not_and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 48464c4a161e185d1c4f59124c4e4c4b4a4e1d4e1e)
	(_entity
		(_time 1506875200240)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 40 (_component inv )
		(_port
			((a)(a))
			((z)(not_a))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 41 (_component inv )
		(_port
			((a)(b))
			((z)(not_b))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 42 (_component and2 )
		(_port
			((a)(not_a))
			((b)(not_b))
			((z)(z))
		)
		(_use (_entity ble and2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal not_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal not_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000051 55 1795          1506875205507 nand2_arch
(_unit VHDL (nand2 0 13 (nand2_arch 0 21 ))
	(_version v98)
	(_time 1506875205508 2017.10.01 19:26:45)
	(_source (\./src/nand2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad5da888a8ddbccdf8dc880dedcdbdc8fdcded9d8)
	(_entity
		(_time 1506875146067)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 37 (_component and2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(a_and_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 38 (_component inv )
		(_port
			((a)(a_and_b))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_signal (_internal a_and_b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000051 55 1704          1506875216788 nand2_arch
(_unit VHDL (nand2 0 15 (nand2_arch 0 23 ))
	(_version v98)
	(_time 1506875216789 2017.10.01 19:26:56)
	(_source (\./src/nand2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebbeefb8b8bceafdeebef9b1efedeaedbeedefe8e9)
	(_entity
		(_time 1506875216783)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 39 (_component and2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(a_and_b))
		)
		(_use (_entity ble and2)
		)
	)
	(_instantiation c2 0 40 (_component inv )
		(_port
			((a)(a_and_b))
			((z)(z))
		)
		(_use (_entity ble inv)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal a_and_b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1695          1506875246710 nor2_arch
(_unit VHDL (nor2 0 15 (nor2_arch 0 23 ))
	(_version v98)
	(_time 1506875246711 2017.10.01 19:27:26)
	(_source (\./src/nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdc8ce98cf9b9bdece9d8897cacacfcecfcb98cb9b)
	(_entity
		(_time 1506875233612)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 39 (_component or2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(a_or_b))
		)
		(_use (_entity ble or2)
		)
	)
	(_instantiation c2 0 40 (_component inv )
		(_port
			((a)(a_or_b))
			((z)(z))
		)
		(_use (_entity ble inv)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal a_or_b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2030          1506875268297 nor3_arch
(_unit VHDL (nor3 0 15 (nor3_arch 0 24 ))
	(_version v98)
	(_time 1506875268298 2017.10.01 19:27:48)
	(_source (\./src/nor3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17184610464141041610524d101015141411421141)
	(_entity
		(_time 1506875261402)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 40 (_component or2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(a_or_b))
		)
		(_use (_entity ble or2)
		)
	)
	(_instantiation c2 0 41 (_component or2 )
		(_port
			((a)(a_or_b))
			((b)(c))
			((z)(a_or_b_or_c))
		)
		(_use (_entity ble or2)
		)
	)
	(_instantiation c3 0 42 (_component inv )
		(_port
			((a)(a_or_b_or_c))
			((z)(z))
		)
		(_use (_entity ble inv)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_signal (_internal a_or_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal a_or_b_or_c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000054 55 2723          1506875605733 not_and3_arch
(_unit VHDL (not_and3 0 13 (not_and3_arch 0 22 ))
	(_version v98)
	(_time 1506875605734 2017.10.01 19:33:25)
	(_source (\./src/not_and3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34603031666264216036256e303230373732613262)
	(_entity
		(_time 1506875605727)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 41 (_component inv )
		(_port
			((a)(a))
			((z)(not_a))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c2 0 42 (_component inv )
		(_port
			((a)(b))
			((z)(not_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c3 0 43 (_component inv )
		(_port
			((a)(c))
			((z)(not_c))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation c4 0 44 (_component and2 )
		(_port
			((a)(not_a))
			((b)(not_b))
			((z)(not_a_and_not_b))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c5 0 45 (_component and2 )
		(_port
			((a)(not_a_and_not_b))
			((b)(not_c))
			((z)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_signal (_internal not_a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal not_b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal not_c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal not_a_and_not_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000054 55 2502          1506875802929 not_and3_arch
(_unit VHDL (not_and3 0 15 (not_and3_arch 0 24 ))
	(_version v98)
	(_time 1506875802930 2017.10.01 19:36:42)
	(_source (\./src/not_and3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 87d38189d6d1d792d38796dd838183848481d281d1)
	(_entity
		(_time 1506875802925)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 43 (_component inv )
		(_port
			((a)(a))
			((z)(not_a))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 44 (_component inv )
		(_port
			((a)(b))
			((z)(not_b))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 45 (_component inv )
		(_port
			((a)(c))
			((z)(not_c))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 46 (_component and2 )
		(_port
			((a)(not_a))
			((b)(not_b))
			((z)(not_a_and_not_b))
		)
		(_use (_entity ble and2)
		)
	)
	(_instantiation c5 0 47 (_component and2 )
		(_port
			((a)(not_a_and_not_b))
			((b)(not_c))
			((z)(z))
		)
		(_use (_entity ble and2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_signal (_internal not_a ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal not_b ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal not_c ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal not_a_and_not_b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000054 55 4615          1506876810808 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506876810809 2017.10.01 19:53:30)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8cd884dadcdc998a8cccd1d88d8e8d888d8c8c8b)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000053 55 1925          1506876927064 not_or2_arch
(_unit VHDL (not_or2 0 15 (not_or2_arch 0 23 ))
	(_version v98)
	(_time 1506876927065 2017.10.01 19:55:27)
	(_source (\./src/not_and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f7f2f3f6f2f4b1f0a3e2fff7a7a6a2f1a2f2a3a0)
	(_entity
		(_time 1506876891772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 40 (_component inv )
		(_port
			((a)(a))
			((z)(not_a))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 41 (_component inv )
		(_port
			((a)(b))
			((z)(not_b))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 42 (_component or2 )
		(_port
			((a)(not_a))
			((b)(not_b))
			((z)(z))
		)
		(_use (_entity ble or2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal not_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal not_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000054 55 4564          1506876931783 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506876931784 2017.10.01 19:55:31)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 134213141145450013155548411417141114151512)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000061 55 1099          1506882375239 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506882375240 2017.10.01 21:26:15)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a7a3f7a1f6f6b3a4a5e6faf3a6a5a6a8a6a1a7a6)
	(_entity
		(_time 1506882375232)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000061 55 1099          1506882534847 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506882534848 2017.10.01 21:28:54)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 19191a1e114f4f0a1d1c5f434a1f1c1f111f181e1f)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000061 55 1099          1506883185828 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506883185829 2017.10.01 21:39:45)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f3f7a2f1a4a4e1f6f7b4a8a1f4f7f4faf4f3f5f4)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
V 000050 55 1695          1506973214727 nor2_arch
(_unit VHDL (nor2 0 15 (nor2_arch 0 23 ))
	(_version v98)
	(_time 1506973214728 2017.10.02 22:40:14)
	(_source (\./src/nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04010502565252170754415e030306070602510252)
	(_entity
		(_time 1506875233612)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 39 (_component or2 )
		(_port
			((a)(a))
			((b)(b))
			((z)(a_or_b))
		)
		(_use (_entity ble or2)
		)
	)
	(_instantiation c2 0 40 (_component inv )
		(_port
			((a)(a_or_b))
			((z)(z))
		)
		(_use (_entity ble inv)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_signal (_internal a_or_b ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000061 55 1099          1506975810062 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506975810063 2017.10.02 23:23:30)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04570502015252170001425e570201020c02050302)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000056 55 1728          1506975811044 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1506975811045 2017.10.02 23:23:31)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dd8e8a8f888b8bceda8a9b8688dbdfdadbdbdcdadf)
	(_entity
		(_time 1506975811035)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 33 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 405 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 46 (var5_tb))
	(_version v98)
	(_time 1506975811052 2017.10.02 23:23:31)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ecbfb9bfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
	)
)
I 000061 55 1099          1506976990192 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506976990193 2017.10.02 23:43:10)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1a2ffa1f1a7a7e2f5f4b7aba2f7f4f7f9f7f0f6f7)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000048 55 406 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 136 (var5_tb))
	(_version v98)
	(_time 1506976990623 2017.10.02 23:43:10)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 97c4c29895c1c080939685cdc391c29194919f92c1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
	)
)
I 000061 55 1099          1506977012435 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506977012436 2017.10.02 23:43:32)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbce9b9e989d9dd8cfce8d9198cdcecdc3cdcacccd)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506977012868 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506977012869 2017.10.02 23:43:32)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8185868f81d7d7928187c7dad38685868386878780)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 406 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 130 (var5_tb))
	(_version v98)
	(_time 1506977444380 2017.10.02 23:50:44)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d491e1a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
	)
)
I 000056 55 3061          1506977512310 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977512311 2017.10.02 23:51:52)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e3d686e3a38387d636a28353b686c6968686f696c)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_structural
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_structural )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_implicit)
			(_port
				((w)(w))
				((x)(x))
				((y)(y))
				((z)(z))
				((f)(f))
			)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000056 55 3061          1506977537995 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977537996 2017.10.02 23:52:17)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c2c493c19090d5cbc2809d93c0c4c1c0c0c7c1c4)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_structural
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_structural )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_implicit)
			(_port
				((w)(w))
				((x)(x))
				((y)(y))
				((z)(z))
				((f)(f))
			)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000048 55 407 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 130 (var5_tb))
	(_version v98)
	(_time 1506977538060 2017.10.02 23:52:18)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04000502055253130005165e5002510207020c0152)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
	)
)
I 000061 55 1099          1506977557391 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506977557392 2017.10.02 23:52:37)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 858a838b81d3d3968180c3dfd68380838d83848283)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506977557962 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506977557963 2017.10.02 23:52:37)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c8c392c19191d4c7c1819c95c0c3c0c5c0c1c1c6)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 3061          1506977558436 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977558437 2017.10.02 23:52:38)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b949994c8cdcd88969fddc0ce9d999c9d9d9a9c99)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_structural
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_structural )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_implicit)
			(_port
				((w)(w))
				((x)(x))
				((y)(y))
				((z)(z))
				((f)(f))
			)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000048 55 407 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 130 (var5_tb))
	(_version v98)
	(_time 1506977558456 2017.10.02 23:52:38)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbb4bbefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
	)
)
I 000056 55 3061          1506977640052 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977640053 2017.10.02 23:54:00)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74207175712222677970322f217276737272757376)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_structural
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_structural )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_implicit)
			(_port
				((w)(w))
				((x)(x))
				((y)(y))
				((z)(z))
				((f)(f))
			)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000048 55 407 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 130 (var5_tb))
	(_version v98)
	(_time 1506977640081 2017.10.02 23:54:00)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c0939b95c2c383909586cec092c19297929c91c2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
	)
)
I 000056 55 3061          1506977735457 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977735458 2017.10.02 23:55:35)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 23272d27217575302e276578762521242525222421)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_structural
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_structural )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_implicit)
			(_port
				((w)(w))
				((x)(x))
				((y)(y))
				((z)(z))
				((f)(f))
			)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000056 55 2969          1506977772543 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977772544 2017.10.02 23:56:12)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9adf7a9f1afafeaf4fdbfa2acfffbfefffff8fefb)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000056 55 2969          1506977783540 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977783541 2017.10.02 23:56:23)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1a0f4a1f1a7a7e2fcf5b7aaa4f7f3f6f7f7f0f6f3)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000056 55 2969          1506977794834 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977794835 2017.10.02 23:56:34)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 12171415114444011f165449471410151414131510)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 130 (var5_tb))
	(_version v98)
	(_time 1506977794849 2017.10.02 23:56:34)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21242525257776362576337b752774272227292477)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000061 55 1099          1506977802838 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506977802839 2017.10.02 23:56:42)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525602515104044156571408015457545a54535554)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506977803663 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506977803664 2017.10.02 23:56:43)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e8d8a80dad8d89d8e88c8d5dc898a898c8988888f)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2969          1506977804449 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977804450 2017.10.02 23:56:44)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b989894c8cdcd88969fddc0ce9d999c9d9d9a9c99)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 130 (var5_tb))
	(_version v98)
	(_time 1506977804462 2017.10.02 23:56:44)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aba8aafcfcfdfcbcaffcb9f1ffadfeada8ada3aefd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000061 55 1099          1506977840306 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506977840307 2017.10.02 23:57:20)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aefda9f9faf8f8bdaaabe8f4fda8aba8a6a8afa9a8)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506977840950 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506977840951 2017.10.02 23:57:20)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f7c2d2b7879793c2f2969747d282b282d2829292e)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2969          1506977841479 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977841480 2017.10.02 23:57:21)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 42114240411414514f460419174440454444434540)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 130 (var5_tb))
	(_version v98)
	(_time 1506977841497 2017.10.02 23:57:21)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5201505155040545560540080654075451545a5704)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000061 55 1099          1506977963629 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506977963630 2017.10.02 23:59:23)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f3a6a6f3839397c6b6a29353c696a6967696e6869)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506977964253 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506977964254 2017.10.02 23:59:24)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b5e3b3e1b6b6f3e0e6a6bbb2e7e4e7e2e7e6e6e1)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2969          1506977964849 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506977964850 2017.10.02 23:59:24)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31643f34316767223c35776a643733363737303633)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 36 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 44 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 53 (_process (_wait_for)(_target(5)))))
			(CLOCK_W(_architecture 1 0 60 (_process (_wait_for)(_target(0))(_read(5)))))
			(CLOCK_X(_architecture 2 0 77 (_process (_wait_for)(_target(1))(_read(5)))))
			(CLOCK_Y(_architecture 3 0 94 (_process (_wait_for)(_target(2))(_read(5)))))
			(CLOCK_Z(_architecture 4 0 111 (_process (_wait_for)(_target(3))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 131 (var5_tb))
	(_version v98)
	(_time 1506978173564 2017.10.03 00:02:53)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70227371752627677427622a247625767376787526)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000056 55 3067          1506978189374 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978189375 2017.10.03 00:03:09)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35303630316363263832736e603337323333343237)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 131 (var5_tb))
	(_version v98)
	(_time 1506978189393 2017.10.03 00:03:09)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54515557550203435003460e0052015257525c5102)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000061 55 1099          1506978196273 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506978196274 2017.10.03 00:03:16)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f2c292b7879793c2b2a69757c292a2927292e2829)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506978196897 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506978196898 2017.10.03 00:03:16)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a3a4f7a1f6f6b3a0a6e6fbf2a7a4a7a2a7a6a6a1)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 3067          1506978197255 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978197256 2017.10.03 00:03:17)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 080b0a0e015e5e1b050f4e535d0e0a0f0e0e090f0a)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506978563846 2017.10.03 00:09:23)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 095a5e0f055f5e1e0d5e1b535d0f5c0f0a0f010c5f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000056 55 3366          1506978581995 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978581996 2017.10.03 00:09:41)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6e3e2b5e1b0b0f5ebeaa0bdb3e0e4e1e0e0e7e1e4)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506978582011 2017.10.03 00:09:42)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6f3f0a6f5a0a1e1f2a1e4aca2f0a3f0f5f0fef3a0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000061 55 1099          1506978586864 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506978586865 2017.10.03 00:09:46)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f5f2a1f1a7a7e2f5f4b7aba2f7f4f7f9f7f0f6f7)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506978587319 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506978587320 2017.10.03 00:09:47)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b2b7e2b1e0e0a5b6b0f0ede4b1b2b1b4b1b0b0b7)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 3366          1506978587673 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978587674 2017.10.03 00:09:47)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0a01085a58581d030248555b080c0908080f090c)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506978622898 2017.10.03 00:10:22)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e4b6e4b5e6e7a7b4e7a2eae4b6e5b6b3b6b8b5e6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000056 55 3366          1506978633875 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978633876 2017.10.03 00:10:33)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 89dbdb8781dfdf9a8485cfd2dc8f8b8e8f8f888e8b)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506978633892 2017.10.03 00:10:33)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99cbc99695cfce8e9dce8bc3cd9fcc9f9a9f919ccf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000061 55 1099          1506978636857 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506978636858 2017.10.03 00:10:36)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31603e34316767223534776b623734373937303637)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506978637286 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506978637287 2017.10.03 00:10:37)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b6b0b4e1b1b1f4e7e1a1bcb5e0e3e0e5e0e1e1e6)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 3366          1506978637641 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978637642 2017.10.03 00:10:37)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f6e6a3a6869692c323379646a393d3839393e383d)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506978637652 2017.10.03 00:10:37)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e1f194c1e1819594a195c141a481b484d48464b18)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000056 55 3366          1506978688136 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978688137 2017.10.03 00:11:28)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d7848d81d5d5908e8fc5d8d68581848585828481)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506978688153 2017.10.03 00:11:28)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 92c6979d95c4c58596c580c8c694c79491949a97c4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000061 55 1099          1506978691666 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506978691667 2017.10.03 00:11:31)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e1a1e4c1a18185d4a4b08141d484b4846484f4948)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506978692080 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506978692081 2017.10.03 00:11:32)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4a7f2a4f1a2a2e7f4f2b2afa6f3f0f3f6f3f2f2f5)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 3366          1506978692441 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978692442 2017.10.03 00:11:32)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b085f58080d0d4856571d000e5d595c5d5d5a5c59)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506978692451 2017.10.03 00:11:32)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b085d580c0d0c4c5f0c49010f5d0e5d585d535e0d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000056 55 3366          1506978760076 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978760077 2017.10.03 00:12:40)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d7d38a81d2d2978988c2dfd18286838282858386)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000056 55 3366          1506978771912 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978771913 2017.10.03 00:12:51)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8cfc69dc19e9edbc5c48e939dcecacfcecec9cfca)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000056 55 3366          1506978810618 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978810619 2017.10.03 00:13:30)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f9a7a7f1a1a1e4fafbb1aca2f1f5f0f1f1f6f0f5)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000061 55 1099          1506978815120 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506978815121 2017.10.03 00:13:35)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bde8c85d8dddd988f8ecdd1d88d8e8d838d8a8c8d)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506978815744 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506978815745 2017.10.03 00:13:35)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fca9f9acaeaaaaeffcfabaa7aefbf8fbfefbfafafd)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 3366          1506978816097 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978816098 2017.10.03 00:13:36)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 63366063613535706e6f2538366561646565626461)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000056 55 3366          1506978923968 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978923969 2017.10.03 00:15:23)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b5e0e3b1e1e1a4babbf1ece2b1b5b0b1b1b6b0b5)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506978923991 2017.10.03 00:15:23)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d48384d58081c1d281c48c82d083d0d5d0ded380)
	(_architecture tb_architecture
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000061 55 1099          1506978927724 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506978927725 2017.10.03 00:15:27)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6d636c3e3a3a7f68692a363f6a696a646a6d6b6a)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506978928152 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506978928153 2017.10.03 00:15:28)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 121346151144440112145449401516151015141413)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 3366          1506978928536 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506978928537 2017.10.03 00:15:28)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9998cc9691cfcf8a9495dfc2cc9f9b9e9f9f989e9b)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506978928546 2017.10.03 00:15:28)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9998ce9695cfce8e9dce8bc3cd9fcc9f9a9f919ccf)
	(_architecture tb_architecture
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000061 55 1099          1506979406955 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506979406956 2017.10.03 00:23:26)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0a505c0809094c5b5a19050c595a5957595e5859)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
I 000054 55 4564          1506979407596 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506979407597 2017.10.03 00:23:27)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b5b4b3e1b6b6f3e0e6a6bbb2e7e4e7e2e7e6e6e1)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 3366          1506979407971 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506979407972 2017.10.03 00:23:27)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57020554510101445a5b110c025155505151565055)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506979407985 2017.10.03 00:23:27)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66333666653031716231743c3260336065606e6330)
	(_architecture tb_architecture
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
I 000056 55 3366          1506979532709 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506979532710 2017.10.03 00:25:32)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5f3a7f2a1f3f3b6a8a9e3fef0a3a7a2a3a3a4a2a7)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506979532723 2017.10.03 00:25:32)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e2b4e0b5e2e3a3b0e3a6eee0b2e1b2b7b2bcb1e2)
	(_architecture tb_architecture
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
V 000061 55 1099          1506979542397 var5_behavioral_arch
(_unit VHDL (var5_behavioral 0 13 (var5_behavioral_arch 0 23 ))
	(_version v98)
	(_time 1506979542398 2017.10.03 00:25:42)
	(_source (\./src/var5_behavioral.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c282b7d2e2a2a6f78793a262f7a797a747a7d7b7a)
	(_entity
		(_time 1506882375231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . var5_behavioral_arch 1 -1
	)
)
V 000054 55 4564          1506979543073 var5_str_arch
(_unit VHDL (var5_str 0 15 (var5_str_arch 0 25 ))
	(_version v98)
	(_time 1506979543074 2017.10.03 00:25:43)
	(_source (\./src/var5_structural.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c484e1b4e4a4a0f1c1a5a474e1b181b1e1b1a1a1d)
	(_entity
		(_time 1506876687426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(not_or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(nor3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(not_and3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation c1 0 84 (_component inv )
		(_port
			((a)(w))
			((z)(not_w))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c2 0 85 (_component inv )
		(_port
			((a)(y))
			((z)(not_y))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c3 0 86 (_component inv )
		(_port
			((a)(x))
			((z)(not_x))
		)
		(_use (_entity ble inv)
		)
	)
	(_instantiation c4 0 88 (_component not_or2 )
		(_port
			((a)(w))
			((b)(not_x))
			((z)(a))
		)
		(_use (_entity . not_or2)
		)
	)
	(_instantiation c5 0 89 (_component nand2 )
		(_port
			((a)(a))
			((b)(y))
			((z)(b))
		)
		(_use (_entity . nand2)
		)
	)
	(_instantiation c6 0 90 (_component nor3 )
		(_port
			((a)(not_w))
			((b)(not_y))
			((c)(x))
			((z)(c))
		)
		(_use (_entity . nor3)
		)
	)
	(_instantiation c7 0 91 (_component nor2 )
		(_port
			((a)(w))
			((b)(z))
			((z)(d))
		)
		(_use (_entity . nor2)
		)
	)
	(_instantiation c8 0 92 (_component not_and3 )
		(_port
			((a)(b))
			((b)(c))
			((c)(d))
			((z)(f))
		)
		(_use (_entity . not_and3)
		)
	)
	(_object
		(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_signal (_internal not_w ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal not_x ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal not_y ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000056 55 3366          1506979543405 TB_ARCHITECTURE
(_unit VHDL (var5_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1506979543406 2017.10.03 00:25:43)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64303764613232776968223f316266636262656366)
	(_entity
		(_time 1506975811034)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(var5_behavioral
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
		(var5_str
			(_object
				(_port (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 37 (_component var5_behavioral )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_b))
		)
		(_use (_entity . var5_behavioral)
		)
	)
	(_instantiation UUT2 0 45 (_component var5_str )
		(_port
			((w)(w))
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f_s))
		)
		(_use (_entity . var5_str)
		)
	)
	(_object
		(_signal (_internal w ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal f_b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal f_s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 0))))))
		(_process
			(STIMULUS(_architecture 0 0 54 (_process (_wait_for)(_target(6)))))
			(CLOCK_W(_architecture 1 0 61 (_process (_wait_for)(_target(0))(_read(6)))))
			(CLOCK_X(_architecture 2 0 78 (_process (_wait_for)(_target(1))(_read(6)))))
			(CLOCK_Y(_architecture 3 0 95 (_process (_wait_for)(_target(2))(_read(6)))))
			(CLOCK_Z(_architecture 4 0 112 (_process (_wait_for)(_target(3))(_read(6)))))
			(ASSERT_OUTPUTS(_architecture 5 0 129 (_process (_simple)(_sensitivity(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_static
		(1886680399 544437365 1836020326 1751474720 1869182561 543973746 543452769 1970435187 1920300131 1763732577 1835823213 1635020389 1852795252 1918967923 1869488229 1902452852 778854773 )
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
V 000048 55 480 0 testbench_for_var5_behavioral
(_configuration VHDL (testbench_for_var5_behavioral 0 138 (var5_tb))
	(_version v98)
	(_time 1506979543499 2017.10.03 00:25:43)
	(_source (\./src/var5_TestBench/var5_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2969397c59495d5c695d09896c497c4c1c4cac794)
	(_architecture tb_architecture
		(_instantiation UUT1
			(_entity . var5_behavioral var5_behavioral_arch
			)
		)
		(_instantiation UUT2
			(_entity . var5_str var5_str_arch
			)
		)
	)
)
