

================================================================
== Vitis HLS Report for 'matmul_xnor_2'
================================================================
* Date:           Fri Jun 13 23:25:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.993 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     8197|     8197|  81.970 us|  81.970 us|  8193|  8193|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1_VITIS_LOOP_63_2  |     8195|     8195|         5|          1|          1|  8192|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1" [bnn.cpp:62]   --->   Operation 8 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [bnn.cpp:63]   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [bnn.cpp:61]   --->   Operation 10 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%A_127_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_127_val" [bnn.cpp:47]   --->   Operation 12 'read' 'A_127_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%A_126_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_126_val" [bnn.cpp:47]   --->   Operation 13 'read' 'A_126_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%A_125_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_125_val" [bnn.cpp:47]   --->   Operation 14 'read' 'A_125_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%A_124_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_124_val" [bnn.cpp:47]   --->   Operation 15 'read' 'A_124_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A_123_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_123_val" [bnn.cpp:47]   --->   Operation 16 'read' 'A_123_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A_122_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_122_val" [bnn.cpp:47]   --->   Operation 17 'read' 'A_122_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_121_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_121_val" [bnn.cpp:47]   --->   Operation 18 'read' 'A_121_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_120_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_120_val" [bnn.cpp:47]   --->   Operation 19 'read' 'A_120_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_119_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_119_val" [bnn.cpp:47]   --->   Operation 20 'read' 'A_119_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_118_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_118_val" [bnn.cpp:47]   --->   Operation 21 'read' 'A_118_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_117_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_117_val" [bnn.cpp:47]   --->   Operation 22 'read' 'A_117_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_116_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_116_val" [bnn.cpp:47]   --->   Operation 23 'read' 'A_116_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_115_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_115_val" [bnn.cpp:47]   --->   Operation 24 'read' 'A_115_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_114_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_114_val" [bnn.cpp:47]   --->   Operation 25 'read' 'A_114_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_113_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_113_val" [bnn.cpp:47]   --->   Operation 26 'read' 'A_113_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%A_112_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_112_val" [bnn.cpp:47]   --->   Operation 27 'read' 'A_112_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_111_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_111_val" [bnn.cpp:47]   --->   Operation 28 'read' 'A_111_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%A_110_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_110_val" [bnn.cpp:47]   --->   Operation 29 'read' 'A_110_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_109_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_109_val" [bnn.cpp:47]   --->   Operation 30 'read' 'A_109_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_108_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_108_val" [bnn.cpp:47]   --->   Operation 31 'read' 'A_108_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_107_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_107_val" [bnn.cpp:47]   --->   Operation 32 'read' 'A_107_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_106_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_106_val" [bnn.cpp:47]   --->   Operation 33 'read' 'A_106_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_105_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_105_val" [bnn.cpp:47]   --->   Operation 34 'read' 'A_105_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_104_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_104_val" [bnn.cpp:47]   --->   Operation 35 'read' 'A_104_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_103_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_103_val" [bnn.cpp:47]   --->   Operation 36 'read' 'A_103_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_102_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_102_val" [bnn.cpp:47]   --->   Operation 37 'read' 'A_102_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_101_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_101_val" [bnn.cpp:47]   --->   Operation 38 'read' 'A_101_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_100_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_100_val" [bnn.cpp:47]   --->   Operation 39 'read' 'A_100_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_99_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_99_val" [bnn.cpp:47]   --->   Operation 40 'read' 'A_99_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_98_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_98_val" [bnn.cpp:47]   --->   Operation 41 'read' 'A_98_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_97_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_97_val" [bnn.cpp:47]   --->   Operation 42 'read' 'A_97_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_96_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_96_val" [bnn.cpp:47]   --->   Operation 43 'read' 'A_96_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%A_95_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_95_val" [bnn.cpp:47]   --->   Operation 44 'read' 'A_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%A_94_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_94_val" [bnn.cpp:47]   --->   Operation 45 'read' 'A_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_93_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_93_val" [bnn.cpp:47]   --->   Operation 46 'read' 'A_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_92_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_92_val" [bnn.cpp:47]   --->   Operation 47 'read' 'A_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_91_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_91_val" [bnn.cpp:47]   --->   Operation 48 'read' 'A_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%A_90_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_90_val" [bnn.cpp:47]   --->   Operation 49 'read' 'A_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_89_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_89_val" [bnn.cpp:47]   --->   Operation 50 'read' 'A_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_88_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_88_val" [bnn.cpp:47]   --->   Operation 51 'read' 'A_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_87_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_87_val" [bnn.cpp:47]   --->   Operation 52 'read' 'A_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%A_86_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_86_val" [bnn.cpp:47]   --->   Operation 53 'read' 'A_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_85_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_85_val" [bnn.cpp:47]   --->   Operation 54 'read' 'A_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%A_84_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_84_val" [bnn.cpp:47]   --->   Operation 55 'read' 'A_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%A_83_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_83_val" [bnn.cpp:47]   --->   Operation 56 'read' 'A_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%A_82_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_82_val" [bnn.cpp:47]   --->   Operation 57 'read' 'A_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%A_81_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_81_val" [bnn.cpp:47]   --->   Operation 58 'read' 'A_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%A_80_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_80_val" [bnn.cpp:47]   --->   Operation 59 'read' 'A_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%A_79_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_79_val" [bnn.cpp:47]   --->   Operation 60 'read' 'A_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%A_78_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_78_val" [bnn.cpp:47]   --->   Operation 61 'read' 'A_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%A_77_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_77_val" [bnn.cpp:47]   --->   Operation 62 'read' 'A_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%A_76_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_76_val" [bnn.cpp:47]   --->   Operation 63 'read' 'A_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%A_75_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_75_val" [bnn.cpp:47]   --->   Operation 64 'read' 'A_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%A_74_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_74_val" [bnn.cpp:47]   --->   Operation 65 'read' 'A_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%A_73_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_73_val" [bnn.cpp:47]   --->   Operation 66 'read' 'A_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%A_72_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_72_val" [bnn.cpp:47]   --->   Operation 67 'read' 'A_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%A_71_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_71_val" [bnn.cpp:47]   --->   Operation 68 'read' 'A_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%A_70_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_70_val" [bnn.cpp:47]   --->   Operation 69 'read' 'A_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%A_69_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_69_val" [bnn.cpp:47]   --->   Operation 70 'read' 'A_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%A_68_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_68_val" [bnn.cpp:47]   --->   Operation 71 'read' 'A_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%A_67_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_67_val" [bnn.cpp:47]   --->   Operation 72 'read' 'A_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%A_66_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_66_val" [bnn.cpp:47]   --->   Operation 73 'read' 'A_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%A_65_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_65_val" [bnn.cpp:47]   --->   Operation 74 'read' 'A_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%A_64_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_64_val" [bnn.cpp:47]   --->   Operation 75 'read' 'A_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%A_63_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_63_val" [bnn.cpp:47]   --->   Operation 76 'read' 'A_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%A_62_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_62_val" [bnn.cpp:47]   --->   Operation 77 'read' 'A_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%A_61_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_61_val" [bnn.cpp:47]   --->   Operation 78 'read' 'A_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%A_60_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_60_val" [bnn.cpp:47]   --->   Operation 79 'read' 'A_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%A_59_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_59_val" [bnn.cpp:47]   --->   Operation 80 'read' 'A_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%A_58_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_58_val" [bnn.cpp:47]   --->   Operation 81 'read' 'A_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%A_57_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_57_val" [bnn.cpp:47]   --->   Operation 82 'read' 'A_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%A_56_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_56_val" [bnn.cpp:47]   --->   Operation 83 'read' 'A_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%A_55_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_55_val" [bnn.cpp:47]   --->   Operation 84 'read' 'A_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%A_54_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_54_val" [bnn.cpp:47]   --->   Operation 85 'read' 'A_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%A_53_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_53_val" [bnn.cpp:47]   --->   Operation 86 'read' 'A_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%A_52_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_52_val" [bnn.cpp:47]   --->   Operation 87 'read' 'A_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%A_51_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_51_val" [bnn.cpp:47]   --->   Operation 88 'read' 'A_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%A_50_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_50_val" [bnn.cpp:47]   --->   Operation 89 'read' 'A_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%A_49_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_49_val" [bnn.cpp:47]   --->   Operation 90 'read' 'A_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%A_48_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_48_val" [bnn.cpp:47]   --->   Operation 91 'read' 'A_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%A_47_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_47_val" [bnn.cpp:47]   --->   Operation 92 'read' 'A_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%A_46_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_46_val" [bnn.cpp:47]   --->   Operation 93 'read' 'A_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%A_45_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_45_val" [bnn.cpp:47]   --->   Operation 94 'read' 'A_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%A_44_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_44_val" [bnn.cpp:47]   --->   Operation 95 'read' 'A_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%A_43_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_43_val" [bnn.cpp:47]   --->   Operation 96 'read' 'A_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%A_42_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_42_val" [bnn.cpp:47]   --->   Operation 97 'read' 'A_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%A_41_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_41_val" [bnn.cpp:47]   --->   Operation 98 'read' 'A_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%A_40_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_40_val" [bnn.cpp:47]   --->   Operation 99 'read' 'A_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%A_39_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_39_val" [bnn.cpp:47]   --->   Operation 100 'read' 'A_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%A_38_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_38_val" [bnn.cpp:47]   --->   Operation 101 'read' 'A_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%A_37_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_37_val" [bnn.cpp:47]   --->   Operation 102 'read' 'A_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%A_36_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_36_val" [bnn.cpp:47]   --->   Operation 103 'read' 'A_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%A_35_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_35_val" [bnn.cpp:47]   --->   Operation 104 'read' 'A_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%A_34_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_34_val" [bnn.cpp:47]   --->   Operation 105 'read' 'A_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%A_33_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_33_val" [bnn.cpp:47]   --->   Operation 106 'read' 'A_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%A_32_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_32_val" [bnn.cpp:47]   --->   Operation 107 'read' 'A_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%A_31_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_31_val" [bnn.cpp:47]   --->   Operation 108 'read' 'A_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%A_30_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_30_val" [bnn.cpp:47]   --->   Operation 109 'read' 'A_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%A_29_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_29_val" [bnn.cpp:47]   --->   Operation 110 'read' 'A_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%A_28_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_28_val" [bnn.cpp:47]   --->   Operation 111 'read' 'A_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%A_27_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_27_val" [bnn.cpp:47]   --->   Operation 112 'read' 'A_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%A_26_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_26_val" [bnn.cpp:47]   --->   Operation 113 'read' 'A_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%A_25_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_25_val" [bnn.cpp:47]   --->   Operation 114 'read' 'A_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%A_24_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_24_val" [bnn.cpp:47]   --->   Operation 115 'read' 'A_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%A_23_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_23_val" [bnn.cpp:47]   --->   Operation 116 'read' 'A_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%A_22_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_22_val" [bnn.cpp:47]   --->   Operation 117 'read' 'A_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%A_21_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_21_val" [bnn.cpp:47]   --->   Operation 118 'read' 'A_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%A_20_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_20_val" [bnn.cpp:47]   --->   Operation 119 'read' 'A_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%A_19_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_19_val" [bnn.cpp:47]   --->   Operation 120 'read' 'A_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%A_18_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_18_val" [bnn.cpp:47]   --->   Operation 121 'read' 'A_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%A_17_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_17_val" [bnn.cpp:47]   --->   Operation 122 'read' 'A_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%A_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_16_val" [bnn.cpp:47]   --->   Operation 123 'read' 'A_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%A_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_15_val" [bnn.cpp:47]   --->   Operation 124 'read' 'A_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%A_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_14_val" [bnn.cpp:47]   --->   Operation 125 'read' 'A_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%A_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_13_val" [bnn.cpp:47]   --->   Operation 126 'read' 'A_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%A_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_12_val" [bnn.cpp:47]   --->   Operation 127 'read' 'A_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%A_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_11_val" [bnn.cpp:47]   --->   Operation 128 'read' 'A_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%A_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_10_val" [bnn.cpp:47]   --->   Operation 129 'read' 'A_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%A_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_9_val" [bnn.cpp:47]   --->   Operation 130 'read' 'A_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%A_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_8_val" [bnn.cpp:47]   --->   Operation 131 'read' 'A_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%A_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_7_val" [bnn.cpp:47]   --->   Operation 132 'read' 'A_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%A_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_6_val" [bnn.cpp:47]   --->   Operation 133 'read' 'A_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%A_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_5_val" [bnn.cpp:47]   --->   Operation 134 'read' 'A_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%A_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_4_val" [bnn.cpp:47]   --->   Operation 135 'read' 'A_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%A_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_3_val" [bnn.cpp:47]   --->   Operation 136 'read' 'A_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%A_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_2_val" [bnn.cpp:47]   --->   Operation 137 'read' 'A_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%A_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_1_val" [bnn.cpp:47]   --->   Operation 138 'read' 'A_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%A_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_0_val" [bnn.cpp:47]   --->   Operation 139 'read' 'A_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln61 = store i7 0, i7 %x" [bnn.cpp:61]   --->   Operation 141 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln63 = store i8 0, i8 %y" [bnn.cpp:63]   --->   Operation 142 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln62 = store i16 0, i16 %cnt" [bnn.cpp:62]   --->   Operation 143 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.body4" [bnn.cpp:61]   --->   Operation 144 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [bnn.cpp:61]   --->   Operation 145 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.81ns)   --->   "%icmp_ln61 = icmp_eq  i14 %indvar_flatten_load, i14 8192" [bnn.cpp:61]   --->   Operation 146 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (1.81ns)   --->   "%add_ln61 = add i14 %indvar_flatten_load, i14 1" [bnn.cpp:61]   --->   Operation 147 'add' 'add_ln61' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc10, void %for.end12" [bnn.cpp:61]   --->   Operation 148 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln61 = store i14 %add_ln61, i14 %indvar_flatten" [bnn.cpp:61]   --->   Operation 149 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [bnn.cpp:63]   --->   Operation 150 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.91ns)   --->   "%icmp_ln63 = icmp_eq  i8 %y_load, i8 128" [bnn.cpp:63]   --->   Operation 151 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (1.24ns)   --->   "%select_ln61 = select i1 %icmp_ln63, i8 0, i8 %y_load" [bnn.cpp:61]   --->   Operation 152 'select' 'select_ln61' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i8 %select_ln61" [bnn.cpp:63]   --->   Operation 153 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.91ns)   --->   "%add_ln63 = add i8 %select_ln61, i8 1" [bnn.cpp:63]   --->   Operation 154 'add' 'add_ln63' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (1.91ns)   --->   "%icmp_ln63_1 = icmp_eq  i8 %add_ln63, i8 128" [bnn.cpp:63]   --->   Operation 155 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_1, void %new.latch.for.body4.split, void %last.iter.for.body4.split" [bnn.cpp:63]   --->   Operation 156 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln63 = br void %new.latch.for.body4.split" [bnn.cpp:63]   --->   Operation 157 'br' 'br_ln63' <Predicate = (icmp_ln63_1)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln63 = store i8 %add_ln63, i8 %y" [bnn.cpp:63]   --->   Operation 158 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 159 [1/1] (4.23ns)   --->   "%a = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.128i32.i32.i7, i7 0, i32 %A_0_val_read, i7 1, i32 %A_1_val_read, i7 2, i32 %A_2_val_read, i7 3, i32 %A_3_val_read, i7 4, i32 %A_4_val_read, i7 5, i32 %A_5_val_read, i7 6, i32 %A_6_val_read, i7 7, i32 %A_7_val_read, i7 8, i32 %A_8_val_read, i7 9, i32 %A_9_val_read, i7 10, i32 %A_10_val_read, i7 11, i32 %A_11_val_read, i7 12, i32 %A_12_val_read, i7 13, i32 %A_13_val_read, i7 14, i32 %A_14_val_read, i7 15, i32 %A_15_val_read, i7 16, i32 %A_16_val_read, i7 17, i32 %A_17_val_read, i7 18, i32 %A_18_val_read, i7 19, i32 %A_19_val_read, i7 20, i32 %A_20_val_read, i7 21, i32 %A_21_val_read, i7 22, i32 %A_22_val_read, i7 23, i32 %A_23_val_read, i7 24, i32 %A_24_val_read, i7 25, i32 %A_25_val_read, i7 26, i32 %A_26_val_read, i7 27, i32 %A_27_val_read, i7 28, i32 %A_28_val_read, i7 29, i32 %A_29_val_read, i7 30, i32 %A_30_val_read, i7 31, i32 %A_31_val_read, i7 32, i32 %A_32_val_read, i7 33, i32 %A_33_val_read, i7 34, i32 %A_34_val_read, i7 35, i32 %A_35_val_read, i7 36, i32 %A_36_val_read, i7 37, i32 %A_37_val_read, i7 38, i32 %A_38_val_read, i7 39, i32 %A_39_val_read, i7 40, i32 %A_40_val_read, i7 41, i32 %A_41_val_read, i7 42, i32 %A_42_val_read, i7 43, i32 %A_43_val_read, i7 44, i32 %A_44_val_read, i7 45, i32 %A_45_val_read, i7 46, i32 %A_46_val_read, i7 47, i32 %A_47_val_read, i7 48, i32 %A_48_val_read, i7 49, i32 %A_49_val_read, i7 50, i32 %A_50_val_read, i7 51, i32 %A_51_val_read, i7 52, i32 %A_52_val_read, i7 53, i32 %A_53_val_read, i7 54, i32 %A_54_val_read, i7 55, i32 %A_55_val_read, i7 56, i32 %A_56_val_read, i7 57, i32 %A_57_val_read, i7 58, i32 %A_58_val_read, i7 59, i32 %A_59_val_read, i7 60, i32 %A_60_val_read, i7 61, i32 %A_61_val_read, i7 62, i32 %A_62_val_read, i7 63, i32 %A_63_val_read, i7 64, i32 %A_64_val_read, i7 65, i32 %A_65_val_read, i7 66, i32 %A_66_val_read, i7 67, i32 %A_67_val_read, i7 68, i32 %A_68_val_read, i7 69, i32 %A_69_val_read, i7 70, i32 %A_70_val_read, i7 71, i32 %A_71_val_read, i7 72, i32 %A_72_val_read, i7 73, i32 %A_73_val_read, i7 74, i32 %A_74_val_read, i7 75, i32 %A_75_val_read, i7 76, i32 %A_76_val_read, i7 77, i32 %A_77_val_read, i7 78, i32 %A_78_val_read, i7 79, i32 %A_79_val_read, i7 80, i32 %A_80_val_read, i7 81, i32 %A_81_val_read, i7 82, i32 %A_82_val_read, i7 83, i32 %A_83_val_read, i7 84, i32 %A_84_val_read, i7 85, i32 %A_85_val_read, i7 86, i32 %A_86_val_read, i7 87, i32 %A_87_val_read, i7 88, i32 %A_88_val_read, i7 89, i32 %A_89_val_read, i7 90, i32 %A_90_val_read, i7 91, i32 %A_91_val_read, i7 92, i32 %A_92_val_read, i7 93, i32 %A_93_val_read, i7 94, i32 %A_94_val_read, i7 95, i32 %A_95_val_read, i7 96, i32 %A_96_val_read, i7 97, i32 %A_97_val_read, i7 98, i32 %A_98_val_read, i7 99, i32 %A_99_val_read, i7 100, i32 %A_100_val_read, i7 101, i32 %A_101_val_read, i7 102, i32 %A_102_val_read, i7 103, i32 %A_103_val_read, i7 104, i32 %A_104_val_read, i7 105, i32 %A_105_val_read, i7 106, i32 %A_106_val_read, i7 107, i32 %A_107_val_read, i7 108, i32 %A_108_val_read, i7 109, i32 %A_109_val_read, i7 110, i32 %A_110_val_read, i7 111, i32 %A_111_val_read, i7 112, i32 %A_112_val_read, i7 113, i32 %A_113_val_read, i7 114, i32 %A_114_val_read, i7 115, i32 %A_115_val_read, i7 116, i32 %A_116_val_read, i7 117, i32 %A_117_val_read, i7 118, i32 %A_118_val_read, i7 119, i32 %A_119_val_read, i7 120, i32 %A_120_val_read, i7 121, i32 %A_121_val_read, i7 122, i32 %A_122_val_read, i7 123, i32 %A_123_val_read, i7 124, i32 %A_124_val_read, i7 125, i32 %A_125_val_read, i7 126, i32 %A_126_val_read, i7 127, i32 %A_127_val_read, i32 0, i7 %trunc_ln63" [bnn.cpp:64]   --->   Operation 159 'sparsemux' 'a' <Predicate = true> <Delay = 4.23> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.23>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%b = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.128i9.i9.i7, i7 0, i9 0, i7 1, i9 256, i7 2, i9 256, i7 3, i9 256, i7 4, i9 0, i7 5, i9 0, i7 6, i9 256, i7 7, i9 0, i7 8, i9 0, i7 9, i9 0, i7 10, i9 0, i7 11, i9 0, i7 12, i9 256, i7 13, i9 256, i7 14, i9 256, i7 15, i9 256, i7 16, i9 0, i7 17, i9 256, i7 18, i9 0, i7 19, i9 256, i7 20, i9 0, i7 21, i9 256, i7 22, i9 0, i7 23, i9 256, i7 24, i9 256, i7 25, i9 0, i7 26, i9 0, i7 27, i9 0, i7 28, i9 0, i7 29, i9 0, i7 30, i9 256, i7 31, i9 256, i7 32, i9 0, i7 33, i9 0, i7 34, i9 256, i7 35, i9 0, i7 36, i9 256, i7 37, i9 0, i7 38, i9 0, i7 39, i9 0, i7 40, i9 0, i7 41, i9 256, i7 42, i9 0, i7 43, i9 0, i7 44, i9 0, i7 45, i9 256, i7 46, i9 0, i7 47, i9 0, i7 48, i9 0, i7 49, i9 0, i7 50, i9 256, i7 51, i9 0, i7 52, i9 256, i7 53, i9 256, i7 54, i9 0, i7 55, i9 0, i7 56, i9 256, i7 57, i9 256, i7 58, i9 256, i7 59, i9 0, i7 60, i9 256, i7 61, i9 256, i7 62, i9 0, i7 63, i9 0, i7 64, i9 256, i7 65, i9 256, i7 66, i9 256, i7 67, i9 0, i7 68, i9 256, i7 69, i9 0, i7 70, i9 0, i7 71, i9 0, i7 72, i9 256, i7 73, i9 0, i7 74, i9 0, i7 75, i9 256, i7 76, i9 256, i7 77, i9 256, i7 78, i9 0, i7 79, i9 256, i7 80, i9 256, i7 81, i9 0, i7 82, i9 0, i7 83, i9 0, i7 84, i9 0, i7 85, i9 256, i7 86, i9 0, i7 87, i9 0, i7 88, i9 256, i7 89, i9 256, i7 90, i9 256, i7 91, i9 256, i7 92, i9 256, i7 93, i9 256, i7 94, i9 0, i7 95, i9 0, i7 96, i9 0, i7 97, i9 256, i7 98, i9 0, i7 99, i9 0, i7 100, i9 256, i7 101, i9 256, i7 102, i9 0, i7 103, i9 256, i7 104, i9 256, i7 105, i9 0, i7 106, i9 256, i7 107, i9 256, i7 108, i9 0, i7 109, i9 0, i7 110, i9 0, i7 111, i9 0, i7 112, i9 0, i7 113, i9 256, i7 114, i9 0, i7 115, i9 0, i7 116, i9 256, i7 117, i9 0, i7 118, i9 0, i7 119, i9 0, i7 120, i9 0, i7 121, i9 0, i7 122, i9 0, i7 123, i9 0, i7 124, i9 256, i7 125, i9 256, i7 126, i9 256, i7 127, i9 256, i9 0, i7 %trunc_ln63" [bnn.cpp:19->bnn.cpp:64]   --->   Operation 160 'sparsemux' 'b' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%zext_ln19 = zext i9 %b" [bnn.cpp:19->bnn.cpp:64]   --->   Operation 161 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (4.23ns) (out node of the LUT)   --->   "%icmp_ln21 = icmp_eq  i32 %a, i32 %zext_ln19" [bnn.cpp:21->bnn.cpp:64]   --->   Operation 162 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 4.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (1.58ns)   --->   "%ret_ln68 = ret" [bnn.cpp:68]   --->   Operation 194 'ret' 'ret_ln68' <Predicate = (icmp_ln61)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.75>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%cnt_load = load i16 %cnt" [bnn.cpp:61]   --->   Operation 163 'load' 'cnt_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [bnn.cpp:61]   --->   Operation 164 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_61_1_VITIS_LOOP_63_2_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node cnt_1)   --->   "%select_ln61_1 = select i1 %icmp_ln63, i16 0, i16 %cnt_load" [bnn.cpp:61]   --->   Operation 167 'select' 'select_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (1.87ns)   --->   "%add_ln61_1 = add i7 %x_load, i7 1" [bnn.cpp:61]   --->   Operation 168 'add' 'add_ln61_1' <Predicate = (icmp_ln63)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.99ns)   --->   "%select_ln61_2 = select i1 %icmp_ln63, i7 %add_ln61_1, i7 %x_load" [bnn.cpp:61]   --->   Operation 169 'select' 'select_ln61_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i7 %select_ln61_2" [bnn.cpp:61]   --->   Operation 170 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:62]   --->   Operation 171 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node cnt_1)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %icmp_ln21, i8 0" [bnn.cpp:21->bnn.cpp:64]   --->   Operation 172 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node cnt_1)   --->   "%zext_ln64 = zext i9 %shl_ln" [bnn.cpp:64]   --->   Operation 173 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (2.07ns) (out node of the LUT)   --->   "%cnt_1 = add i16 %zext_ln64, i16 %select_ln61_1" [bnn.cpp:64]   --->   Operation 174 'add' 'cnt_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i16 %cnt_1" [bnn.cpp:63]   --->   Operation 175 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln61_2, i32 2, i32 5" [bnn.cpp:61]   --->   Operation 176 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %lshr_ln" [bnn.cpp:61]   --->   Operation 177 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%res_0_addr = getelementptr i32 %res_0, i64 0, i64 %zext_ln61" [bnn.cpp:66]   --->   Operation 178 'getelementptr' 'res_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%res_1_addr = getelementptr i32 %res_1, i64 0, i64 %zext_ln61" [bnn.cpp:66]   --->   Operation 179 'getelementptr' 'res_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%res_2_addr = getelementptr i32 %res_2, i64 0, i64 %zext_ln61" [bnn.cpp:66]   --->   Operation 180 'getelementptr' 'res_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%res_3_addr = getelementptr i32 %res_3, i64 0, i64 %zext_ln61" [bnn.cpp:66]   --->   Operation 181 'getelementptr' 'res_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (1.56ns)   --->   "%switch_ln66 = switch i2 %trunc_ln61, void %arrayidx93.case.3, i2 0, void %arrayidx93.case.0, i2 1, void %arrayidx93.case.1, i2 2, void %arrayidx93.case.2" [bnn.cpp:66]   --->   Operation 182 'switch' 'switch_ln66' <Predicate = (icmp_ln63_1)> <Delay = 1.56>
ST_5 : Operation 183 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln66 = store i32 %zext_ln63, i4 %res_2_addr" [bnn.cpp:66]   --->   Operation 183 'store' 'store_ln66' <Predicate = (icmp_ln63_1 & trunc_ln61 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx93.exit" [bnn.cpp:66]   --->   Operation 184 'br' 'br_ln66' <Predicate = (icmp_ln63_1 & trunc_ln61 == 2)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln66 = store i32 %zext_ln63, i4 %res_1_addr" [bnn.cpp:66]   --->   Operation 185 'store' 'store_ln66' <Predicate = (icmp_ln63_1 & trunc_ln61 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx93.exit" [bnn.cpp:66]   --->   Operation 186 'br' 'br_ln66' <Predicate = (icmp_ln63_1 & trunc_ln61 == 1)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln66 = store i32 %zext_ln63, i4 %res_0_addr" [bnn.cpp:66]   --->   Operation 187 'store' 'store_ln66' <Predicate = (icmp_ln63_1 & trunc_ln61 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx93.exit" [bnn.cpp:66]   --->   Operation 188 'br' 'br_ln66' <Predicate = (icmp_ln63_1 & trunc_ln61 == 0)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln66 = store i32 %zext_ln63, i4 %res_3_addr" [bnn.cpp:66]   --->   Operation 189 'store' 'store_ln66' <Predicate = (icmp_ln63_1 & trunc_ln61 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx93.exit" [bnn.cpp:66]   --->   Operation 190 'br' 'br_ln66' <Predicate = (icmp_ln63_1 & trunc_ln61 == 3)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (1.58ns)   --->   "%store_ln61 = store i7 %select_ln61_2, i7 %x" [bnn.cpp:61]   --->   Operation 191 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln62 = store i16 %cnt_1, i16 %cnt" [bnn.cpp:62]   --->   Operation 192 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body4" [bnn.cpp:63]   --->   Operation 193 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.988ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [265]  (1.588 ns)
	'load' operation 14 bit ('indvar_flatten_load', bnn.cpp:61) on local variable 'indvar_flatten' [271]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln61', bnn.cpp:61) [272]  (1.812 ns)
	'store' operation 0 bit ('store_ln61', bnn.cpp:61) of variable 'add_ln61', bnn.cpp:61 on local variable 'indvar_flatten' [323]  (1.588 ns)

 <State 2>: 6.993ns
The critical path consists of the following:
	'load' operation 8 bit ('y_load', bnn.cpp:63) on local variable 'y', bnn.cpp:63 [277]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln63', bnn.cpp:63) [281]  (1.915 ns)
	'select' operation 8 bit ('select_ln61', bnn.cpp:61) [282]  (1.248 ns)
	'add' operation 8 bit ('add_ln63', bnn.cpp:63) [296]  (1.915 ns)
	'icmp' operation 1 bit ('icmp_ln63_1', bnn.cpp:63) [297]  (1.915 ns)

 <State 3>: 4.231ns
The critical path consists of the following:
	'sparsemux' operation 32 bit ('a', bnn.cpp:64) [289]  (4.231 ns)

 <State 4>: 4.231ns
The critical path consists of the following:
	'sparsemux' operation 9 bit ('b', bnn.cpp:19->bnn.cpp:64) [290]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', bnn.cpp:21->bnn.cpp:64) [292]  (4.231 ns)

 <State 5>: 6.750ns
The critical path consists of the following:
	'load' operation 7 bit ('x_load', bnn.cpp:61) on local variable 'x', bnn.cpp:61 [278]  (0.000 ns)
	'add' operation 7 bit ('add_ln61_1', bnn.cpp:61) [284]  (1.870 ns)
	'select' operation 7 bit ('select_ln61_2', bnn.cpp:61) [285]  (0.993 ns)
	'store' operation 0 bit ('store_ln66', bnn.cpp:66) of variable 'zext_ln63', bnn.cpp:63 on array 'res_1' [312]  (2.322 ns)
	blocking operation 1.565 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
