{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738243456975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738243456976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 10:24:16 2025 " "Processing started: Thu Jan 30 10:24:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738243456976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738243456976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microcpu -c microcpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off microcpu -c microcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738243456976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738243457333 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "microcpu.v(138) " "Verilog HDL Module Instantiation warning at microcpu.v(138): ignored dangling comma in List of Port Connections" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1738243457377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file microcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcpu " "Found entity 1: microcpu" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.v 2 2 " "Found 2 design units, including 2 entities, in source file somadorcompleto.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/SomadorCompleto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457391 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder1Bit " "Found entity 2: FullAdder1Bit" {  } { { "SomadorCompleto.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/SomadorCompleto.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "output_files/SignExtend.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/output_files/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457397 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX output_files/MUX.v " "Entity \"MUX\" obtained from \"output_files/MUX.v\" instead of from Quartus II megafunction library" {  } { { "output_files/MUX.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/output_files/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1738243457400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "output_files/MUX.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/output_files/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alucontr.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/alucontr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457403 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUcontr.v(15) " "Verilog HDL information at ALUcontr.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738243457406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontr.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontr " "Found entity 1: ALUcontr" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243457406 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pratica4/output_files/ControlUnit.v " "Can't analyze file -- file Pratica4/output_files/ControlUnit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1738243457410 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite microcpu.v(77) " "Verilog HDL Implicit Net warning at microcpu.v(77): created implicit net for \"MemWrite\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243457410 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "registrador registrador.v(15) " "Verilog HDL Parameter Declaration warning at registrador.v(15): Parameter Declaration in module \"registrador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1738243457411 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "registrador registrador.v(16) " "Verilog HDL Parameter Declaration warning at registrador.v(16): Parameter Declaration in module \"registrador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1738243457411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microcpu " "Elaborating entity \"microcpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738243457438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto SomadorCompleto:adder_inst " "Elaborating entity \"SomadorCompleto\" for hierarchy \"SomadorCompleto:adder_inst\"" {  } { { "microcpu.v" "adder_inst" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1Bit SomadorCompleto:adder_inst\|FullAdder1Bit:adder_bits\[0\].adder " "Elaborating entity \"FullAdder1Bit\" for hierarchy \"SomadorCompleto:adder_inst\|FullAdder1Bit:adder_bits\[0\].adder\"" {  } { { "SomadorCompleto.v" "adder_bits\[0\].adder" { Text "C:/Users/aluno/Desktop/Pratica4/SomadorCompleto.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"PC:pc_inst\"" {  } { { "microcpu.v" "pc_inst" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PC.v(17) " "Verilog HDL assignment warning at PC.v(17): truncated value with size 32 to match size of target (4)" {  } { { "PC.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/PC.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738243457506 "|microcpu|PC:pc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:im_inst " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:im_inst\"" {  } { { "microcpu.v" "im_inst" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457508 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 InstructionMemory.v(11) " "Net \"memory.data_a\" at InstructionMemory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/InstructionMemory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1738243457508 "|microcpu|InstructionMemory:im_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 InstructionMemory.v(11) " "Net \"memory.waddr_a\" at InstructionMemory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/InstructionMemory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1738243457508 "|microcpu|InstructionMemory:im_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 InstructionMemory.v(11) " "Net \"memory.we_a\" at InstructionMemory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/InstructionMemory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1738243457508 "|microcpu|InstructionMemory:im_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "controle.v 1 1 " "Using design file controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "controle.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243457519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1738243457519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addi controle.v(25) " "Verilog HDL Implicit Net warning at controle.v(25): created implicit net for \"addi\"" {  } { { "controle.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/controle.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243457520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:control_unit " "Elaborating entity \"Controle\" for hierarchy \"Controle:control_unit\"" {  } { { "microcpu.v" "control_unit" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux\"" {  } { { "microcpu.v" "mux" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MUX.v(7) " "Verilog HDL assignment warning at MUX.v(7): truncated value with size 32 to match size of target (6)" {  } { { "output_files/MUX.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/output_files/MUX.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738243457524 "|microcpu|MUX:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg_bank " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg_bank\"" {  } { { "microcpu.v" "reg_bank" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457525 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data1 registrador.v(44) " "Verilog HDL Always Construct warning at registrador.v(44): inferring latch(es) for variable \"Data1\", which holds its previous value in one or more paths through the always construct" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data2 registrador.v(44) " "Verilog HDL Always Construct warning at registrador.v(44): inferring latch(es) for variable \"Data2\", which holds its previous value in one or more paths through the always construct" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[0\] registrador.v(48) " "Inferred latch for \"Data2\[0\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[1\] registrador.v(48) " "Inferred latch for \"Data2\[1\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[2\] registrador.v(48) " "Inferred latch for \"Data2\[2\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[3\] registrador.v(48) " "Inferred latch for \"Data2\[3\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[4\] registrador.v(48) " "Inferred latch for \"Data2\[4\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[5\] registrador.v(48) " "Inferred latch for \"Data2\[5\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[6\] registrador.v(48) " "Inferred latch for \"Data2\[6\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[7\] registrador.v(48) " "Inferred latch for \"Data2\[7\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[8\] registrador.v(48) " "Inferred latch for \"Data2\[8\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[9\] registrador.v(48) " "Inferred latch for \"Data2\[9\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[10\] registrador.v(48) " "Inferred latch for \"Data2\[10\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[11\] registrador.v(48) " "Inferred latch for \"Data2\[11\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[12\] registrador.v(48) " "Inferred latch for \"Data2\[12\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[13\] registrador.v(48) " "Inferred latch for \"Data2\[13\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[14\] registrador.v(48) " "Inferred latch for \"Data2\[14\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[15\] registrador.v(48) " "Inferred latch for \"Data2\[15\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457527 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[16\] registrador.v(48) " "Inferred latch for \"Data2\[16\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[17\] registrador.v(48) " "Inferred latch for \"Data2\[17\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[18\] registrador.v(48) " "Inferred latch for \"Data2\[18\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[19\] registrador.v(48) " "Inferred latch for \"Data2\[19\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[20\] registrador.v(48) " "Inferred latch for \"Data2\[20\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[21\] registrador.v(48) " "Inferred latch for \"Data2\[21\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[22\] registrador.v(48) " "Inferred latch for \"Data2\[22\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[23\] registrador.v(48) " "Inferred latch for \"Data2\[23\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[24\] registrador.v(48) " "Inferred latch for \"Data2\[24\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[25\] registrador.v(48) " "Inferred latch for \"Data2\[25\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[26\] registrador.v(48) " "Inferred latch for \"Data2\[26\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[27\] registrador.v(48) " "Inferred latch for \"Data2\[27\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[28\] registrador.v(48) " "Inferred latch for \"Data2\[28\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[29\] registrador.v(48) " "Inferred latch for \"Data2\[29\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[30\] registrador.v(48) " "Inferred latch for \"Data2\[30\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data2\[31\] registrador.v(48) " "Inferred latch for \"Data2\[31\]\" at registrador.v(48)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[0\] registrador.v(44) " "Inferred latch for \"Data1\[0\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[1\] registrador.v(44) " "Inferred latch for \"Data1\[1\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[2\] registrador.v(44) " "Inferred latch for \"Data1\[2\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[3\] registrador.v(44) " "Inferred latch for \"Data1\[3\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457528 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[4\] registrador.v(44) " "Inferred latch for \"Data1\[4\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[5\] registrador.v(44) " "Inferred latch for \"Data1\[5\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[6\] registrador.v(44) " "Inferred latch for \"Data1\[6\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[7\] registrador.v(44) " "Inferred latch for \"Data1\[7\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[8\] registrador.v(44) " "Inferred latch for \"Data1\[8\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[9\] registrador.v(44) " "Inferred latch for \"Data1\[9\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[10\] registrador.v(44) " "Inferred latch for \"Data1\[10\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[11\] registrador.v(44) " "Inferred latch for \"Data1\[11\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[12\] registrador.v(44) " "Inferred latch for \"Data1\[12\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[13\] registrador.v(44) " "Inferred latch for \"Data1\[13\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[14\] registrador.v(44) " "Inferred latch for \"Data1\[14\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[15\] registrador.v(44) " "Inferred latch for \"Data1\[15\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[16\] registrador.v(44) " "Inferred latch for \"Data1\[16\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[17\] registrador.v(44) " "Inferred latch for \"Data1\[17\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[18\] registrador.v(44) " "Inferred latch for \"Data1\[18\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[19\] registrador.v(44) " "Inferred latch for \"Data1\[19\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[20\] registrador.v(44) " "Inferred latch for \"Data1\[20\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[21\] registrador.v(44) " "Inferred latch for \"Data1\[21\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[22\] registrador.v(44) " "Inferred latch for \"Data1\[22\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[23\] registrador.v(44) " "Inferred latch for \"Data1\[23\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[24\] registrador.v(44) " "Inferred latch for \"Data1\[24\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[25\] registrador.v(44) " "Inferred latch for \"Data1\[25\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[26\] registrador.v(44) " "Inferred latch for \"Data1\[26\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[27\] registrador.v(44) " "Inferred latch for \"Data1\[27\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[28\] registrador.v(44) " "Inferred latch for \"Data1\[28\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457529 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[29\] registrador.v(44) " "Inferred latch for \"Data1\[29\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457530 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[30\] registrador.v(44) " "Inferred latch for \"Data1\[30\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457530 "|microcpu|registrador:reg_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data1\[31\] registrador.v(44) " "Inferred latch for \"Data1\[31\]\" at registrador.v(44)" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457530 "|microcpu|registrador:reg_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:sign_ext " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:sign_ext\"" {  } { { "microcpu.v" "sign_ext" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontr ALUcontr:controlALU " "Elaborating entity \"ALUcontr\" for hierarchy \"ALUcontr:controlALU\"" {  } { { "microcpu.v" "controlALU" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457536 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUcontr.v(15) " "Verilog HDL Case Statement warning at ALUcontr.v(15): incomplete case statement has no default case item" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1738243457537 "|microcpu|ALUcontr:controlALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ALUcontr.v(15) " "Verilog HDL Always Construct warning at ALUcontr.v(15): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1738243457537 "|microcpu|ALUcontr:controlALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUSrc ALUcontr.v(8) " "Output port \"ALUSrc\" at ALUcontr.v(8) has no driver" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1738243457537 "|microcpu|ALUcontr:controlALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ALUcontr.v(15) " "Inferred latch for \"ALUControl\[0\]\" at ALUcontr.v(15)" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457537 "|microcpu|ALUcontr:controlALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ALUcontr.v(15) " "Inferred latch for \"ALUControl\[1\]\" at ALUcontr.v(15)" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457537 "|microcpu|ALUcontr:controlALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ALUcontr.v(15) " "Inferred latch for \"ALUControl\[2\]\" at ALUcontr.v(15)" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738243457537 "|microcpu|ALUcontr:controlALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:alu " "Elaborating entity \"ULA\" for hierarchy \"ULA:alu\"" {  } { { "microcpu.v" "alu" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738243457538 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[31\] " "Net \"mux_output1\[31\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[31\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[30\] " "Net \"mux_output1\[30\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[30\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[29\] " "Net \"mux_output1\[29\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[29\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[28\] " "Net \"mux_output1\[28\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[28\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[27\] " "Net \"mux_output1\[27\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[27\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[26\] " "Net \"mux_output1\[26\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[26\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[25\] " "Net \"mux_output1\[25\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[25\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[24\] " "Net \"mux_output1\[24\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[24\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[23\] " "Net \"mux_output1\[23\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[23\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[22\] " "Net \"mux_output1\[22\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[22\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[21\] " "Net \"mux_output1\[21\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[21\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[20\] " "Net \"mux_output1\[20\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[20\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[19\] " "Net \"mux_output1\[19\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[19\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[18\] " "Net \"mux_output1\[18\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[18\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[17\] " "Net \"mux_output1\[17\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[17\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[16\] " "Net \"mux_output1\[16\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[16\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[15\] " "Net \"mux_output1\[15\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[15\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[14\] " "Net \"mux_output1\[14\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[14\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[13\] " "Net \"mux_output1\[13\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[13\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[12\] " "Net \"mux_output1\[12\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[12\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[11\] " "Net \"mux_output1\[11\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[11\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[10\] " "Net \"mux_output1\[10\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[10\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[9\] " "Net \"mux_output1\[9\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[9\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[8\] " "Net \"mux_output1\[8\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[8\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[7\] " "Net \"mux_output1\[7\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[7\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[6\] " "Net \"mux_output1\[6\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[6\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457579 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUOp\[2\] " "Net \"ALUOp\[2\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "ALUOp\[2\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[31\] " "Net \"mux_output1\[31\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[31\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[30\] " "Net \"mux_output1\[30\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[30\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[29\] " "Net \"mux_output1\[29\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[29\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[28\] " "Net \"mux_output1\[28\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[28\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[27\] " "Net \"mux_output1\[27\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[27\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[26\] " "Net \"mux_output1\[26\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[26\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[25\] " "Net \"mux_output1\[25\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[25\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[24\] " "Net \"mux_output1\[24\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[24\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[23\] " "Net \"mux_output1\[23\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[23\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[22\] " "Net \"mux_output1\[22\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[22\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[21\] " "Net \"mux_output1\[21\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[21\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[20\] " "Net \"mux_output1\[20\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[20\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[19\] " "Net \"mux_output1\[19\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[19\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[18\] " "Net \"mux_output1\[18\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[18\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[17\] " "Net \"mux_output1\[17\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[17\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[16\] " "Net \"mux_output1\[16\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[16\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[15\] " "Net \"mux_output1\[15\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[15\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[14\] " "Net \"mux_output1\[14\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[14\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[13\] " "Net \"mux_output1\[13\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[13\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[12\] " "Net \"mux_output1\[12\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[12\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[11\] " "Net \"mux_output1\[11\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[11\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[10\] " "Net \"mux_output1\[10\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[10\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[9\] " "Net \"mux_output1\[9\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[9\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[8\] " "Net \"mux_output1\[8\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[8\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[7\] " "Net \"mux_output1\[7\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[7\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[6\] " "Net \"mux_output1\[6\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[6\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457581 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUOp\[2\] " "Net \"ALUOp\[2\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "ALUOp\[2\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[31\] " "Net \"mux_output1\[31\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[31\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[30\] " "Net \"mux_output1\[30\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[30\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[29\] " "Net \"mux_output1\[29\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[29\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[28\] " "Net \"mux_output1\[28\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[28\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[27\] " "Net \"mux_output1\[27\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[27\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[26\] " "Net \"mux_output1\[26\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[26\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[25\] " "Net \"mux_output1\[25\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[25\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[24\] " "Net \"mux_output1\[24\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[24\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[23\] " "Net \"mux_output1\[23\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[23\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[22\] " "Net \"mux_output1\[22\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[22\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[21\] " "Net \"mux_output1\[21\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[21\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[20\] " "Net \"mux_output1\[20\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[20\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[19\] " "Net \"mux_output1\[19\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[19\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[18\] " "Net \"mux_output1\[18\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[18\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[17\] " "Net \"mux_output1\[17\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[17\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[16\] " "Net \"mux_output1\[16\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[16\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[15\] " "Net \"mux_output1\[15\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[15\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[14\] " "Net \"mux_output1\[14\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[14\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[13\] " "Net \"mux_output1\[13\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[13\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[12\] " "Net \"mux_output1\[12\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[12\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[11\] " "Net \"mux_output1\[11\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[11\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[10\] " "Net \"mux_output1\[10\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[10\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[9\] " "Net \"mux_output1\[9\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[9\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[8\] " "Net \"mux_output1\[8\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[8\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[7\] " "Net \"mux_output1\[7\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[7\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[6\] " "Net \"mux_output1\[6\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[6\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457583 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUOp\[2\] " "Net \"ALUOp\[2\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "ALUOp\[2\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[31\] " "Net \"mux_output1\[31\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[31\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[30\] " "Net \"mux_output1\[30\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[30\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[29\] " "Net \"mux_output1\[29\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[29\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[28\] " "Net \"mux_output1\[28\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[28\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[27\] " "Net \"mux_output1\[27\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[27\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[26\] " "Net \"mux_output1\[26\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[26\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[25\] " "Net \"mux_output1\[25\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[25\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[24\] " "Net \"mux_output1\[24\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[24\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[23\] " "Net \"mux_output1\[23\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[23\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[22\] " "Net \"mux_output1\[22\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[22\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[21\] " "Net \"mux_output1\[21\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[21\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[20\] " "Net \"mux_output1\[20\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[20\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[19\] " "Net \"mux_output1\[19\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[19\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[18\] " "Net \"mux_output1\[18\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[18\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[17\] " "Net \"mux_output1\[17\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[17\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[16\] " "Net \"mux_output1\[16\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[16\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[15\] " "Net \"mux_output1\[15\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[15\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[14\] " "Net \"mux_output1\[14\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[14\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[13\] " "Net \"mux_output1\[13\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[13\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[12\] " "Net \"mux_output1\[12\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[12\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[11\] " "Net \"mux_output1\[11\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[11\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[10\] " "Net \"mux_output1\[10\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[10\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[9\] " "Net \"mux_output1\[9\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[9\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[8\] " "Net \"mux_output1\[8\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[8\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[7\] " "Net \"mux_output1\[7\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[7\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[6\] " "Net \"mux_output1\[6\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[6\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457585 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[31\] " "Net \"PCValue\[31\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[31\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[30\] " "Net \"PCValue\[30\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[30\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[29\] " "Net \"PCValue\[29\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[29\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[28\] " "Net \"PCValue\[28\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[28\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[27\] " "Net \"PCValue\[27\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[27\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[26\] " "Net \"PCValue\[26\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[26\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[25\] " "Net \"PCValue\[25\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[25\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[24\] " "Net \"PCValue\[24\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[24\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[23\] " "Net \"PCValue\[23\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[23\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[22\] " "Net \"PCValue\[22\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[22\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[21\] " "Net \"PCValue\[21\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[21\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[20\] " "Net \"PCValue\[20\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[20\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[19\] " "Net \"PCValue\[19\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[19\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[18\] " "Net \"PCValue\[18\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[18\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[17\] " "Net \"PCValue\[17\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[17\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[16\] " "Net \"PCValue\[16\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[16\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[15\] " "Net \"PCValue\[15\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[15\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[14\] " "Net \"PCValue\[14\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[14\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[13\] " "Net \"PCValue\[13\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[13\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[12\] " "Net \"PCValue\[12\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[12\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[11\] " "Net \"PCValue\[11\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[11\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[10\] " "Net \"PCValue\[10\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[10\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[9\] " "Net \"PCValue\[9\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[9\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[8\] " "Net \"PCValue\[8\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[8\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[7\] " "Net \"PCValue\[7\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[7\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[6\] " "Net \"PCValue\[6\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[6\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[5\] " "Net \"PCValue\[5\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[5\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[4\] " "Net \"PCValue\[4\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "PCValue\[4\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUOp\[2\] " "Net \"ALUOp\[2\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "ALUOp\[2\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[31\] " "Net \"mux_output1\[31\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[31\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[30\] " "Net \"mux_output1\[30\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[30\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[29\] " "Net \"mux_output1\[29\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[29\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[28\] " "Net \"mux_output1\[28\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[28\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[27\] " "Net \"mux_output1\[27\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[27\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[26\] " "Net \"mux_output1\[26\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[26\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[25\] " "Net \"mux_output1\[25\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[25\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[24\] " "Net \"mux_output1\[24\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[24\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[23\] " "Net \"mux_output1\[23\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[23\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[22\] " "Net \"mux_output1\[22\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[22\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[21\] " "Net \"mux_output1\[21\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[21\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[20\] " "Net \"mux_output1\[20\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[20\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[19\] " "Net \"mux_output1\[19\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[19\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[18\] " "Net \"mux_output1\[18\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[18\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[17\] " "Net \"mux_output1\[17\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[17\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[16\] " "Net \"mux_output1\[16\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[16\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[15\] " "Net \"mux_output1\[15\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[15\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[14\] " "Net \"mux_output1\[14\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[14\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[13\] " "Net \"mux_output1\[13\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[13\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[12\] " "Net \"mux_output1\[12\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[12\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[11\] " "Net \"mux_output1\[11\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[11\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[10\] " "Net \"mux_output1\[10\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[10\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[9\] " "Net \"mux_output1\[9\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[9\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[8\] " "Net \"mux_output1\[8\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[8\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[7\] " "Net \"mux_output1\[7\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[7\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux_output1\[6\] " "Net \"mux_output1\[6\]\" is missing source, defaulting to GND" {  } { { "microcpu.v" "mux_output1\[6\]" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1738243457591 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "registrador:reg_bank\|registradores " "RAM logic \"registrador:reg_bank\|registradores\" is uninferred due to asynchronous read logic" {  } { { "registrador.v" "registradores" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1738243457740 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1738243457740 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/aluno/Desktop/Pratica4/db/microcpu.ram0_InstructionMemory_d1968ec4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/aluno/Desktop/Pratica4/db/microcpu.ram0_InstructionMemory_d1968ec4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1738243457742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALUcontr:controlALU\|ALUControl\[0\] " "LATCH primitive \"ALUcontr:controlALU\|ALUControl\[0\]\" is permanently enabled" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALUcontr:controlALU\|ALUControl\[1\] " "LATCH primitive \"ALUcontr:controlALU\|ALUControl\[1\]\" is permanently enabled" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALUcontr:controlALU\|ALUControl\[2\] " "LATCH primitive \"ALUcontr:controlALU\|ALUControl\[2\]\" is permanently enabled" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data1\[4\] " "LATCH primitive \"registrador:reg_bank\|Data1\[4\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data1\[3\] " "LATCH primitive \"registrador:reg_bank\|Data1\[3\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data1\[2\] " "LATCH primitive \"registrador:reg_bank\|Data1\[2\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data1\[1\] " "LATCH primitive \"registrador:reg_bank\|Data1\[1\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data1\[0\] " "LATCH primitive \"registrador:reg_bank\|Data1\[0\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data1\[5\] " "LATCH primitive \"registrador:reg_bank\|Data1\[5\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data2\[4\] " "LATCH primitive \"registrador:reg_bank\|Data2\[4\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data2\[3\] " "LATCH primitive \"registrador:reg_bank\|Data2\[3\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data2\[2\] " "LATCH primitive \"registrador:reg_bank\|Data2\[2\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data2\[1\] " "LATCH primitive \"registrador:reg_bank\|Data2\[1\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data2\[0\] " "LATCH primitive \"registrador:reg_bank\|Data2\[0\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:reg_bank\|Data2\[5\] " "LATCH primitive \"registrador:reg_bank\|Data2\[5\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 48 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1738243457749 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/aluno/Desktop/Pratica4/db/microcpu.ram1_registrador_22a2287f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/aluno/Desktop/Pratica4/db/microcpu.ram1_registrador_22a2287f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1738243457802 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1738243457995 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738243458027 "|microcpu|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738243458027 "|microcpu|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738243458027 "|microcpu|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738243458027 "|microcpu|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738243458027 "|microcpu|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738243458027 "|microcpu|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738243458027 "|microcpu|HEX1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1738243458027 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "982 " "982 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1738243458088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Desktop/Pratica4/output_files/microcpu.map.smsg " "Generated suppressed messages file C:/Users/aluno/Desktop/Pratica4/output_files/microcpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1738243458182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738243458396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458396 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738243458447 "|microcpu|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1738243458447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738243458448 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738243458448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738243458448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738243458448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 229 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 229 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738243458484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 10:24:18 2025 " "Processing ended: Thu Jan 30 10:24:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738243458484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738243458484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738243458484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738243458484 ""}
