---
title: "I-SV-4: SystemVerilog Assertions (SVA)"
description: "Learn how to use SystemVerilog Assertions (SVA) to specify design behavior over time and create powerful functional checks."
---

import { Quiz, InteractiveCode } from '@/components/ui';
import AssertionBuilder from '/src/components/animations/AssertionBuilder';

## The "Why" of SVA

How do you formally specify and automatically check that your design follows complex rules over time? For example, "after a request is sent, an acknowledge signal must arrive within 3 clock cycles." This is where SystemVerilog Assertions (SVA) shine. They provide a powerful, declarative language to specify temporal behavior.

## Level 1: The Traffic Rules Analogy

Think of SVA like the traffic rules for your design's signals.
- **Sequence:** A specific pattern of events, like "a car stopping at a red light, then the light turning green." (`req ##1 gnt`)
- **Property:** A rule that uses a sequence, like "a car stopping at a red light *implies that* the light will eventually turn green." (`req |-> ##[1:3] gnt`)
- **Assert:** A directive that says, "check that this rule is never violated."

## Level 2: Core Mechanics

### Immediate vs. Concurrent Assertions

- **Immediate Assertions:** These are simple checks that execute like regular procedural statements. They are useful for checking conditions that should be true at a specific point in time.
- **Concurrent Assertions:** These are the heart of SVA. They are checked "concurrently" on every clock edge and can specify behavior over a window of time.

### Sequences, Properties, and Assertion Directives

<InteractiveCode>
```systemverilog
// Example of a simple sequence and property
sequence s_req_then_ack;
  req ##1 ack; // req is high, and on the next clock cycle, ack is high
endsequence

property p_req_implies_ack;
  @(posedge clk)
  req |-> s_req_then_ack; // If req is high, the s_req_then_ack sequence must follow
endproperty

// Use the property in an assertion
assert_req_ack: assert property (p_req_implies_ack)
  else $error("Assertion failed: Request not acknowledged in the next cycle.");

// Use the property for functional coverage
cover_req_ack: cover property (p_req_implies_ack);
```
</InteractiveCode>

### Temporal Operators

- `##1`: One clock cycle delay. `a ##1 b` means `b` is true one cycle after `a` is true.
- `##[1:5]`: A delay of 1 to 5 clock cycles.
- `|->` (overlapping implication): If the antecedent is true, the consequent must be true on the same clock edge.
- `|=>` (non-overlapping implication): If the antecedent is true, the consequent must be true on the next clock edge.

<AssertionBuilder />

## Level 3: Expert Insights

**Writing Good Assertions:** Good assertions are clear, concise, and directly reflect the design specification. They should be placed in `interface` files or bound to modules to be reusable.

**Assertions in Formal Verification:** SVA is not just for simulation. It is the core language for formal verification tools, which can mathematically prove that an assertion can never fail, providing a much higher level of confidence than simulation alone.

**Memory & Retention Tip:** Remember: **Sequence = "The Pattern"**. **Property = "The Rule about the Pattern"**. **Assert/Cover = "Check/Track the Rule"**.

## Check Your Understanding

<Quiz questions={[
    {
      "question": "What is the primary difference between an immediate and a concurrent assertion?",
      "answers": [
        {"text": "Immediate assertions can only be used in modules.", "correct": false},
        {"text": "Concurrent assertions are checked on every clock cycle over time; immediate assertions are checked once when the statement is executed.", "correct": true},
        {"text": "Immediate assertions cannot have a failure message.", "correct": false},
        {"text": "Concurrent assertions do not require a clock.", "correct": false}
      ],
      "explanation": "Concurrent assertions are the foundation of SVA's temporal power, allowing you to specify behavior across multiple clock cycles."
    },
    {
      "question": "In the property `req |-> ##[1:5] gnt;`, what does it specify?",
      "answers": [
        {"text": "If req is high, gnt must be high on the same cycle.", "correct": false},
        {"text": "If req is high, gnt must be high sometime between 1 and 5 cycles later.", "correct": true},
        {"text": "req and gnt must both be high for 5 cycles.", "correct": false},
        {"text": "gnt must be high 1 cycle before req.", "correct": false}
      ],
      "explanation": "The `|->` is the implication operator, and `##[1:5]` specifies a cycle delay range for the consequent to be checked."
    }
  ]} />
