<stg><name>ZipperRemoval</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
entry:1 %p_0_0_0483_1_lcssa961 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0483_1_lcssa961"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %p_0_0_0482_1_lcssa963 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0482_1_lcssa963"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
entry:3 %p_0_0_0481_1_lcssa965 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0481_1_lcssa965"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32">
<![CDATA[
entry:4 %p_0_0_0480_1_lcssa967 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0480_1_lcssa967"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:5 %conv2_i_i_lcssa969 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv2_i_i_lcssa969"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
entry:6 %p_0_2_0_0_0934_lcssa946971 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0934_lcssa946971"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32">
<![CDATA[
entry:7 %p_0_0_0_0_0930_lcssa948973 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0930_lcssa948973"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32">
<![CDATA[
entry:8 %p_0_1_0_0_0932_lcssa950975 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0932_lcssa950975"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %width_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %height_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgUnzip, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="16">
<![CDATA[
entry:15 %zext_ln1040 = zext i16 %width_read

]]></Node>
<StgValue><ssdm name="zext_ln1040"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:16 %loopWidth = add i17 %zext_ln1040, i17 1

]]></Node>
<StgValue><ssdm name="loopWidth"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:17 %store_ln1054 = store i10 0, i10 %p_0_1_0_0_0932_lcssa950975

]]></Node>
<StgValue><ssdm name="store_ln1054"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:18 %store_ln1054 = store i10 0, i10 %p_0_0_0_0_0930_lcssa948973

]]></Node>
<StgValue><ssdm name="store_ln1054"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:19 %store_ln1054 = store i10 0, i10 %p_0_2_0_0_0934_lcssa946971

]]></Node>
<StgValue><ssdm name="store_ln1054"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:20 %store_ln1054 = store i10 0, i10 %conv2_i_i_lcssa969

]]></Node>
<StgValue><ssdm name="store_ln1054"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %store_ln1054 = store i16 0, i16 %y

]]></Node>
<StgValue><ssdm name="store_ln1054"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:22 %br_ln1054 = br void %VITIS_LOOP_1056_2

]]></Node>
<StgValue><ssdm name="br_ln1054"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1056_2:0 %y_1 = load i16 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_1056_2:1 %icmp_ln1054 = icmp_eq  i16 %y_1, i16 %height_read

]]></Node>
<StgValue><ssdm name="icmp_ln1054"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_1056_2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_1056_2:3 %y_2 = add i16 %y_1, i16 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1056_2:4 %br_ln1054 = br i1 %icmp_ln1054, void %VITIS_LOOP_1056_2.split, void %for.end228.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1054"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1056_2.split:0 %conv2_i_i_lcssa969_load = load i10 %conv2_i_i_lcssa969

]]></Node>
<StgValue><ssdm name="conv2_i_i_lcssa969_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1056_2.split:1 %p_0_2_0_0_0934_lcssa946971_load = load i10 %p_0_2_0_0_0934_lcssa946971

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0934_lcssa946971_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1056_2.split:2 %p_0_0_0_0_0930_lcssa948973_load = load i10 %p_0_0_0_0_0930_lcssa948973

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0930_lcssa948973_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1056_2.split:3 %p_0_1_0_0_0932_lcssa950975_load = load i10 %p_0_1_0_0_0932_lcssa950975

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0932_lcssa950975_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_1056_2.split:5 %empty_123 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1056_2.split:7 %store_ln1054 = store i16 %y_2, i16 %y

]]></Node>
<StgValue><ssdm name="store_ln1054"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1054" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.end228.loopexit:0 %ret_ln1120 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1120"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="17" op_6_bw="16" op_7_bw="30" op_8_bw="30" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
VITIS_LOOP_1056_2.split:6 %call_ln1040 = call void @ZipperRemoval_Pipeline_VITIS_LOOP_1056_2, i10 %p_0_1_0_0_0932_lcssa950975_load, i10 %p_0_0_0_0_0930_lcssa948973_load, i10 %p_0_2_0_0_0934_lcssa946971_load, i10 %conv2_i_i_lcssa969_load, i17 %loopWidth, i16 %width_read, i30 %imgRgb, i30 %imgUnzip, i10 %p_0_1_0_0_0932_lcssa950975, i10 %p_0_0_0_0_0930_lcssa948973, i10 %p_0_2_0_0_0934_lcssa946971, i10 %conv2_i_i_lcssa969, i10 %p_0_0_0480_1_lcssa967, i10 %p_0_0_0481_1_lcssa965, i10 %p_0_0_0482_1_lcssa963, i10 %p_0_0_0483_1_lcssa961

]]></Node>
<StgValue><ssdm name="call_ln1040"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1056_2.split:4 %specloopname_ln1038 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln1038"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="17" op_6_bw="16" op_7_bw="30" op_8_bw="30" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
VITIS_LOOP_1056_2.split:6 %call_ln1040 = call void @ZipperRemoval_Pipeline_VITIS_LOOP_1056_2, i10 %p_0_1_0_0_0932_lcssa950975_load, i10 %p_0_0_0_0_0930_lcssa948973_load, i10 %p_0_2_0_0_0934_lcssa946971_load, i10 %conv2_i_i_lcssa969_load, i17 %loopWidth, i16 %width_read, i30 %imgRgb, i30 %imgUnzip, i10 %p_0_1_0_0_0932_lcssa950975, i10 %p_0_0_0_0_0930_lcssa948973, i10 %p_0_2_0_0_0934_lcssa946971, i10 %conv2_i_i_lcssa969, i10 %p_0_0_0480_1_lcssa967, i10 %p_0_0_0481_1_lcssa965, i10 %p_0_0_0482_1_lcssa963, i10 %p_0_0_0483_1_lcssa961

]]></Node>
<StgValue><ssdm name="call_ln1040"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1056_2.split:8 %br_ln1054 = br void %VITIS_LOOP_1056_2

]]></Node>
<StgValue><ssdm name="br_ln1054"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
