vhdl work "ipcore_dir/RxTstFIFO2K.vhd"
vhdl work "source/seven_seg.vhd"
vhdl work "source/serial_out.vhd"
vhdl work "source/serial_in.vhd"
vhdl work "source/initPhyNexys3.vhd"
vhdl work "source/ethernet.vhd"
verilog work "NEXYS3/user_design.v"
verilog work "NEXYS3/server.v"
vhdl work "source/nexys3.vhd"
vhdl work "NexTEST.vhd"
verilog work "/opt/14.6/ISE_DS/ISE//verilog/src/glbl.v"
