// Seed: 485655468
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2;
  ;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 (id_3);
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4 = id_1;
  parameter id_5 = 1;
  tri id_6 = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6 = 1;
  wire  id_7;
  assign id_6 = id_3;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_7
  );
endmodule
