// Seed: 1992902765
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    output id_7
);
  logic id_8;
  assign id_0#(.id_2({1, 1, id_5})) = id_1;
  logic id_9, id_10;
endmodule
