{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750092913760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750092913760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 18:55:13 2025 " "Processing started: Mon Jun 16 18:55:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750092913760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092913760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092913760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750092913929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750092913929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/validation_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/validation_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VALIDATION_UART-RTL " "Found design unit 1: VALIDATION_UART-RTL" {  } { { "../src/UART/src/VALIDATION_UART.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/VALIDATION_UART.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917510 ""} { "Info" "ISGN_ENTITY_NAME" "1 VALIDATION_UART " "Found entity 1: VALIDATION_UART" {  } { { "../src/UART/src/VALIDATION_UART.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/VALIDATION_UART.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/uarts.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/uarts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTS-RTL " "Found design unit 1: UARTS-RTL" {  } { { "../src/UART/src/Uarts.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/Uarts.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917511 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTS " "Found entity 1: UARTS" {  } { { "../src/UART/src/Uarts.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/Uarts.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../src/UART/src/uart_tx.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/uart_tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917512 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../src/UART/src/uart_tx.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/uart_tx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-RTL " "Found design unit 1: UART_RX-RTL" {  } { { "../src/UART/src/uart_rx.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/uart_rx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917513 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../src/UART/src/uart_rx.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/uart_rx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/tp_uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/tp_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP_UART_TX-RTL " "Found design unit 1: TP_UART_TX-RTL" {  } { { "../src/UART/src/tp_uart_tx.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/tp_uart_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917513 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP_UART_TX " "Found entity 1: TP_UART_TX" {  } { { "../src/UART/src/tp_uart_tx.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/tp_uart_tx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/tp_uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/tp_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP_UART_RX-RTL " "Found design unit 1: TP_UART_RX-RTL" {  } { { "../src/UART/src/tp_uart_rx.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/tp_uart_rx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917514 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP_UART_RX " "Found entity 1: TP_UART_RX" {  } { { "../src/UART/src/tp_uart_rx.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/tp_uart_rx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/fdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/uart/src/fdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDIV-RTL " "Found design unit 1: FDIV-RTL" {  } { { "../src/UART/src/fdiv.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/fdiv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917515 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDIV " "Found entity 1: FDIV" {  } { { "../src/UART/src/fdiv.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/UART/src/fdiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/vic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/vic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-Behavioral " "Found design unit 1: VIC-Behavioral" {  } { { "../src/VIC.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/VIC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917516 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "../src/VIC.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/VIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-ARCHI " "Found design unit 1: top_level-ARCHI" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/top_level.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917516 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/registerarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/registerarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterARM-rtl " "Found design unit 1: RegisterARM-rtl" {  } { { "../src/RegisterARM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/RegisterARM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917517 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterARM " "Found entity 1: RegisterARM" {  } { { "../src/RegisterARM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/RegisterARM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/regclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/regclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regclk-Behavioral " "Found design unit 1: Regclk-Behavioral" {  } { { "../src/Regclk.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Regclk.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regclk " "Found entity 1: Regclk" {  } { { "../src/Regclk.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Regclk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "../src/Reg.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "../src/Reg.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/proco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/proco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proco-Behavioral " "Found design unit 1: proco-Behavioral" {  } { { "../src/proco.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/proco.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917519 ""} { "Info" "ISGN_ENTITY_NAME" "1 proco " "Found entity 1: proco" {  } { { "../src/proco.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/proco.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/mux4v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/mux4v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4v1-Behavioral " "Found design unit 1: Mux4v1-Behavioral" {  } { { "../src/Mux4v1.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Mux4v1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917520 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4v1 " "Found entity 1: Mux4v1" {  } { { "../src/Mux4v1.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Mux4v1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/mux2v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/mux2v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2v1-Behavioral " "Found design unit 1: Mux2v1-Behavioral" {  } { { "../src/Mux2v1.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Mux2v1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2v1 " "Found entity 1: Mux2v1" {  } { { "../src/Mux2v1.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Mux2v1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/mae.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/mae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE-Behavioral " "Found design unit 1: MAE-Behavioral" {  } { { "../src/MAE.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/MAE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917521 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE " "Found entity 1: MAE" {  } { { "../src/MAE.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/MAE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extend-Behavioral " "Found design unit 1: Extend-Behavioral" {  } { { "../src/Extend.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917522 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "../src/Extend.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM-rtl " "Found design unit 1: DualPortRAM-rtl" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917523 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM " "Found entity 1: DualPortRAM" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-RTL " "Found design unit 1: Data_path-RTL" {  } { { "../src/Data_path.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "../src/Data_path.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yanis/vhdl/projet/projet/multicycle_arm7tdmi/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "../src/ALU.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917524 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750092917524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092917524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750092917541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proco proco:arm_1 " "Elaborating entity \"proco\" for hierarchy \"proco:arm_1\"" {  } { { "../src/top_level.vhd" "arm_1" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/top_level.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917542 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RbSel proco.vhd(29) " "VHDL Signal Declaration warning at proco.vhd(29): used implicit default value for signal \"RbSel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/proco.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/proco.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750092917542 "|top_level|proco:arm_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_path proco:arm_1\|Data_path:Chemin_donnee " "Elaborating entity \"Data_path\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\"" {  } { { "../src/proco.vhd" "Chemin_donnee" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/proco.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIC proco:arm_1\|Data_path:Chemin_donnee\|VIC:VIC_comp " "Elaborating entity \"VIC\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|VIC:VIC_comp\"" {  } { { "../src/Data_path.vhd" "VIC_comp" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4v1 proco:arm_1\|Data_path:Chemin_donnee\|Mux4v1:mux_pc " "Elaborating entity \"Mux4v1\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|Mux4v1:mux_pc\"" {  } { { "../src/Data_path.vhd" "mux_pc" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917546 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C Mux4v1.vhd(28) " "VHDL Process Statement warning at Mux4v1.vhd(28): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Mux4v1.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Mux4v1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750092917546 "|top_level|proco:arm_1|Data_path:Chemin_donnee|Mux4v1:mux_pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D Mux4v1.vhd(30) " "VHDL Process Statement warning at Mux4v1.vhd(30): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Mux4v1.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Mux4v1.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750092917546 "|top_level|proco:arm_1|Data_path:Chemin_donnee|Mux4v1:mux_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg proco:arm_1\|Data_path:Chemin_donnee\|Reg:Reg_pc " "Elaborating entity \"Reg\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|Reg:Reg_pc\"" {  } { { "../src/Data_path.vhd" "Reg_pc" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2v1 proco:arm_1\|Data_path:Chemin_donnee\|Mux2v1:mux_mem " "Elaborating entity \"Mux2v1\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|Mux2v1:mux_mem\"" {  } { { "../src/Data_path.vhd" "mux_mem" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DualPortRAM proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat A:rtl " "Elaborating entity \"DualPortRAM\" using architecture \"A:rtl\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\"" {  } { { "../src/Data_path.vhd" "mem_dat" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regclk proco:arm_1\|Data_path:Chemin_donnee\|Regclk:Reg_dr " "Elaborating entity \"Regclk\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|Regclk:Reg_dr\"" {  } { { "../src/Data_path.vhd" "Reg_dr" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2v1 proco:arm_1\|Data_path:Chemin_donnee\|Mux2v1:mux_Reg_rb " "Elaborating entity \"Mux2v1\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|Mux2v1:mux_Reg_rb\"" {  } { { "../src/Data_path.vhd" "mux_Reg_rb" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2v1 proco:arm_1\|Data_path:Chemin_donnee\|Mux2v1:mux_Reg_busw " "Elaborating entity \"Mux2v1\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|Mux2v1:mux_Reg_busw\"" {  } { { "../src/Data_path.vhd" "mux_Reg_busw" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterARM proco:arm_1\|Data_path:Chemin_donnee\|RegisterARM:banc_Reg A:rtl " "Elaborating entity \"RegisterARM\" using architecture \"A:rtl\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|RegisterARM:banc_Reg\"" {  } { { "../src/Data_path.vhd" "banc_Reg" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 203 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend proco:arm_1\|Data_path:Chemin_donnee\|Extend:ext_8 " "Elaborating entity \"Extend\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|Extend:ext_8\"" {  } { { "../src/Data_path.vhd" "ext_8" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend proco:arm_1\|Data_path:Chemin_donnee\|Extend:ext_24 " "Elaborating entity \"Extend\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|Extend:ext_24\"" {  } { { "../src/Data_path.vhd" "ext_24" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proco:arm_1\|Data_path:Chemin_donnee\|ALU:ALU_ab " "Elaborating entity \"ALU\" for hierarchy \"proco:arm_1\|Data_path:Chemin_donnee\|ALU:ALU_ab\"" {  } { { "../src/Data_path.vhd" "ALU_ab" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/Data_path.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAE proco:arm_1\|MAE:Machine_AE " "Elaborating entity \"MAE\" for hierarchy \"proco:arm_1\|MAE:Machine_AE\"" {  } { { "../src/proco.vhd" "Machine_AE" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/proco.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092917563 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/MAE.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/MAE.vhd" 16 -1 0 } } { "../src/MAE.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/MAE.vhd" 15 -1 0 } } { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1750092918700 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1750092918700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750092919132 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[12\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[12\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[4\]\[0\] High " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[4\]\[0\] will power up to High" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[2\]\[25\] High " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[2\]\[25\] will power up to High" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[25\] High " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[25\] will power up to High" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[2\]\[24\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[2\]\[24\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[24\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[24\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[2\]\[23\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[2\]\[23\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[23\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[23\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[3\]\[17\] High " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[3\]\[17\] will power up to High" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[17\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[17\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[17\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[17\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[16\] High " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[16\] will power up to High" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[16\] High " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[7\]\[16\] will power up to High" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[4\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[4\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[2\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[2\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[4\]\[2\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[4\]\[2\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[6\]\[2\] High " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[6\]\[2\] will power up to High" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[1\] High " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[5\]\[1\] will power up to High" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[6\]\[1\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[6\]\[1\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[3\]\[1\] Low " "Register proco:arm_1\|Data_path:Chemin_donnee\|DualPortRAM:mem_dat\|ram_block\[3\]\[1\] will power up to Low" {  } { { "../src/DualPortRAM.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/DualPortRAM.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1750092919196 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1750092919196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750092920049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750092920049 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Yanis/VHDL/Projet/Projet/Multicycle_ARM7TDMI/src/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750092920186 "|top_level|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750092920186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5263 " "Implemented 5263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750092920186 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750092920186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5212 " "Implemented 5212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750092920186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750092920186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750092920198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 18:55:20 2025 " "Processing ended: Mon Jun 16 18:55:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750092920198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750092920198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750092920198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750092920198 ""}
