#! /Users/yatagaclapotk/Programs/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-17-g30123f894)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x12ae04170 .scope module, "moduleName" "moduleName" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "inr";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
o0x120008010 .functor BUFZ 1, c4<z>; HiZ drive
v0x12ae04440_0 .net "clk", 0 0, o0x120008010;  0 drivers
o0x120008040 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13af10530_0 .net "data_in", 15 0, o0x120008040;  0 drivers
v0x13ba05450_0 .var "data_out", 15 0;
o0x1200080a0 .functor BUFZ 1, c4<z>; HiZ drive
v0x13ba05500_0 .net "inr", 0 0, o0x1200080a0;  0 drivers
o0x1200080d0 .functor BUFZ 1, c4<z>; HiZ drive
v0x13ba055a0_0 .net "ld", 0 0, o0x1200080d0;  0 drivers
o0x120008100 .functor BUFZ 1, c4<z>; HiZ drive
v0x13ba05640_0 .net "reset", 0 0, o0x120008100;  0 drivers
v0x13ba056e0_0 .var "temp", 15 0;
E_0x12ae043e0 .event posedge, v0x12ae04440_0;
    .scope S_0x12ae04170;
T_0 ;
    %wait E_0x12ae043e0;
    %load/vec4 v0x13ba05450_0;
    %assign/vec4 v0x13ba056e0_0, 0;
    %load/vec4 v0x13ba05640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13ba05450_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13ba055a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13af10530_0;
    %assign/vec4 v0x13ba05450_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13ba05500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x13ba05450_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x13ba05450_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x13ba056e0_0;
    %assign/vec4 v0x13ba05450_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/REGISTERFILE/src/REGISTER.v";
