
---------- Begin Simulation Statistics ----------
final_tick                               2542162637500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226000                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   225998                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.57                       # Real time elapsed on the host
host_tick_rate                              654585959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195797                       # Number of instructions simulated
sim_ops                                       4195797                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012153                       # Number of seconds simulated
sim_ticks                                 12152792500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.129719                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  359181                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               663556                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2630                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114602                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            986608                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25471                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          157646                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           132175                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1194747                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72427                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28018                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195797                       # Number of instructions committed
system.cpu.committedOps                       4195797                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.789560                       # CPI: cycles per instruction
system.cpu.discardedOps                        329511                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618114                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1479225                       # DTB hits
system.cpu.dtb.data_misses                       8476                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416519                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875244                       # DTB read hits
system.cpu.dtb.read_misses                       7566                       # DTB read misses
system.cpu.dtb.write_accesses                  201595                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      603981                       # DTB write hits
system.cpu.dtb.write_misses                       910                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18272                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3721584                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1164213                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687783                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17083726                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172725                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978474                       # ITB accesses
system.cpu.itb.fetch_acv                          315                       # ITB acv
system.cpu.itb.fetch_hits                      973904                       # ITB hits
system.cpu.itb.fetch_misses                      4570                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11196790000     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9711500      0.08%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19517500      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931249000      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12157268000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8202814000     67.47%     67.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3954454000     32.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24291818                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541421     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839236     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592472     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195797                       # Class of committed instruction
system.cpu.quiesceCycles                        13767                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7208092                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317873                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22784956                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22784956                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22784956                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22784956                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116845.928205                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116845.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116845.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116845.928205                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13018993                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13018993                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13018993                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13018993                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66764.066667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66764.066667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66764.066667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66764.066667                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22434959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22434959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116848.744792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116848.744792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12818996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12818996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66765.604167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66765.604167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.297241                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539657142000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.297241                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206078                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206078                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130679                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34891                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88639                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34583                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28980                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28980                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41344                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11379328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11379328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18113209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159968                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002744                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052314                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159529     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159968                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835313540                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378343000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473289000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5706432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10206848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5706432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5706432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34891                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34891                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469557264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370319497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839876761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469557264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469557264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183745752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183745752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183745752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469557264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370319497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023622513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000251862250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7471                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7471                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413861                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113969                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159482                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123309                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123309                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10340                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1936                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5789                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045658500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4842071000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13716.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32466.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105513                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82044                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159482                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123309                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.753911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.549546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.425314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35002     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24708     29.80%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10138     12.23%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4753      5.73%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2514      3.03%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1474      1.78%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          911      1.10%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          625      0.75%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2792      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82917                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.960916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.369526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.721466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1337     17.90%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5634     75.41%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           316      4.23%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.15%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            30      0.40%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.25%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.05%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7471                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.226673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.737271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6660     89.14%     89.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.33%     90.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              485      6.49%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.32%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.68%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7471                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9545088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7766016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10206848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7891776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12152787500                       # Total gap between requests
system.mem_ctrls.avgGap                      42974.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5077056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7766016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417768673.331664264202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367654759.183948874474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639031399.573390245438                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123309                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2580447000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261624000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298482499500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28940.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32162.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420605.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318436860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169222845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568643880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314598960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5321075400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185766720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7836583065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.838054                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    429149000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11318043500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273676200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145447170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496230000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318816720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5248056120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247256640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7688321250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.638239                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    588801500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11158391000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001956                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12145592500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1694507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1694507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1694507                       # number of overall hits
system.cpu.icache.overall_hits::total         1694507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89230                       # number of overall misses
system.cpu.icache.overall_misses::total         89230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5500589000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5500589000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5500589000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5500589000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1783737                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1783737                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1783737                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1783737                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61645.063320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61645.063320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61645.063320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61645.063320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88639                       # number of writebacks
system.cpu.icache.writebacks::total             88639                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5411360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5411360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5411360000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5411360000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60645.074527                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60645.074527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60645.074527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60645.074527                       # average overall mshr miss latency
system.cpu.icache.replacements                  88639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1694507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1694507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5500589000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5500589000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1783737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1783737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61645.063320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61645.063320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5411360000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5411360000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60645.074527                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60645.074527                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.847375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1749546                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88717                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.720527                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.847375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3656703                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3656703                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335871                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335871                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106017                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106017                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106017                       # number of overall misses
system.cpu.dcache.overall_misses::total        106017                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6799305500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6799305500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6799305500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6799305500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441888                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073527                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073527                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073527                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073527                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64134.105851                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64134.105851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64134.105851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64134.105851                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34715                       # number of writebacks
system.cpu.dcache.writebacks::total             34715                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36571                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36571                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4425000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4425000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4425000500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4425000500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048163                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048163                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63718.579904                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63718.579904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63718.579904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63718.579904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324709500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324709500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67057.472771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67057.472771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704748500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704748500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66861.505945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66861.505945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474596000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474596000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61565.923065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61565.923065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720252000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720252000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59333.356327                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59333.356327                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62612500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62612500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70351.123596                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70351.123596                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61722500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61722500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69351.123596                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69351.123596                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542162637500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.334626                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69295                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.165914                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.334626                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998715                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998715                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552043588500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 648539                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   648532                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.88                       # Real time elapsed on the host
host_tick_rate                              637763669                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7705066                       # Number of instructions simulated
sim_ops                                       7705066                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007577                       # Number of seconds simulated
sim_ticks                                  7577141000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.139855                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  179760                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               407251                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12323                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             71290                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            514116                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15832                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          121748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           105916                       # Number of indirect misses.
system.cpu.branchPred.lookups                  684270                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81658                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        18814                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2769836                       # Number of instructions committed
system.cpu.committedOps                       2769836                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.419174                       # CPI: cycles per instruction
system.cpu.discardedOps                        284274                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   348547                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       874265                       # DTB hits
system.cpu.dtb.data_misses                       2149                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233197                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       544035                       # DTB read hits
system.cpu.dtb.read_misses                       1711                       # DTB read misses
system.cpu.dtb.write_accesses                  115350                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      330230                       # DTB write hits
system.cpu.dtb.write_misses                       438                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204995                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2396526                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            718366                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           382265                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10496383                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.184530                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  583239                       # ITB accesses
system.cpu.itb.fetch_acv                          285                       # ITB acv
system.cpu.itb.fetch_hits                      581951                       # ITB hits
system.cpu.itb.fetch_misses                      1288                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.43%      3.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4336     82.62%     86.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.66%     89.90% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.92% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.94% # number of callpals executed
system.cpu.kern.callpal::rti                      297      5.66%     95.60% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.11%     96.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.20%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5248                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7194                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1817     38.82%     38.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2816     60.16%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4681                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1814     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.09%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1814     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3676                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5086618000     67.11%     67.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72306500      0.95%     68.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9372000      0.12%     68.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2411561000     31.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7579857500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998349                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.644176                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785302                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 254                      
system.cpu.kern.mode_good::user                   254                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               477                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 254                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.532495                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.694938                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6113157000     80.65%     80.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1466700500     19.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         15010223                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107258      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1685640     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4449      0.16%     64.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466477     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293290     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.28%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                39069      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2769836                       # Class of committed instruction
system.cpu.quiesceCycles                       144059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4513840                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        231015                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2980457656                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2980457656                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2980457656                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2980457656                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118187.709414                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118187.709414                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118187.709414                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118187.709414                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           444                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    49.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1718148080                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1718148080                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1718148080                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1718148080                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68131.813784                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68131.813784                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68131.813784                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68131.813784                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7649468                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7649468                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115901.030303                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115901.030303                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4349468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4349468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65901.030303                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65901.030303                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2972808188                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2972808188                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118193.709765                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118193.709765                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1713798612                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1713798612                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68137.667462                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68137.667462                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              80751                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38765                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67464                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9221                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10282                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10282                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12556                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       202382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       202382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 324065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8634688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8634688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2328640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2331232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12575648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116930                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001471                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038325                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116758     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     172      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116930                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2567500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           666498201                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362718                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125241000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          358696500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4316992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1457408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5774400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4316992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4316992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2480960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2480960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38765                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38765                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569738903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         192342732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762081635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569738903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569738903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      327426928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327426928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      327426928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569738903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        192342732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1089508563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     64040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000508482500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6470                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6470                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              249444                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99197                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90225                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106163                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90225                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3515                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   920                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5166                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1339886750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  433550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2965699250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15452.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34202.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        95                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73864                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90225                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    341                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.139770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.450389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.628008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22445     40.22%     40.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16834     30.17%     70.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7122     12.76%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3248      5.82%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1721      3.08%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          966      1.73%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          615      1.10%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          410      0.73%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2445      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55806                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.400309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.642053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.940644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1578     24.39%     24.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              44      0.68%     25.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            104      1.61%     26.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           638      9.86%     36.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3448     53.29%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           402      6.21%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           118      1.82%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            66      1.02%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            29      0.45%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            21      0.32%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.05%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             7      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.264915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.140191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5973     92.32%     92.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           440      6.80%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            35      0.54%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            13      0.20%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6470                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5549440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  224960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6734976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5774400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6794432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       732.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       888.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    896.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7577141000                       # Total gap between requests
system.mem_ctrls.avgGap                      38582.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4098560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1450880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6734976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 540911143.134329915047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 191481193.236340731382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 888854516.499033093452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2161663500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    804035750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189778283750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32046.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35308.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1787612.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            220568880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117212370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           331188900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287569800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     598044720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3085668210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        313084800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4953337680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.721196                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    786653750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    252980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6542507250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            178250100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94715610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           288377460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          262169280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     598044720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3191827860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        223705920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4837090950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.379430                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    553486250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    252980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6775723500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               212500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131348656                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1486500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              758500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               61000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9804151000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1026637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1026637                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1026637                       # number of overall hits
system.cpu.icache.overall_hits::total         1026637                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67465                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67465                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67465                       # number of overall misses
system.cpu.icache.overall_misses::total         67465                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4430441000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4430441000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4430441000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4430441000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1094102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1094102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1094102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1094102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061662                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061662                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061662                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061662                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65670.214185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65670.214185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65670.214185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65670.214185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67464                       # number of writebacks
system.cpu.icache.writebacks::total             67464                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67465                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67465                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67465                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67465                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4362976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4362976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4362976000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4362976000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061662                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061662                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061662                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061662                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64670.214185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64670.214185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64670.214185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64670.214185                       # average overall mshr miss latency
system.cpu.icache.replacements                  67464                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1026637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1026637                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67465                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67465                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4430441000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4430441000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1094102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1094102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65670.214185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65670.214185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4362976000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4362976000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64670.214185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64670.214185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998542                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1141369                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.918193                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2255669                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2255669                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       809671                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           809671                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       809671                       # number of overall hits
system.cpu.dcache.overall_hits::total          809671                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33573                       # number of overall misses
system.cpu.dcache.overall_misses::total         33573                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2221342000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2221342000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2221342000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2221342000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       843244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       843244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       843244                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       843244                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039814                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039814                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039814                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039814                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66164.536979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66164.536979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66164.536979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66164.536979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13613                       # number of writebacks
system.cpu.dcache.writebacks::total             13613                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1497158500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1497158500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1497158500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1497158500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138809500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138809500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026529                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026529                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66927.067501                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66927.067501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66927.067501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66927.067501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data        95075                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total        95075                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       510141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          510141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    999748000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    999748000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       524032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       524032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71970.916421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71970.916421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1814                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1814                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    875353500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    875353500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138809500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138809500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72481.038337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72481.038337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       190150                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       190150                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299530                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299530                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19682                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19682                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1221594000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1221594000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061658                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061658                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62066.558277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62066.558277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9389                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9389                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10293                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10293                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    621805000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    621805000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60410.473137                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60410.473137                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          418                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          418                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32448500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32448500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77627.990431                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77627.990431                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          417                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          417                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     31984000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     31984000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059588                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059588                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76700.239808                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76700.239808                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9880951000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.881955                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              810840                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22772                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.606886                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.881955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          688                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1736984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1736984                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3187856018000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436766                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   436766                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.10                       # Real time elapsed on the host
host_tick_rate                              360418363                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770497312                       # Number of instructions simulated
sim_ops                                     770497312                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.635812                       # Number of seconds simulated
sim_ticks                                635812429500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.017467                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19198653                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22319482                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2273                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5463343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22722809                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             711470                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1689887                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           978417                       # Number of indirect misses.
system.cpu.branchPred.lookups                33019967                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4164516                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       337774                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   762792246                       # Number of instructions committed
system.cpu.committedOps                     762792246                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666240                       # CPI: cycles per instruction
system.cpu.discardedOps                      15604475                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                171177292                       # DTB accesses
system.cpu.dtb.data_acv                            10                       # DTB access violations
system.cpu.dtb.data_hits                    172730199                       # DTB hits
system.cpu.dtb.data_misses                       4823                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                122568069                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    123285347                       # DTB read hits
system.cpu.dtb.read_misses                       4136                       # DTB read misses
system.cpu.dtb.write_accesses                48609223                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    49444852                       # DTB write hits
system.cpu.dtb.write_misses                       687                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              509166                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          587409913                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         133822100                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         52258107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       593695748                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600153                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               116623872                       # ITB accesses
system.cpu.itb.fetch_acv                          182                       # ITB acv
system.cpu.itb.fetch_hits                   116595736                       # ITB hits
system.cpu.itb.fetch_misses                     28136                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    68      0.41%      0.41% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13781     82.30%     82.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    1442      8.61%     91.33% # number of callpals executed
system.cpu.kern.callpal::rti                     1220      7.29%     98.61% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.14%     98.76% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16744                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      45424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4377     27.94%     27.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     651      4.16%     32.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10624     67.81%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15667                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4338     46.44%     46.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      651      6.97%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4338     46.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9342                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             624261816000     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29451500      0.00%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               898902000      0.14%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10581905500      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         635772075000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991090                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.408321                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.596285                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1161                      
system.cpu.kern.mode_good::user                  1160                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1286                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1160                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.902799                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.948529                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20658882000      3.25%      3.25% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         615072839000     96.74%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             40354000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       68                       # number of times the context was actually changed
system.cpu.numCycles                       1270995302                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48133896      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               539918194     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5092200      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                504001      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              119679436     15.69%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49210097      6.45%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12104      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8928      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               233038      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                762792246                       # Class of committed instruction
system.cpu.quiesceCycles                       629557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       677299554                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7389                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5405649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10811230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2033907237                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2033907237                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2033907237                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2033907237                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117873.499681                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117873.499681                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117873.499681                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117873.499681                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1170187321                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1170187321                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1170187321                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1170187321                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67817.288960                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67817.288960                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67817.288960                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67817.288960                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4791985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4791985                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122871.410256                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122871.410256                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2841985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2841985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72871.410256                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72871.410256                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2029115252                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2029115252                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117862.177742                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117862.177742                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1167345336                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1167345336                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67805.839684                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67805.839684                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5254742                       # Transaction distribution
system.membus.trans_dist::WriteReq               1201                       # Transaction distribution
system.membus.trans_dist::WriteResp              1201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       223536                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4981453                       # Transaction distribution
system.membus.trans_dist::CleanEvict           200593                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134069                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134069                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4981453                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        272844                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14938453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14938453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1220626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1223918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16196883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    637248000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    637248000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39244416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39251049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               677601001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5943                       # Total snoops (count)
system.membus.snoopTraffic                     380352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5407232                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001367                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036943                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5399842     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7390      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5407232                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3432000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32062250349                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2202195000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26302152250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      318435008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26039936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          344475072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    318435008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     318435008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14306304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14306304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4975547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          406874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5382423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       223536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             223536                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         500831681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40955374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             541787257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    500831681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        500831681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22500825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22500825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22500825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        500831681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40955374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            564288081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5161489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4821414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    404297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000644304750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       318680                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       318680                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15454981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4846805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5382423                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5197791                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5382423                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197791                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 156710                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 36302                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            855421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            188328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            151809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            524721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            218620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            210128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            291685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             97413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           220784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           298851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           379529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           418790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           249839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           731313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            834457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            182305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            157739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            106468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            528211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            278755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            323487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           208838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           295769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           351374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           415374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           240622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           725505                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55426272750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26128565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            153408391500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10606.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29356.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        62                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4434582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4198747                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5382423                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5197791                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5058021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 307261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 318999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 320612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 319159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 319092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 321432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 319002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 319064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 319442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 319859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 319140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 318881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 318972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 318793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 318750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 318752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    206                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1753887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.034134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.222888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.810556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       423421     24.14%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       404149     23.04%     47.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       237810     13.56%     60.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       154852      8.83%     69.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       108632      6.19%     75.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        90446      5.16%     80.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60583      3.45%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45516      2.60%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       228478     13.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1753887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       318680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.398001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.207638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2420      0.76%      0.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          27748      8.71%      9.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        284559     89.29%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2766      0.87%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           577      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           234      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           122      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            67      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            49      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            34      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            21      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            22      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           15      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        318680                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       318680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.196470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.649903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           289241     90.76%     90.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2438      0.77%     91.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22768      7.14%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2625      0.82%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1409      0.44%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              150      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        318680                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              334445632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10029440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330335424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               344475072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332658624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       526.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       519.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    541.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    523.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  635812201000                       # Total gap between requests
system.mem_ctrls.avgGap                      60094.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    308570496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25875008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330335424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 485316866.552386224270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40695976.988603360951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 201.317234550854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 519548547.139561653137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4975547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       406874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5197791                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 139040646750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14367476500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       268250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15476255711250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27944.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35311.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    134125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2977467.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6170145240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3279532740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19193776560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13843471320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50190887760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     229368079230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50999906400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       373045799250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.723036                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130337046250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21231340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 484244043250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6352522260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3376468425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18117814260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13099511700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50190887760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     224099733390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55436408160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       370673345955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.991664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 142072466750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21231340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 472508622750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18417                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18417                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37802                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6633                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1710500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2091000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89923237                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              687000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1017000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    135249.747172                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    635490429000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    112977863                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        112977863                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    112977863                       # number of overall hits
system.cpu.icache.overall_hits::total       112977863                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4981452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4981452                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4981452                       # number of overall misses
system.cpu.icache.overall_misses::total       4981452                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 309858862000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 309858862000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 309858862000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 309858862000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    117959315                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    117959315                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    117959315                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    117959315                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62202.518864                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62202.518864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62202.518864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62202.518864                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4981453                       # number of writebacks
system.cpu.icache.writebacks::total           4981453                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4981452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4981452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4981452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4981452                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 304877409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 304877409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 304877409000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 304877409000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.042230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.042230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61202.518663                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61202.518663                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61202.518663                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61202.518663                       # average overall mshr miss latency
system.cpu.icache.replacements                4981453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    112977863                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       112977863                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4981452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4981452                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 309858862000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 309858862000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    117959315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    117959315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62202.518864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62202.518864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4981452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4981452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 304877409000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 304877409000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.042230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61202.518663                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61202.518663                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           117967454                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4981965                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.678901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         240900083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        240900083                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    167022425                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        167022425                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    167022425                       # number of overall hits
system.cpu.dcache.overall_hits::total       167022425                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       546940                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         546940                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       546940                       # number of overall misses
system.cpu.dcache.overall_misses::total        546940                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36545959000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36545959000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36545959000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36545959000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    167569365                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    167569365                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    167569365                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    167569365                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003264                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003264                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003264                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003264                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66818.954547                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66818.954547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66818.954547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66818.954547                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       206320                       # number of writebacks
system.cpu.dcache.writebacks::total            206320                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       141514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       141514                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141514                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       405426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       405426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       405426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       405426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1646                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1646                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27210414000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27210414000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27210414000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27210414000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87652000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87652000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002419                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002419                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002419                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67115.611727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67115.611727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67115.611727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67115.611727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53251.518834                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53251.518834                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 406874                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    118061588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       118061588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       306038                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        306038                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21171761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21171761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    118367626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118367626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69180.170436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69180.170436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       271354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       271354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18580634500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18580634500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68473.781481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68473.781481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196970.786517                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196970.786517                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48960837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48960837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       240902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       240902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15374198000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15374198000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49201739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49201739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63819.304115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63819.304115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       106830                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       106830                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       134072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       134072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8629779500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8629779500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64366.754430                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64366.754430                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10758                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10758                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1453                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1453                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    106554000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    106554000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.118991                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118991                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73333.792154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73333.792154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1452                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1452                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    105040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    105040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.118909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72341.942149                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72341.942149                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12189                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12189                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12189                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12189                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635812429500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           167518923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            407898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            410.688268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         335594404                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        335594404                       # Number of data accesses

---------- End Simulation Statistics   ----------
