{
  "creator": "Yosys 0.9+3911 (open-tool-forge build) (git sha1 127484e6, clang 11.0.3 )",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2032.1-2316.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$331": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2127.2-2127.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$332": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2129.2-2129.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$333": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2131.2-2131.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$334": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2133.2-2133.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$335": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2135.2-2135.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$336": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2137.2-2137.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$337": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2139.2-2139.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$338": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2141.2-2141.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$339": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2143.2-2143.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$340": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2145.2-2145.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$341": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2147.2-2147.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$342": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2149.2-2149.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$343": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2151.2-2151.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$344": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2153.2-2153.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$345": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2155.2-2155.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$346": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2156.2-2156.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$347": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2157.2-2157.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$348": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2159.2-2159.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$349": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2161.2-2161.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$350": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2162.2-2162.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$351": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$352": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$353": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$354": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2168.2-2168.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$355": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$356": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$357": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$358": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2174.2-2174.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$359": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$360": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$361": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$362": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$363": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$364": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2184.2-2184.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$365": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.34-2033.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.24-2033.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.29-2033.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2036.9-2036.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.8-2033.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.12-2033.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.16-2033.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.20-2033.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2034.9-2034.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2035.9-2035.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.39-2033.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3063.1-3398.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.135-3069.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.127-3069.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.54-3069.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.45-3069.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.36-3069.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.27-3069.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.18-3069.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.9-3069.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.119-3069.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.111-3069.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.103-3069.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.95-3069.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.87-3069.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.79-3069.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.71-3069.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.63-3069.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.100-3066.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.91-3066.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.9-3066.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.82-3066.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.73-3066.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.64-3066.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.55-3066.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.46-3066.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.37-3066.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.28-3066.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.19-3066.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3065.9-3065.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3065.15-3065.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.150-3064.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.141-3064.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.59-3064.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.49-3064.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.39-3064.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.29-3064.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.19-3064.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.9-3064.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.132-3064.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.123-3064.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.114-3064.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.105-3064.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.96-3064.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.87-3064.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.78-3064.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.69-3064.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3065.22-3065.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.100-3068.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.91-3068.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.9-3068.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.82-3068.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.73-3068.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.64-3068.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.55-3068.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.46-3068.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.37-3068.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.28-3068.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.19-3068.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3067.9-3067.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3067.15-3067.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.150-3070.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.141-3070.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.59-3070.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.49-3070.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.39-3070.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.29-3070.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.19-3070.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.9-3070.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.132-3070.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.123-3070.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.114-3070.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.105-3070.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.96-3070.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.87-3070.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.78-3070.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.69-3070.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3067.22-3067.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.1-244.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$370": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$372": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$logic_or$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$371": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$logic_or$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$373": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 8 ],
            "Y": [ 2 ]
          }
        },
        "$specify$210": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001101001",
            "T_FALL_TYP": "00000000000000000000000001101001",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001111110",
            "T_RISE_TYP": "00000000000000000000000001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:217.3-217.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$211": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011110101",
            "T_FALL_TYP": "00000000000000000000000011110101",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:219.3-219.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$212": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000011100111",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:221.3-221.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$370_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$372_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          }
        },
        "$logic_or$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$371_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          }
        },
        "$logic_or$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$373_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.43-212.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.25-212.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.35-212.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.39-212.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:249.1-282.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$procdff$649": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253.2-254.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 4 ],
            "Q": [ 2 ]
          }
        },
        "$specify$213": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:259.3-259.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$214": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:261.3-261.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253.2-254.10"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:251.8-251.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:251.11-251.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:250.13-250.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:285.1-325.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procdff$648": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289.2-291.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 6 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$628": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:290.7-290.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:290.3-291.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 5 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$215": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:296.3-296.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$216": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:298.3-298.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$217": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:300.3-300.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289.2-291.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$procmux$628_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$629_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:287.8-287.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:287.14-287.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:287.11-287.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:286.13-286.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:618.1-690.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$399": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.7-645.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$398": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.12-645.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$642": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622.2-626.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$615": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:625.12-625.13|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:625.8-626.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$239": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:631.3-631.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$240": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:633.3-633.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$241": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:635.3-635.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$242": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:640.3-640.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$243": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.3-645.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622.2-626.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$399_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.7-645.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$398_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.12-645.14"
          }
        },
        "$procmux$615_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$616_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.8-620.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.17-620.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.11-620.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:619.13-619.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.14-620.15"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:749.1-821.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$410": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.7-776.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$409": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.12-776.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$640": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753.2-757.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$608": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:756.12-756.13|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:756.8-757.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$249": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:762.3-762.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$250": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:764.3-764.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$251": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:766.3-766.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$252": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:771.3-771.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$253": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.3-776.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753.2-757.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$410_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.7-776.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$409_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.12-776.14"
          }
        },
        "$procmux$608_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$609_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.8-751.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.17-751.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.11-751.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:750.13-750.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.14-751.15"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:562.1-615.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$392": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.27-577.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583$393": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583.7-583.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$395": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.7-584.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$391": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.32-577.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$394": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.12-584.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$643": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566.2-572.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$618": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:568.8-568.9|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:568.4-571.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "0" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$620": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:567.7-567.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:567.3-572.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$234": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.3-577.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$235": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:579.3-579.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$236": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:581.3-581.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$237": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583.3-583.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$238": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.3-584.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566.2-572.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$392_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.27-577.34"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583$393_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583.7-583.14"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$395_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.7-584.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$391_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.32-577.34"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$394_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.12-584.14"
          }
        },
        "$procmux$618_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$619_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$620_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$621_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.8-564.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.17-564.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.11-564.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:563.13-563.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.14-564.15"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:693.1-746.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$403": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.27-708.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714$404": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714.7-714.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$406": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.7-715.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$402": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.32-708.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$405": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.12-715.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$641": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697.2-703.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$611": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:699.8-699.9|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:699.4-702.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$613": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:698.7-698.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:698.3-703.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$244": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.3-708.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$245": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:710.3-710.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$246": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:712.3-712.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$247": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714.3-714.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$248": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.3-715.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697.2-703.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$403_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.27-708.34"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714$404_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714.7-714.14"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$406_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.7-715.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$402_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.32-708.34"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$405_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.12-715.14"
          }
        },
        "$procmux$611_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$612_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$613_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$614_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.8-695.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.17-695.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.11-695.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:694.13-694.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.14-695.15"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:826.1-859.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$procdff$639": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830.2-831.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 4 ],
            "Q": [ 2 ]
          }
        },
        "$specify$254": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:836.3-836.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$255": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:838.3-838.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830.2-831.10"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:828.8-828.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:828.11-828.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:827.13-827.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:862.1-902.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procdff$638": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866.2-868.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 6 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$606": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:867.7-867.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:867.3-868.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 5 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$256": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:873.3-873.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$257": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:875.3-875.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$258": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:877.3-877.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866.2-868.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$procmux$606_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$607_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:864.8-864.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:864.14-864.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:864.11-864.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:863.13-863.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1195.1-1267.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$437": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.7-1222.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$436": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.12-1222.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$632": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199.2-1203.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$593": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1202.12-1202.13|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1202.8-1203.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$280": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1208.3-1208.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$281": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1210.3-1210.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$282": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000100001110000",
            "T_LIMIT_MIN": "00000000000000000000100001110000",
            "T_LIMIT_TYP": "00000000000000000000100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1212.3-1212.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$283": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1217.3-1217.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$284": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.3-1222.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199.2-1203.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$437_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.7-1222.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$436_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.12-1222.14"
          }
        },
        "$procmux$593_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$594_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.8-1197.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.17-1197.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.11-1197.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1196.13-1196.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.14-1197.15"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1326.1-1399.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$448": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.7-1354.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$447": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.12-1354.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$630": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330.2-1334.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$586": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1333.12-1333.13|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1333.8-1334.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$290": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1339.3-1339.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$291": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1341.3-1341.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$292": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1343.3-1343.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$293": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1348.9-1348.31"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$294": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.3-1354.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330.2-1334.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$448_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.7-1354.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$447_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.12-1354.14"
          }
        },
        "$procmux$586_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$587_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.8-1328.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.17-1328.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.11-1328.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1327.13-1327.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.14-1328.15"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1139.1-1192.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$430": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.27-1154.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160$431": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160.7-1160.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$433": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.7-1161.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$429": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.32-1154.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$432": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.12-1161.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$633": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143.2-1149.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$596": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1145.8-1145.9|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1145.4-1148.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "0" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$598": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1144.7-1144.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1144.3-1149.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$275": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.3-1154.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$276": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1156.3-1156.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$277": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1158.3-1158.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$278": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160.3-1160.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$279": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.3-1161.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143.2-1149.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$430_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.27-1154.34"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160$431_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160.7-1160.14"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$433_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.7-1161.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$429_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.32-1154.34"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$432_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.12-1161.14"
          }
        },
        "$procmux$596_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$597_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$598_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$599_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.8-1141.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.17-1141.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.11-1141.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1140.13-1140.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.14-1141.15"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1270.1-1323.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$441": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.27-1285.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291$442": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291.7-1291.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$444": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.7-1292.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$440": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.32-1285.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$443": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.12-1292.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$631": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274.2-1280.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$589": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1276.8-1276.9|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1276.4-1279.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$591": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1275.7-1275.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1275.3-1280.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$285": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.3-1285.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$286": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1287.3-1287.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$287": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1289.3-1289.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$288": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291.3-1291.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$289": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.3-1292.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274.2-1280.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$441_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.27-1285.34"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291$442_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291.7-1291.14"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$444_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.7-1292.14"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$440_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.32-1285.34"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$443_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.12-1292.14"
          }
        },
        "$procmux$589_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$590_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$591_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$592_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.8-1272.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.17-1272.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.11-1272.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1271.13-1271.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.14-1272.15"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:953.1-1019.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978$420": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978.7-978.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$636": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957.2-961.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$263": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:966.3-966.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$264": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:968.3-968.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$265": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973.3-973.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$266": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978.3-978.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957.2-961.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978$420_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978.7-978.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:955.8-955.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:955.14-955.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:954.13-954.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:955.11-955.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1070.1-1136.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095$426": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095.7-1095.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$634": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074.2-1078.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$271": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1083.3-1083.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$272": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1085.3-1085.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$273": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090.3-1090.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$274": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095.3-1095.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074.2-1078.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095$426_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095.7-1095.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1072.8-1072.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1072.14-1072.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1071.13-1071.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1072.11-1072.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:905.1-950.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923$417": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.7-923.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$637": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909.2-913.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$604": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:910.7-910.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:910.3-913.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "0" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$259": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:918.3-918.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$260": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:920.3-920.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$261": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:922.3-922.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$262": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.3-923.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909.2-913.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923$417_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.7-923.9"
          }
        },
        "$procmux$604_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$605_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:907.8-907.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:907.14-907.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:906.13-906.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:907.11-907.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1022.1-1067.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040$423": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.7-1040.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$635": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026.2-1030.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$601": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1027.7-1027.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1027.3-1030.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "1" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$267": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1035.3-1035.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$268": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1037.3-1037.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$269": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1039.3-1039.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$270": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.3-1040.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026.2-1030.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040$423_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.7-1040.9"
          }
        },
        "$procmux$601_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$602_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1024.8-1024.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1024.14-1024.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1023.13-1023.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1024.11-1024.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:376.1-442.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401$382": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401.7-401.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$646": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380.2-384.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$222": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:389.3-389.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$223": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:391.3-391.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$224": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396.3-396.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$225": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401.3-401.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380.2-384.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401$382_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401.7-401.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:378.8-378.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:378.14-378.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:377.13-377.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:378.11-378.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:493.1-559.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518$388": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518.7-518.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$644": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497.2-501.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$230": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:506.3-506.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$231": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:508.3-508.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$232": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513.3-513.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$233": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518.3-518.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497.2-501.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518$388_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518.7-518.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:495.8-495.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:495.14-495.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:494.13-494.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:495.11-495.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:328.1-373.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346$379": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.7-346.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$647": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332.2-336.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$626": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:333.7-333.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:333.3-336.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "0" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$218": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:341.3-341.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$219": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:343.3-343.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$220": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:345.3-345.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$221": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.3-346.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332.2-336.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346$379_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.7-346.9"
          }
        },
        "$procmux$626_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$627_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:330.8-330.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:330.14-330.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:329.13-329.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:330.11-330.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:445.1-490.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463$385": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.7-463.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$645": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449.2-453.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$623": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:450.7-450.8|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:450.3-453.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "1" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$226": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:458.3-458.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$227": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:460.3-460.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$228": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:462.3-462.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$229": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.3-463.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449.2-453.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463$385_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.7-463.9"
          }
        },
        "$procmux$623_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$624_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:447.8-447.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:447.14-447.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:446.13-446.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:447.11-447.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2752.1-2756.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2753.8-2753.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:152.1-162.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:154.9-154.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:153.9-153.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:113.1-150.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:117.9-117.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:123.9-123.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:124.9-124.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:121.9-121.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:122.9-122.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:115.9-115.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:118.9-118.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:116.9-116.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:119.9-119.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:120.9-120.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:114.9-114.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2560.1-2577.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2573.9-2573.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2572.8-2572.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2571.8-2571.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2561.8-2561.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2562.8-2562.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2563.8-2563.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2564.8-2564.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2565.8-2565.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2566.8-2566.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2567.8-2567.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2568.8-2568.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2569.8-2569.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2570.8-2570.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2629.1-2669.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2660.9-2660.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2661.9-2661.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2659.9-2659.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2640.9-2640.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2639.9-2639.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2638.9-2638.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2637.9-2637.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2636.9-2636.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2635.9-2635.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2634.9-2634.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2633.9-2633.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2648.9-2648.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2647.9-2647.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2646.9-2646.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2645.9-2645.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2644.9-2644.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2642.9-2642.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2641.9-2641.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2658.9-2658.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2657.9-2657.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2653.9-2653.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2652.9-2652.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2651.9-2651.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2649.9-2649.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2662.9-2662.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2663.9-2663.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2650.9-2650.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2664.9-2664.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2665.9-2665.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:7.1-111.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:10.9-10.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:16.9-16.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:17.9-17.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:14.9-14.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:15.9-15.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:11.9-11.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:9.9-9.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:12.9-12.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:13.9-13.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:8.9-8.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2758.1-2825.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2770.9-2770.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2827.1-2889.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2830.9-2830.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2837.9-2837.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2836.9-2836.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2835.9-2835.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2834.9-2834.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2831.9-2831.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2829.9-2829.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2832.9-2832.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2833.9-2833.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2828.9-2828.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2726.1-2749.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2740.8-2740.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2739.8-2739.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2738.8-2738.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2737.8-2737.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2728.8-2728.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2727.8-2727.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2736.8-2736.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2735.8-2735.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2734.8-2734.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2733.8-2733.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2732.8-2732.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2731.8-2731.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2730.8-2730.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2729.8-2729.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2741.8-2741.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2742.8-2742.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2743.8-2743.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2605.1-2609.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2607.9-2607.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2580.1-2585.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2583.9-2583.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2582.8-2582.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2581.8-2581.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.1-209.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$206": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:176.3-176.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$207": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:178.3-178.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$208": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:180.3-180.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$209": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:182.3-182.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169$366": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170$367": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171$368": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172$369": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169$366_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170$367_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171$368_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          }
        },
        "$ternary$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172$369_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.33-167.35"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.37-167.39"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.41-167.43"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.45-167.47"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.24-167.25"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171.13-171.15"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170.13-170.15"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169.13-169.15"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2892.1-3060.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.18-2894.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2901.12-2901.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2903.13-2903.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2899.19-2899.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2899.8-2899.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.8-2895.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.21-2894.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.15-2895.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.15-2894.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2893.13-2893.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.22-2895.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2901.8-2901.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2893.8-2893.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2903.9-2903.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.24-2894.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.29-2895.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2896.17-2896.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2896.8-2896.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2902.16-2902.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2900.18-2900.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2900.8-2900.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2898.18-2898.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2898.8-2898.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2897.17-2897.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2897.8-2897.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2901.21-2901.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2903.22-2903.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2417.1-2449.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2424.16-2424.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2419.10-2419.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2418.10-2418.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2452.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2459.16-2459.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2453.10-2453.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2383.1-2414.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2390.16-2390.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2384.10-2384.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2385.10-2385.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2387.10-2387.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2386.10-2386.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2388.10-2388.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2393.10-2393.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2321.1-2349.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2328.10-2328.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2326.16-2326.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2325.10-2325.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2330.10-2330.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2327.10-2327.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2323.10-2323.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2324.10-2324.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2322.10-2322.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2329.10-2329.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2333.10-2333.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2332.10-2332.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2331.10-2331.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2352.1-2380.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2357.16-2357.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2356.10-2356.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2353.10-2353.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2354.10-2354.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2355.10-2355.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2362.10-2362.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1403.1-1635.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572$450": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574$451": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580$452": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584$453": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$295": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572.3-1572.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$296": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574.3-1574.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$297": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1576.3-1576.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$298": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1578.3-1578.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$299": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580.3-1580.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$300": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1582.3-1582.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$301": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584.3-1584.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$302": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1586.3-1586.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$303": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1588.3-1588.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572$450_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574$451_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580$452_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584$453_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1409.16-1409.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1406.16-1406.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1405.16-1405.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1405.22-1405.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1404.16-1404.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1405.29-1405.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1408.16-1408.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1407.16-1407.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1407.22-1407.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1409.22-1409.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1407.29-1407.31"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1637.1-1766.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703$454": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705$455": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711$456": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715$457": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$304": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703.3-1703.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$305": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$306": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$307": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$308": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$309": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$310": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$311": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$312": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703$454_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705$455_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711$456_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715$457_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1643.16-1643.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1640.16-1640.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1639.23-1639.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1639.16-1639.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1638.16-1638.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1639.30-1639.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1642.16-1642.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1641.16-1641.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1641.22-1641.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1643.22-1643.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1641.29-1641.31"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1899.1-2028.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965$462": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967$463": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973$464": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977$465": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$322": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965.3-1965.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$323": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967.3-1967.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$324": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1969.3-1969.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$325": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1971.3-1971.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$326": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973.3-1973.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$327": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1975.3-1975.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$328": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977.3-1977.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$329": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1979.3-1979.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$330": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1981.3-1981.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965$462_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967$463_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973$464_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977$465_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1905.16-1905.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1902.16-1902.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1901.23-1901.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1901.16-1901.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1900.16-1900.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1901.30-1901.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1904.16-1904.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1903.23-1903.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1903.16-1903.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1905.22-1905.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1903.30-1903.32"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1768.1-1897.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834$458": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836$459": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842$460": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846$461": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$313": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834.3-1834.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$314": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836.3-1836.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$315": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1838.3-1838.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$316": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1840.3-1840.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$317": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842.3-1842.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$318": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1844.3-1844.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$319": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846.3-1846.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$320": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1848.3-1848.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$321": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1850.3-1850.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834$458_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836$459_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842$460_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          }
        },
        "$logic_and$/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846$461_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1774.16-1774.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1771.16-1771.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1770.16-1770.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1770.22-1770.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1769.16-1769.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1770.29-1770.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1773.16-1773.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1772.23-1772.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1772.16-1772.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1774.22-1774.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1772.30-1772.32"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2588.1-2602.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2589.8-2589.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2594.9-2594.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2591.8-2591.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2595.9-2595.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2592.8-2592.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2596.9-2596.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2593.8-2593.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2590.8-2590.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2612.1-2626.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2618.9-2618.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2614.8-2614.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2615.8-2615.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2620.9-2620.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2616.8-2616.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2613.8-2613.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2672.1-2723.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2704.9-2704.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2703.9-2703.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2702.9-2702.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2707.9-2707.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2708.9-2708.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2705.9-2705.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2706.9-2706.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2496.1-2557.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2497.15-2497.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.14-2500.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.26-2500.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2498.15-2498.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2501.20-2501.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2499.14-2499.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.49-2500.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.42-2500.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.33-2500.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.8-2500.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2489.1-2494.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2490.8-2490.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2492.8-2492.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2491.8-2491.10"
          }
        }
      }
    },
    "mix2": {
      "attributes": {
        "top": "00000000000000000000000000000001"
      },
      "ports": {
        "buttons_on": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "wave_switch_button": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "test_out": {
          "direction": "output",
          "bits": [ 11, 12, 13, 14, 15, 16 ]
        }
      },
      "cells": {
        "base_osc": {
          "hide_name": 0,
          "type": "SB_HFOSC",
          "parameters": {
            "CLKHF_DIV": "0b00"
          },
          "attributes": {
          },
          "port_directions": {
            "CLKHF": "output",
            "CLKHFEN": "input",
            "CLKHFPU": "input"
          },
          "connections": {
            "CLKHF": [ 17 ],
            "CLKHFEN": [ "1" ],
            "CLKHFPU": [ "1" ]
          }
        },
        "clk_osc.clk_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 18 ],
            "Q": [ 19 ]
          }
        },
        "clk_osc.counter_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 20 ],
            "CO": [ 21 ],
            "I0": [ "0" ],
            "I1": [ 22 ]
          }
        },
        "clk_osc.counter_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 23 ],
            "CO": [ 24 ],
            "I0": [ "0" ],
            "I1": [ 25 ]
          }
        },
        "clk_osc.counter_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 26 ],
            "CO": [ 23 ],
            "I0": [ "0" ],
            "I1": [ 27 ]
          }
        },
        "clk_osc.counter_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 26 ],
            "I0": [ "0" ],
            "I1": [ 29 ]
          }
        },
        "clk_osc.counter_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 30 ],
            "CO": [ 28 ],
            "I0": [ "0" ],
            "I1": [ 31 ]
          }
        },
        "clk_osc.counter_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 32 ],
            "CO": [ 30 ],
            "I0": [ "0" ],
            "I1": [ 33 ]
          }
        },
        "clk_osc.counter_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 34 ],
            "CO": [ 32 ],
            "I0": [ "0" ],
            "I1": [ 35 ]
          }
        },
        "clk_osc.counter_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 21 ],
            "CO": [ 34 ],
            "I0": [ "0" ],
            "I1": [ 36 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 37 ],
            "Q": [ 25 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 38 ],
            "Q": [ 27 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 39 ],
            "Q": [ 29 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 40 ],
            "Q": [ 31 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 41 ],
            "Q": [ 33 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 42 ],
            "Q": [ 35 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 43 ],
            "Q": [ 36 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 44 ],
            "Q": [ 22 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 45 ],
            "Q": [ 20 ]
          }
        },
        "clk_osc.counter_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 19 ],
            "I3": [ 24 ],
            "O": [ 18 ]
          }
        },
        "clk_osc.counter_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 25 ],
            "I3": [ 23 ],
            "O": [ 37 ]
          }
        },
        "clk_osc.counter_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 27 ],
            "I3": [ 26 ],
            "O": [ 38 ]
          }
        },
        "clk_osc.counter_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 29 ],
            "I3": [ 28 ],
            "O": [ 39 ]
          }
        },
        "clk_osc.counter_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 31 ],
            "I3": [ 30 ],
            "O": [ 40 ]
          }
        },
        "clk_osc.counter_SB_LUT4_I2_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 33 ],
            "I3": [ 32 ],
            "O": [ 41 ]
          }
        },
        "clk_osc.counter_SB_LUT4_I2_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 42 ]
          }
        },
        "clk_osc.counter_SB_LUT4_I2_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 36 ],
            "I3": [ 21 ],
            "O": [ 43 ]
          }
        },
        "clk_osc.counter_SB_LUT4_I2_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 22 ],
            "I3": [ 20 ],
            "O": [ 44 ]
          }
        },
        "clk_osc.counter_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 20 ],
            "O": [ 45 ]
          }
        },
        "osc_wave_type_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 46 ],
            "E": [ 47 ],
            "Q": [ 48 ],
            "R": [ 49 ]
          }
        },
        "osc_wave_type_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 50 ],
            "E": [ 47 ],
            "Q": [ 51 ],
            "R": [ 49 ]
          }
        },
        "osc_wave_type_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 51 ],
            "O": [ 50 ]
          }
        },
        "osc_wave_type_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 51 ],
            "O": [ 46 ]
          }
        },
        "osc_wave_type_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 51 ],
            "I3": [ 48 ],
            "O": [ 49 ]
          }
        },
        "osc_wave_type_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 51 ],
            "O": [ 52 ]
          }
        },
        "osc_wave_type_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 51 ],
            "O": [ 53 ]
          }
        },
        "output_wave_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 54 ],
            "CO": [ 55 ],
            "I0": [ 56 ],
            "I1": [ 57 ]
          }
        },
        "test_out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 56 ],
            "I2": [ 57 ],
            "I3": [ 54 ],
            "O": [ 15 ]
          }
        },
        "test_out_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 59 ],
            "I2": [ 60 ],
            "I3": [ 61 ],
            "O": [ 14 ]
          }
        },
        "test_out_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 62 ],
            "I2": [ 63 ],
            "I3": [ 64 ],
            "O": [ 13 ]
          }
        },
        "test_out_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 67 ],
            "O": [ 12 ]
          }
        },
        "test_out_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 68 ],
            "I2": [ 69 ],
            "I3": [ 70 ],
            "O": [ 11 ]
          }
        },
        "test_out_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 58 ],
            "I3": [ 55 ],
            "O": [ 16 ]
          }
        },
        "test_out_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 71 ],
            "I3": [ 72 ],
            "O": [ 58 ]
          }
        },
        "test_out_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ 3 ],
            "I2": [ 4 ],
            "I3": [ 5 ],
            "O": [ 72 ]
          }
        },
        "test_out_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6 ],
            "I1": [ 7 ],
            "I2": [ 8 ],
            "I3": [ 9 ],
            "O": [ 71 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 74 ],
            "I3": [ 75 ],
            "O": [ 56 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101010000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 77 ],
            "I2": [ 78 ],
            "I3": [ 74 ],
            "O": [ 75 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 75 ],
            "I3": [ 73 ],
            "O": [ 79 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 80 ],
            "I2": [ 81 ],
            "I3": [ 79 ],
            "O": [ 57 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 80 ],
            "I2": [ 79 ],
            "I3": [ 81 ],
            "O": [ 59 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 82 ],
            "CO": [ 83 ],
            "I0": [ 84 ],
            "I1": [ 85 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 86 ],
            "CO": [ 82 ],
            "I0": [ 87 ],
            "I1": [ 88 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 67 ],
            "CO": [ 64 ],
            "I0": [ 65 ],
            "I1": [ 66 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 70 ],
            "CO": [ 67 ],
            "I0": [ 68 ],
            "I1": [ 69 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 89 ],
            "CO": [ 70 ],
            "I0": [ 90 ],
            "I1": [ 91 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 92 ],
            "CO": [ 89 ],
            "I0": [ 93 ],
            "I1": [ 94 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 83 ],
            "CO": [ 92 ],
            "I0": [ 95 ],
            "I1": [ 96 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 97 ],
            "CO": [ 86 ],
            "I0": [ 98 ],
            "I1": [ 99 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 100 ],
            "CO": [ 97 ],
            "I0": [ 101 ],
            "I1": [ 102 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 100 ],
            "I0": [ 104 ],
            "I1": [ 105 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 103 ],
            "I0": [ 107 ],
            "I1": [ 108 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 109 ],
            "CO": [ 106 ],
            "I0": [ 110 ],
            "I1": [ 111 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 109 ],
            "I0": [ 112 ],
            "I1": [ 113 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 61 ],
            "CO": [ 54 ],
            "I0": [ 59 ],
            "I1": [ 60 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_CARRY_I0_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 64 ],
            "CO": [ 61 ],
            "I0": [ 62 ],
            "I1": [ 63 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 114 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 95 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 117 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 84 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 120 ],
            "I2": [ 121 ],
            "I3": [ 122 ],
            "O": [ 87 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 125 ],
            "O": [ 98 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 127 ],
            "I3": [ 128 ],
            "O": [ 101 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 129 ],
            "I2": [ 130 ],
            "I3": [ 131 ],
            "O": [ 104 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 132 ],
            "I2": [ 133 ],
            "I3": [ 134 ],
            "O": [ 107 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 135 ],
            "I2": [ 136 ],
            "I3": [ 137 ],
            "O": [ 110 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 139 ],
            "I3": [ 140 ],
            "O": [ 112 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 114 ],
            "I2": [ 116 ],
            "I3": [ 115 ],
            "O": [ 94 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 117 ],
            "I2": [ 119 ],
            "I3": [ 118 ],
            "O": [ 96 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 141 ],
            "I1": [ 3 ],
            "I2": [ 142 ],
            "I3": [ 143 ],
            "O": [ 119 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 120 ],
            "I2": [ 122 ],
            "I3": [ 121 ],
            "O": [ 85 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 144 ],
            "I1": [ 3 ],
            "I2": [ 145 ],
            "I3": [ 146 ],
            "O": [ 122 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 123 ],
            "I2": [ 125 ],
            "I3": [ 124 ],
            "O": [ 88 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 3 ],
            "I2": [ 148 ],
            "I3": [ 149 ],
            "O": [ 125 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 128 ],
            "I3": [ 127 ],
            "O": [ 99 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 3 ],
            "I2": [ 151 ],
            "I3": [ 152 ],
            "O": [ 128 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 153 ],
            "I2": [ 154 ],
            "I3": [ 155 ],
            "O": [ 126 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 156 ],
            "O": [ 151 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 158 ],
            "I2": [ 159 ],
            "I3": [ 160 ],
            "O": [ 152 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 161 ],
            "I2": [ 6 ],
            "I3": [ 162 ],
            "O": [ 159 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 163 ],
            "O": [ 157 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 150 ],
            "O": [ 160 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 161 ],
            "O": [ 158 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 129 ],
            "I2": [ 131 ],
            "I3": [ 130 ],
            "O": [ 102 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 164 ],
            "I1": [ 3 ],
            "I2": [ 165 ],
            "I3": [ 166 ],
            "O": [ 131 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 153 ],
            "I2": [ 154 ],
            "I3": [ 155 ],
            "O": [ 130 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 152 ],
            "I3": [ 151 ],
            "O": [ 155 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 167 ],
            "I2": [ 168 ],
            "I3": [ 169 ],
            "O": [ 153 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 170 ],
            "I2": [ 171 ],
            "I3": [ 172 ],
            "O": [ 129 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 173 ],
            "O": [ 165 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 174 ],
            "I1": [ 175 ],
            "I2": [ 176 ],
            "I3": [ 177 ],
            "O": [ 166 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 178 ],
            "I2": [ 6 ],
            "I3": [ 179 ],
            "O": [ 176 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 180 ],
            "O": [ 174 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 164 ],
            "O": [ 177 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 178 ],
            "O": [ 175 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 132 ],
            "I2": [ 134 ],
            "I3": [ 133 ],
            "O": [ 105 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 181 ],
            "I1": [ 3 ],
            "I2": [ 182 ],
            "I3": [ 183 ],
            "O": [ 134 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 170 ],
            "I2": [ 171 ],
            "I3": [ 172 ],
            "O": [ 133 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 166 ],
            "I3": [ 165 ],
            "O": [ 172 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 167 ],
            "I2": [ 168 ],
            "I3": [ 169 ],
            "O": [ 171 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 159 ],
            "O": [ 169 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ 185 ],
            "I2": [ 7 ],
            "I3": [ 186 ],
            "O": [ 167 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 187 ],
            "I3": [ 188 ],
            "O": [ 186 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 189 ],
            "I2": [ 190 ],
            "I3": [ 191 ],
            "O": [ 170 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 193 ],
            "I3": [ 194 ],
            "O": [ 132 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 195 ],
            "O": [ 182 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110001011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 196 ],
            "I1": [ 197 ],
            "I2": [ 198 ],
            "I3": [ 199 ],
            "O": [ 183 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 200 ],
            "I2": [ 6 ],
            "I3": [ 201 ],
            "O": [ 199 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 202 ],
            "O": [ 197 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 181 ],
            "O": [ 198 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 135 ],
            "I2": [ 137 ],
            "I3": [ 136 ],
            "O": [ 108 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 203 ],
            "I1": [ 3 ],
            "I2": [ 204 ],
            "I3": [ 205 ],
            "O": [ 137 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 193 ],
            "I3": [ 194 ],
            "O": [ 136 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 183 ],
            "I3": [ 182 ],
            "O": [ 194 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 189 ],
            "I2": [ 190 ],
            "I3": [ 191 ],
            "O": [ 193 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 174 ],
            "I3": [ 176 ],
            "O": [ 191 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 184 ],
            "I3": [ 185 ],
            "O": [ 190 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 188 ],
            "I2": [ 9 ],
            "I3": [ 187 ],
            "O": [ 185 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 206 ],
            "I1": [ 207 ],
            "I2": [ 7 ],
            "I3": [ 208 ],
            "O": [ 189 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 209 ],
            "I3": [ 210 ],
            "O": [ 208 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 213 ],
            "O": [ 192 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 135 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 217 ],
            "O": [ 204 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 218 ],
            "I1": [ 196 ],
            "I2": [ 219 ],
            "I3": [ 220 ],
            "O": [ 205 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 221 ],
            "I2": [ 6 ],
            "I3": [ 201 ],
            "O": [ 219 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 222 ],
            "O": [ 218 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 203 ],
            "O": [ 220 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6 ],
            "I3": [ 201 ],
            "O": [ 196 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 140 ],
            "I3": [ 139 ],
            "O": [ 111 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 223 ],
            "I1": [ 3 ],
            "I2": [ 224 ],
            "I3": [ 225 ],
            "O": [ 140 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 139 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 205 ],
            "I3": [ 204 ],
            "O": [ 216 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 213 ],
            "O": [ 215 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 197 ],
            "I3": [ 199 ],
            "O": [ 213 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 206 ],
            "I3": [ 207 ],
            "O": [ 212 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 210 ],
            "I2": [ 9 ],
            "I3": [ 209 ],
            "O": [ 207 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 226 ],
            "I1": [ 227 ],
            "I2": [ 7 ],
            "I3": [ 228 ],
            "O": [ 211 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 229 ],
            "I3": [ 230 ],
            "O": [ 228 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 231 ],
            "I2": [ 232 ],
            "I3": [ 233 ],
            "O": [ 214 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 226 ],
            "I3": [ 227 ],
            "O": [ 232 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 235 ],
            "I2": [ 7 ],
            "I3": [ 236 ],
            "O": [ 233 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 237 ],
            "I3": [ 238 ],
            "O": [ 236 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 218 ],
            "I3": [ 219 ],
            "O": [ 231 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 230 ],
            "I2": [ 9 ],
            "I3": [ 229 ],
            "O": [ 227 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 239 ],
            "I2": [ 240 ],
            "I3": [ 241 ],
            "O": [ 138 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 225 ],
            "I3": [ 224 ],
            "O": [ 241 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 242 ],
            "I1": [ 243 ],
            "I2": [ 3 ],
            "I3": [ 244 ],
            "O": [ 245 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 231 ],
            "I2": [ 233 ],
            "I3": [ 232 ],
            "O": [ 240 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 246 ],
            "I2": [ 247 ],
            "I3": [ 248 ],
            "O": [ 239 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 249 ],
            "O": [ 243 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 246 ],
            "I2": [ 248 ],
            "I3": [ 247 ],
            "O": [ 242 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 250 ],
            "O": [ 224 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001011111101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 251 ],
            "I1": [ 252 ],
            "I2": [ 247 ],
            "I3": [ 253 ],
            "O": [ 225 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 254 ],
            "O": [ 252 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6 ],
            "I3": [ 255 ],
            "O": [ 251 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 256 ],
            "O": [ 247 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 234 ],
            "I3": [ 235 ],
            "O": [ 248 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 238 ],
            "I2": [ 9 ],
            "I3": [ 237 ],
            "O": [ 235 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 251 ],
            "I3": [ 252 ],
            "O": [ 246 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 223 ],
            "O": [ 253 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 239 ],
            "I1": [ 240 ],
            "I2": [ 241 ],
            "I3": [ 245 ],
            "O": [ 113 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 3 ],
            "I2": [ 258 ],
            "I3": [ 259 ],
            "O": [ 81 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 260 ],
            "I2": [ 261 ],
            "I3": [ 262 ],
            "O": [ 80 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 259 ],
            "I3": [ 258 ],
            "O": [ 262 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 76 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 261 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 263 ],
            "I2": [ 264 ],
            "I3": [ 265 ],
            "O": [ 260 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 266 ],
            "O": [ 258 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 267 ],
            "I1": [ 268 ],
            "I2": [ 269 ],
            "I3": [ 270 ],
            "O": [ 259 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 257 ],
            "O": [ 270 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 271 ],
            "O": [ 268 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 273 ],
            "I2": [ 4 ],
            "I3": [ 274 ],
            "O": [ 73 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 275 ],
            "I2": [ 6 ],
            "I3": [ 276 ],
            "O": [ 273 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 6 ],
            "I2": [ 276 ],
            "I3": [ 275 ],
            "O": [ 274 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 277 ],
            "I1": [ 278 ],
            "I2": [ 7 ],
            "I3": [ 279 ],
            "O": [ 74 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 277 ],
            "I3": [ 278 ],
            "O": [ 77 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4 ],
            "I2": [ 272 ],
            "I3": [ 273 ],
            "O": [ 78 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 281 ],
            "I2": [ 7 ],
            "I3": [ 282 ],
            "O": [ 76 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 280 ],
            "I3": [ 281 ],
            "O": [ 264 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 269 ],
            "O": [ 265 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 283 ],
            "I1": [ 284 ],
            "I2": [ 7 ],
            "I3": [ 285 ],
            "O": [ 263 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 283 ],
            "I3": [ 284 ],
            "O": [ 286 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 287 ],
            "I3": [ 288 ],
            "O": [ 289 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 290 ],
            "I1": [ 291 ],
            "I2": [ 7 ],
            "I3": [ 292 ],
            "O": [ 293 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 290 ],
            "I3": [ 291 ],
            "O": [ 294 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 295 ],
            "I3": [ 296 ],
            "O": [ 297 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 299 ],
            "I2": [ 7 ],
            "I3": [ 300 ],
            "O": [ 301 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 298 ],
            "I3": [ 299 ],
            "O": [ 302 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 303 ],
            "I3": [ 304 ],
            "O": [ 305 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 306 ],
            "I1": [ 307 ],
            "I2": [ 7 ],
            "I3": [ 308 ],
            "O": [ 309 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 306 ],
            "I3": [ 307 ],
            "O": [ 310 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 311 ],
            "I3": [ 312 ],
            "O": [ 313 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 314 ],
            "I1": [ 315 ],
            "I2": [ 7 ],
            "I3": [ 316 ],
            "O": [ 317 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 314 ],
            "I3": [ 315 ],
            "O": [ 318 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 319 ],
            "I2": [ 318 ],
            "I3": [ 320 ],
            "O": [ 321 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 321 ],
            "I3": [ 323 ],
            "O": [ 118 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 324 ],
            "I3": [ 325 ],
            "O": [ 323 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 326 ],
            "O": [ 325 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 327 ],
            "I3": [ 328 ],
            "O": [ 320 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 330 ],
            "I2": [ 7 ],
            "I3": [ 331 ],
            "O": [ 319 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 329 ],
            "I3": [ 330 ],
            "O": [ 332 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 333 ],
            "I2": [ 332 ],
            "I3": [ 334 ],
            "O": [ 322 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 333 ],
            "I2": [ 332 ],
            "I3": [ 334 ],
            "O": [ 335 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 335 ],
            "I3": [ 337 ],
            "O": [ 117 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 335 ],
            "I3": [ 337 ],
            "O": [ 121 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 143 ],
            "I3": [ 142 ],
            "O": [ 337 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 338 ],
            "O": [ 142 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 339 ],
            "I3": [ 340 ],
            "O": [ 334 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 341 ],
            "I1": [ 342 ],
            "I2": [ 7 ],
            "I3": [ 343 ],
            "O": [ 333 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 341 ],
            "I3": [ 342 ],
            "O": [ 344 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 344 ],
            "I3": [ 346 ],
            "O": [ 336 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 344 ],
            "I3": [ 346 ],
            "O": [ 347 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 348 ],
            "I2": [ 347 ],
            "I3": [ 349 ],
            "O": [ 120 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 348 ],
            "I2": [ 347 ],
            "I3": [ 349 ],
            "O": [ 124 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 146 ],
            "I3": [ 145 ],
            "O": [ 349 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 350 ],
            "O": [ 145 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 351 ],
            "I3": [ 352 ],
            "O": [ 346 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 353 ],
            "I1": [ 354 ],
            "I2": [ 7 ],
            "I3": [ 355 ],
            "O": [ 345 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 353 ],
            "I3": [ 354 ],
            "O": [ 356 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 358 ],
            "O": [ 348 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 358 ],
            "O": [ 359 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 359 ],
            "I3": [ 361 ],
            "O": [ 123 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 359 ],
            "I3": [ 361 ],
            "O": [ 127 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 149 ],
            "I3": [ 148 ],
            "O": [ 361 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 362 ],
            "I2": [ 363 ],
            "I3": [ 364 ],
            "O": [ 360 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 362 ],
            "I2": [ 363 ],
            "I3": [ 364 ],
            "O": [ 154 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 364 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 368 ],
            "I2": [ 7 ],
            "I3": [ 369 ],
            "O": [ 362 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 367 ],
            "I3": [ 368 ],
            "O": [ 168 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 370 ],
            "I3": [ 371 ],
            "O": [ 369 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 371 ],
            "I2": [ 9 ],
            "I3": [ 370 ],
            "O": [ 368 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 147 ],
            "O": [ 372 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 373 ],
            "O": [ 374 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 373 ],
            "I2": [ 6 ],
            "I3": [ 375 ],
            "O": [ 366 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 376 ],
            "O": [ 365 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 377 ],
            "O": [ 148 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 365 ],
            "I1": [ 374 ],
            "I2": [ 366 ],
            "I3": [ 372 ],
            "O": [ 149 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 378 ],
            "I3": [ 379 ],
            "O": [ 358 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 380 ],
            "I1": [ 381 ],
            "I2": [ 7 ],
            "I3": [ 382 ],
            "O": [ 357 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 380 ],
            "I3": [ 381 ],
            "O": [ 363 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 383 ],
            "I3": [ 384 ],
            "O": [ 382 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 384 ],
            "I2": [ 9 ],
            "I3": [ 383 ],
            "O": [ 381 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 385 ],
            "I2": [ 379 ],
            "I3": [ 386 ],
            "O": [ 146 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 144 ],
            "O": [ 386 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 387 ],
            "O": [ 385 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 387 ],
            "I2": [ 6 ],
            "I3": [ 388 ],
            "O": [ 379 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 389 ],
            "O": [ 378 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 390 ],
            "I2": [ 9 ],
            "I3": [ 391 ],
            "O": [ 354 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 391 ],
            "I3": [ 390 ],
            "O": [ 355 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 351 ],
            "I1": [ 392 ],
            "I2": [ 352 ],
            "I3": [ 393 ],
            "O": [ 143 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 141 ],
            "O": [ 393 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 394 ],
            "O": [ 392 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 394 ],
            "I2": [ 6 ],
            "I3": [ 395 ],
            "O": [ 352 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 396 ],
            "O": [ 351 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 397 ],
            "I2": [ 9 ],
            "I3": [ 398 ],
            "O": [ 342 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 398 ],
            "I3": [ 397 ],
            "O": [ 343 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 399 ],
            "I2": [ 340 ],
            "I3": [ 400 ],
            "O": [ 324 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 401 ],
            "O": [ 400 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 402 ],
            "O": [ 399 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 402 ],
            "I2": [ 6 ],
            "I3": [ 403 ],
            "O": [ 340 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 404 ],
            "O": [ 339 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 405 ],
            "I3": [ 406 ],
            "O": [ 331 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 406 ],
            "I2": [ 9 ],
            "I3": [ 405 ],
            "O": [ 330 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 407 ],
            "I2": [ 328 ],
            "I3": [ 408 ],
            "O": [ 409 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 410 ],
            "O": [ 408 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 411 ],
            "O": [ 407 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 410 ],
            "I1": [ 3 ],
            "I2": [ 412 ],
            "I3": [ 409 ],
            "O": [ 413 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 409 ],
            "I3": [ 412 ],
            "O": [ 414 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 415 ],
            "I2": [ 416 ],
            "I3": [ 414 ],
            "O": [ 115 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 3 ],
            "I2": [ 325 ],
            "I3": [ 324 ],
            "O": [ 116 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 321 ],
            "I3": [ 323 ],
            "O": [ 114 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 310 ],
            "I3": [ 313 ],
            "O": [ 416 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 319 ],
            "I2": [ 318 ],
            "I3": [ 320 ],
            "O": [ 415 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 417 ],
            "I2": [ 413 ],
            "I3": [ 418 ],
            "O": [ 91 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 417 ],
            "I2": [ 418 ],
            "I3": [ 413 ],
            "O": [ 93 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 419 ],
            "I2": [ 420 ],
            "I3": [ 421 ],
            "O": [ 418 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 415 ],
            "I2": [ 416 ],
            "I3": [ 414 ],
            "O": [ 417 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 422 ],
            "O": [ 412 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 411 ],
            "I2": [ 6 ],
            "I3": [ 423 ],
            "O": [ 328 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 424 ],
            "O": [ 327 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 425 ],
            "I2": [ 9 ],
            "I3": [ 426 ],
            "O": [ 315 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 426 ],
            "I3": [ 425 ],
            "O": [ 316 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 427 ],
            "I2": [ 312 ],
            "I3": [ 428 ],
            "O": [ 429 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 430 ],
            "O": [ 428 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 431 ],
            "O": [ 427 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 430 ],
            "I1": [ 3 ],
            "I2": [ 432 ],
            "I3": [ 429 ],
            "O": [ 433 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 429 ],
            "I3": [ 432 ],
            "O": [ 421 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 309 ],
            "I2": [ 302 ],
            "I3": [ 305 ],
            "O": [ 420 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 310 ],
            "I3": [ 313 ],
            "O": [ 419 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 434 ],
            "I2": [ 433 ],
            "I3": [ 435 ],
            "O": [ 69 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 434 ],
            "I2": [ 435 ],
            "I3": [ 433 ],
            "O": [ 90 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 436 ],
            "I2": [ 437 ],
            "I3": [ 438 ],
            "O": [ 435 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 419 ],
            "I2": [ 420 ],
            "I3": [ 421 ],
            "O": [ 434 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 439 ],
            "O": [ 432 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 431 ],
            "I2": [ 6 ],
            "I3": [ 440 ],
            "O": [ 312 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 441 ],
            "O": [ 311 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 442 ],
            "I2": [ 9 ],
            "I3": [ 443 ],
            "O": [ 307 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 443 ],
            "I3": [ 442 ],
            "O": [ 308 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 303 ],
            "I1": [ 444 ],
            "I2": [ 304 ],
            "I3": [ 445 ],
            "O": [ 446 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 447 ],
            "O": [ 445 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 448 ],
            "O": [ 444 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 447 ],
            "I1": [ 3 ],
            "I2": [ 449 ],
            "I3": [ 446 ],
            "O": [ 450 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 446 ],
            "I3": [ 449 ],
            "O": [ 438 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 301 ],
            "I2": [ 294 ],
            "I3": [ 297 ],
            "O": [ 437 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 309 ],
            "I2": [ 302 ],
            "I3": [ 305 ],
            "O": [ 436 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 451 ],
            "I2": [ 450 ],
            "I3": [ 452 ],
            "O": [ 66 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 451 ],
            "I2": [ 452 ],
            "I3": [ 450 ],
            "O": [ 68 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 453 ],
            "I2": [ 454 ],
            "I3": [ 455 ],
            "O": [ 452 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 436 ],
            "I2": [ 437 ],
            "I3": [ 438 ],
            "O": [ 451 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 456 ],
            "O": [ 449 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 448 ],
            "I2": [ 6 ],
            "I3": [ 457 ],
            "O": [ 304 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 458 ],
            "O": [ 303 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 459 ],
            "I2": [ 9 ],
            "I3": [ 460 ],
            "O": [ 299 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 460 ],
            "I3": [ 459 ],
            "O": [ 300 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 461 ],
            "I2": [ 296 ],
            "I3": [ 462 ],
            "O": [ 463 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 464 ],
            "O": [ 462 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 465 ],
            "O": [ 461 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 3 ],
            "I2": [ 466 ],
            "I3": [ 463 ],
            "O": [ 467 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 463 ],
            "I3": [ 466 ],
            "O": [ 455 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 286 ],
            "I3": [ 289 ],
            "O": [ 454 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 301 ],
            "I2": [ 294 ],
            "I3": [ 297 ],
            "O": [ 453 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 468 ],
            "I2": [ 467 ],
            "I3": [ 469 ],
            "O": [ 63 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 468 ],
            "I2": [ 469 ],
            "I3": [ 467 ],
            "O": [ 65 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 470 ],
            "I2": [ 471 ],
            "I3": [ 472 ],
            "O": [ 469 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 453 ],
            "I2": [ 454 ],
            "I3": [ 455 ],
            "O": [ 468 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 473 ],
            "O": [ 466 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 465 ],
            "I2": [ 6 ],
            "I3": [ 474 ],
            "O": [ 296 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 475 ],
            "O": [ 295 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 476 ],
            "I2": [ 9 ],
            "I3": [ 477 ],
            "O": [ 291 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 477 ],
            "I3": [ 476 ],
            "O": [ 292 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 287 ],
            "I1": [ 478 ],
            "I2": [ 288 ],
            "I3": [ 479 ],
            "O": [ 480 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 481 ],
            "O": [ 479 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 5 ],
            "I3": [ 482 ],
            "O": [ 478 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 3 ],
            "I2": [ 483 ],
            "I3": [ 480 ],
            "O": [ 484 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 480 ],
            "I3": [ 483 ],
            "O": [ 472 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 263 ],
            "I2": [ 264 ],
            "I3": [ 265 ],
            "O": [ 471 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 286 ],
            "I3": [ 289 ],
            "O": [ 470 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 485 ],
            "I2": [ 484 ],
            "I3": [ 486 ],
            "O": [ 60 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 485 ],
            "I2": [ 486 ],
            "I3": [ 484 ],
            "O": [ 62 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 260 ],
            "I2": [ 261 ],
            "I3": [ 262 ],
            "O": [ 486 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 470 ],
            "I2": [ 471 ],
            "I3": [ 472 ],
            "O": [ 485 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 487 ],
            "O": [ 483 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 482 ],
            "I2": [ 6 ],
            "I3": [ 488 ],
            "O": [ 288 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 489 ],
            "O": [ 287 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 490 ],
            "I2": [ 9 ],
            "I3": [ 491 ],
            "O": [ 284 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 491 ],
            "I3": [ 490 ],
            "O": [ 285 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 271 ],
            "I2": [ 6 ],
            "I3": [ 492 ],
            "O": [ 269 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 493 ],
            "O": [ 267 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 494 ],
            "I2": [ 9 ],
            "I3": [ 495 ],
            "O": [ 281 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 495 ],
            "I3": [ 494 ],
            "O": [ 282 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 496 ],
            "I2": [ 9 ],
            "I3": [ 497 ],
            "O": [ 278 ]
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 8 ],
            "I1": [ 9 ],
            "I2": [ 497 ],
            "I3": [ 496 ],
            "O": [ 279 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 498 ],
            "Q": [ 499 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 500 ],
            "Q": [ 501 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 502 ],
            "Q": [ 503 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 504 ],
            "Q": [ 505 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 506 ],
            "Q": [ 507 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 508 ],
            "Q": [ 509 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 510 ],
            "Q": [ 511 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 512 ],
            "Q": [ 513 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 513 ],
            "O": [ 512 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 514 ],
            "Q": [ 515 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 516 ],
            "Q": [ 517 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 518 ],
            "Q": [ 519 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 520 ],
            "Q": [ 521 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 522 ],
            "Q": [ 523 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 524 ],
            "Q": [ 525 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 526 ],
            "Q": [ 527 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 528 ],
            "Q": [ 529 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 525 ],
            "I3": [ 530 ],
            "O": [ 524 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 527 ],
            "I3": [ 531 ],
            "O": [ 526 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 515 ],
            "I3": [ 532 ],
            "O": [ 514 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 517 ],
            "I3": [ 533 ],
            "O": [ 516 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 519 ],
            "I3": [ 534 ],
            "O": [ 518 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 521 ],
            "I3": [ 535 ],
            "O": [ 520 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 523 ],
            "I3": [ 536 ],
            "O": [ 522 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 529 ],
            "I3": [ 537 ],
            "O": [ 528 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 503 ],
            "I3": [ 538 ],
            "O": [ 502 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 505 ],
            "I3": [ 539 ],
            "O": [ 504 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 507 ],
            "I3": [ 540 ],
            "O": [ 506 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 509 ],
            "I3": [ 541 ],
            "O": [ 508 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 511 ],
            "I3": [ 513 ],
            "O": [ 510 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 499 ],
            "I3": [ 542 ],
            "O": [ 498 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 501 ],
            "I3": [ 543 ],
            "O": [ 500 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 536 ],
            "CO": [ 535 ],
            "I0": [ "0" ],
            "I1": [ 523 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 530 ],
            "CO": [ 536 ],
            "I0": [ "1" ],
            "I1": [ 525 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 532 ],
            "CO": [ 543 ],
            "I0": [ "0" ],
            "I1": [ 515 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 533 ],
            "CO": [ 532 ],
            "I0": [ "0" ],
            "I1": [ 517 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 534 ],
            "CO": [ 533 ],
            "I0": [ "0" ],
            "I1": [ 519 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 535 ],
            "CO": [ 534 ],
            "I0": [ "0" ],
            "I1": [ 521 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 531 ],
            "CO": [ 530 ],
            "I0": [ "0" ],
            "I1": [ 527 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 537 ],
            "CO": [ 531 ],
            "I0": [ "1" ],
            "I1": [ 529 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 538 ],
            "CO": [ 537 ],
            "I0": [ "1" ],
            "I1": [ 503 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 539 ],
            "CO": [ 538 ],
            "I0": [ "0" ],
            "I1": [ 505 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 540 ],
            "CO": [ 539 ],
            "I0": [ "1" ],
            "I1": [ 507 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 541 ],
            "CO": [ 540 ],
            "I0": [ "1" ],
            "I1": [ 509 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 513 ],
            "CO": [ 541 ],
            "I0": [ "0" ],
            "I1": [ 511 ]
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 543 ],
            "CO": [ 542 ],
            "I0": [ "0" ],
            "I1": [ 501 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 544 ],
            "E": [ 52 ],
            "Q": [ 497 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 545 ],
            "E": [ 52 ],
            "Q": [ 495 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 546 ],
            "E": [ 52 ],
            "Q": [ 383 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 53 ],
            "I2": [ 547 ],
            "I3": [ 499 ],
            "O": [ 546 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 505 ],
            "O": [ 547 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 548 ],
            "E": [ 52 ],
            "Q": [ 370 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 505 ],
            "I1": [ 53 ],
            "I2": [ 549 ],
            "I3": [ 499 ],
            "O": [ 548 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 507 ],
            "O": [ 549 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 550 ],
            "E": [ 52 ],
            "Q": [ 187 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 507 ],
            "I1": [ 53 ],
            "I2": [ 551 ],
            "I3": [ 499 ],
            "O": [ 550 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 509 ],
            "O": [ 551 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 552 ],
            "E": [ 52 ],
            "Q": [ 209 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 509 ],
            "I1": [ 53 ],
            "I2": [ 553 ],
            "I3": [ 499 ],
            "O": [ 552 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 511 ],
            "O": [ 553 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 554 ],
            "E": [ 52 ],
            "Q": [ 229 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 53 ],
            "I2": [ 555 ],
            "I3": [ 499 ],
            "O": [ 554 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 513 ],
            "O": [ 555 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 556 ],
            "E": [ 52 ],
            "Q": [ 237 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 513 ],
            "I1": [ 499 ],
            "I2": [ 48 ],
            "I3": [ 51 ],
            "O": [ 556 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 501 ],
            "I1": [ 53 ],
            "I2": [ 557 ],
            "I3": [ 499 ],
            "O": [ 545 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 515 ],
            "O": [ 557 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 558 ],
            "E": [ 52 ],
            "Q": [ 491 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 53 ],
            "I2": [ 559 ],
            "I3": [ 499 ],
            "O": [ 558 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 517 ],
            "O": [ 559 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 560 ],
            "E": [ 52 ],
            "Q": [ 477 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 517 ],
            "I1": [ 53 ],
            "I2": [ 561 ],
            "I3": [ 499 ],
            "O": [ 560 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 519 ],
            "O": [ 561 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 562 ],
            "E": [ 52 ],
            "Q": [ 460 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 519 ],
            "I1": [ 53 ],
            "I2": [ 563 ],
            "I3": [ 499 ],
            "O": [ 562 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 521 ],
            "O": [ 563 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 564 ],
            "E": [ 52 ],
            "Q": [ 443 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 53 ],
            "I2": [ 565 ],
            "I3": [ 499 ],
            "O": [ 564 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 523 ],
            "O": [ 565 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 566 ],
            "E": [ 52 ],
            "Q": [ 426 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 53 ],
            "I2": [ 567 ],
            "I3": [ 499 ],
            "O": [ 566 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 525 ],
            "O": [ 567 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 568 ],
            "E": [ 52 ],
            "Q": [ 405 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 525 ],
            "I1": [ 53 ],
            "I2": [ 569 ],
            "I3": [ 499 ],
            "O": [ 568 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 527 ],
            "O": [ 569 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 570 ],
            "E": [ 52 ],
            "Q": [ 398 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 527 ],
            "I1": [ 53 ],
            "I2": [ 571 ],
            "I3": [ 499 ],
            "O": [ 570 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 529 ],
            "O": [ 571 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 572 ],
            "E": [ 52 ],
            "Q": [ 391 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 53 ],
            "I2": [ 573 ],
            "I3": [ 499 ],
            "O": [ 572 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 503 ],
            "O": [ 573 ]
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 501 ],
            "I3": [ 499 ],
            "O": [ 544 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 574 ],
            "Q": [ 575 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 576 ],
            "Q": [ 577 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 578 ],
            "Q": [ 579 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 580 ],
            "Q": [ 581 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 582 ],
            "Q": [ 583 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 584 ],
            "Q": [ 585 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 586 ],
            "Q": [ 587 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 587 ],
            "O": [ 586 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 588 ],
            "Q": [ 589 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 590 ],
            "Q": [ 591 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 592 ],
            "Q": [ 593 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 594 ],
            "Q": [ 595 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 596 ],
            "Q": [ 597 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 598 ],
            "Q": [ 599 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 600 ],
            "Q": [ 601 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 602 ],
            "Q": [ 603 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 595 ],
            "I3": [ 604 ],
            "O": [ 594 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 597 ],
            "I3": [ 605 ],
            "O": [ 596 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 577 ],
            "I3": [ 606 ],
            "O": [ 576 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 589 ],
            "I3": [ 607 ],
            "O": [ 588 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 591 ],
            "I3": [ 608 ],
            "O": [ 590 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 593 ],
            "I3": [ 609 ],
            "O": [ 592 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 599 ],
            "I3": [ 610 ],
            "O": [ 598 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 601 ],
            "I3": [ 611 ],
            "O": [ 600 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 603 ],
            "I3": [ 612 ],
            "O": [ 602 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 579 ],
            "I3": [ 613 ],
            "O": [ 578 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 581 ],
            "I3": [ 614 ],
            "O": [ 580 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 583 ],
            "I3": [ 615 ],
            "O": [ 582 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 585 ],
            "I3": [ 587 ],
            "O": [ 584 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 575 ],
            "I3": [ 616 ],
            "O": [ 574 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 609 ],
            "I0": [ "0" ],
            "I1": [ 595 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 605 ],
            "CO": [ 604 ],
            "I0": [ "0" ],
            "I1": [ 597 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 607 ],
            "CO": [ 606 ],
            "I0": [ "0" ],
            "I1": [ 589 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 608 ],
            "CO": [ 607 ],
            "I0": [ "0" ],
            "I1": [ 591 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 609 ],
            "CO": [ 608 ],
            "I0": [ "0" ],
            "I1": [ 593 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 610 ],
            "CO": [ 605 ],
            "I0": [ "1" ],
            "I1": [ 599 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 611 ],
            "CO": [ 610 ],
            "I0": [ "1" ],
            "I1": [ 601 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 612 ],
            "CO": [ 611 ],
            "I0": [ "0" ],
            "I1": [ 603 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 613 ],
            "CO": [ 612 ],
            "I0": [ "0" ],
            "I1": [ 579 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 614 ],
            "CO": [ 613 ],
            "I0": [ "1" ],
            "I1": [ 581 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 615 ],
            "CO": [ 614 ],
            "I0": [ "1" ],
            "I1": [ 583 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 587 ],
            "CO": [ 615 ],
            "I0": [ "0" ],
            "I1": [ 585 ]
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 616 ],
            "I0": [ "0" ],
            "I1": [ 577 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 575 ],
            "E": [ 52 ],
            "Q": [ 238 ],
            "R": [ 617 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 618 ],
            "E": [ 52 ],
            "Q": [ 496 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 619 ],
            "E": [ 52 ],
            "Q": [ 494 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 620 ],
            "E": [ 52 ],
            "Q": [ 384 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 579 ],
            "I1": [ 53 ],
            "I2": [ 621 ],
            "I3": [ 575 ],
            "O": [ 620 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 581 ],
            "O": [ 621 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 622 ],
            "E": [ 52 ],
            "Q": [ 371 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 581 ],
            "I1": [ 53 ],
            "I2": [ 623 ],
            "I3": [ 575 ],
            "O": [ 622 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 583 ],
            "O": [ 623 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 624 ],
            "E": [ 52 ],
            "Q": [ 188 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 583 ],
            "I1": [ 53 ],
            "I2": [ 625 ],
            "I3": [ 575 ],
            "O": [ 624 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 585 ],
            "O": [ 625 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 626 ],
            "E": [ 52 ],
            "Q": [ 210 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 53 ],
            "I2": [ 627 ],
            "I3": [ 575 ],
            "O": [ 626 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 587 ],
            "O": [ 627 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 628 ],
            "E": [ 52 ],
            "Q": [ 230 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 575 ],
            "I2": [ 587 ],
            "I3": [ 53 ],
            "O": [ 628 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 577 ],
            "I1": [ 53 ],
            "I2": [ 629 ],
            "I3": [ 575 ],
            "O": [ 619 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 589 ],
            "O": [ 629 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 630 ],
            "E": [ 52 ],
            "Q": [ 490 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 589 ],
            "I1": [ 53 ],
            "I2": [ 631 ],
            "I3": [ 575 ],
            "O": [ 630 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 591 ],
            "O": [ 631 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 632 ],
            "E": [ 52 ],
            "Q": [ 476 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 591 ],
            "I1": [ 53 ],
            "I2": [ 633 ],
            "I3": [ 575 ],
            "O": [ 632 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 593 ],
            "O": [ 633 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 634 ],
            "E": [ 52 ],
            "Q": [ 459 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 593 ],
            "I1": [ 53 ],
            "I2": [ 635 ],
            "I3": [ 575 ],
            "O": [ 634 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 595 ],
            "O": [ 635 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 636 ],
            "E": [ 52 ],
            "Q": [ 442 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 595 ],
            "I1": [ 53 ],
            "I2": [ 637 ],
            "I3": [ 575 ],
            "O": [ 636 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 597 ],
            "O": [ 637 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 638 ],
            "E": [ 52 ],
            "Q": [ 425 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 597 ],
            "I1": [ 53 ],
            "I2": [ 639 ],
            "I3": [ 575 ],
            "O": [ 638 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 599 ],
            "O": [ 639 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 640 ],
            "E": [ 52 ],
            "Q": [ 406 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 599 ],
            "I1": [ 53 ],
            "I2": [ 641 ],
            "I3": [ 575 ],
            "O": [ 640 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 601 ],
            "O": [ 641 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 642 ],
            "E": [ 52 ],
            "Q": [ 397 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 601 ],
            "I1": [ 53 ],
            "I2": [ 643 ],
            "I3": [ 575 ],
            "O": [ 642 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 603 ],
            "O": [ 643 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 644 ],
            "E": [ 52 ],
            "Q": [ 390 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 603 ],
            "I1": [ 53 ],
            "I2": [ 645 ],
            "I3": [ 575 ],
            "O": [ 644 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 579 ],
            "O": [ 645 ]
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 577 ],
            "I3": [ 575 ],
            "O": [ 618 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 646 ],
            "Q": [ 647 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 648 ],
            "Q": [ 649 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 650 ],
            "Q": [ 651 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 652 ],
            "Q": [ 653 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 654 ],
            "Q": [ 655 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 656 ],
            "Q": [ 657 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 657 ],
            "O": [ 656 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 658 ],
            "Q": [ 659 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 660 ],
            "Q": [ 661 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 662 ],
            "Q": [ 663 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 664 ],
            "Q": [ 665 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 666 ],
            "Q": [ 667 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 668 ],
            "Q": [ 669 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 670 ],
            "Q": [ 671 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 672 ],
            "Q": [ 673 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 663 ],
            "I3": [ 674 ],
            "O": [ 662 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 665 ],
            "I3": [ 675 ],
            "O": [ 664 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 649 ],
            "I3": [ 676 ],
            "O": [ 648 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 659 ],
            "I3": [ 677 ],
            "O": [ 658 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 661 ],
            "I3": [ 678 ],
            "O": [ 660 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 667 ],
            "I3": [ 679 ],
            "O": [ 666 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 669 ],
            "I3": [ 680 ],
            "O": [ 668 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 671 ],
            "I3": [ 681 ],
            "O": [ 670 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 673 ],
            "I3": [ 682 ],
            "O": [ 672 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 651 ],
            "I3": [ 683 ],
            "O": [ 650 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 653 ],
            "I3": [ 684 ],
            "O": [ 652 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 655 ],
            "I3": [ 657 ],
            "O": [ 654 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 647 ],
            "I3": [ 685 ],
            "O": [ 646 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 674 ],
            "CO": [ 678 ],
            "I0": [ "0" ],
            "I1": [ 663 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 675 ],
            "CO": [ 674 ],
            "I0": [ "0" ],
            "I1": [ 665 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 677 ],
            "CO": [ 676 ],
            "I0": [ "0" ],
            "I1": [ 659 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 678 ],
            "CO": [ 677 ],
            "I0": [ "0" ],
            "I1": [ 661 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 679 ],
            "CO": [ 675 ],
            "I0": [ "0" ],
            "I1": [ 667 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 680 ],
            "CO": [ 679 ],
            "I0": [ "1" ],
            "I1": [ 669 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 681 ],
            "CO": [ 680 ],
            "I0": [ "1" ],
            "I1": [ 671 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 682 ],
            "CO": [ 681 ],
            "I0": [ "1" ],
            "I1": [ 673 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 683 ],
            "CO": [ 682 ],
            "I0": [ "0" ],
            "I1": [ 651 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 684 ],
            "CO": [ 683 ],
            "I0": [ "0" ],
            "I1": [ 653 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 657 ],
            "CO": [ 684 ],
            "I0": [ "1" ],
            "I1": [ 655 ]
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 676 ],
            "CO": [ 685 ],
            "I0": [ "0" ],
            "I1": [ 649 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 647 ],
            "E": [ 52 ],
            "Q": [ 234 ],
            "R": [ 617 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 647 ],
            "E": [ 52 ],
            "Q": [ 226 ],
            "R": [ 53 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 686 ],
            "E": [ 52 ],
            "Q": [ 277 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 687 ],
            "E": [ 52 ],
            "Q": [ 280 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 688 ],
            "E": [ 52 ],
            "Q": [ 380 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 651 ],
            "I1": [ 53 ],
            "I2": [ 689 ],
            "I3": [ 647 ],
            "O": [ 688 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 653 ],
            "O": [ 689 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 690 ],
            "E": [ 52 ],
            "Q": [ 367 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 653 ],
            "I1": [ 53 ],
            "I2": [ 691 ],
            "I3": [ 647 ],
            "O": [ 690 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 655 ],
            "O": [ 691 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 692 ],
            "E": [ 52 ],
            "Q": [ 184 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 655 ],
            "I1": [ 53 ],
            "I2": [ 693 ],
            "I3": [ 647 ],
            "O": [ 692 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 657 ],
            "O": [ 693 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 694 ],
            "E": [ 52 ],
            "Q": [ 206 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 647 ],
            "I2": [ 657 ],
            "I3": [ 53 ],
            "O": [ 694 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 649 ],
            "I1": [ 53 ],
            "I2": [ 695 ],
            "I3": [ 647 ],
            "O": [ 687 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 659 ],
            "O": [ 695 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 696 ],
            "E": [ 52 ],
            "Q": [ 283 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 659 ],
            "I1": [ 53 ],
            "I2": [ 697 ],
            "I3": [ 647 ],
            "O": [ 696 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 661 ],
            "O": [ 697 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 698 ],
            "E": [ 52 ],
            "Q": [ 290 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 661 ],
            "I1": [ 53 ],
            "I2": [ 699 ],
            "I3": [ 647 ],
            "O": [ 698 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 663 ],
            "O": [ 699 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 700 ],
            "E": [ 52 ],
            "Q": [ 298 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ 53 ],
            "I2": [ 701 ],
            "I3": [ 647 ],
            "O": [ 700 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 665 ],
            "O": [ 701 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 702 ],
            "E": [ 52 ],
            "Q": [ 306 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 53 ],
            "I2": [ 703 ],
            "I3": [ 647 ],
            "O": [ 702 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 667 ],
            "O": [ 703 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 704 ],
            "E": [ 52 ],
            "Q": [ 314 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 667 ],
            "I1": [ 53 ],
            "I2": [ 705 ],
            "I3": [ 647 ],
            "O": [ 704 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 669 ],
            "O": [ 705 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 706 ],
            "E": [ 52 ],
            "Q": [ 329 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 669 ],
            "I1": [ 53 ],
            "I2": [ 707 ],
            "I3": [ 647 ],
            "O": [ 706 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 671 ],
            "O": [ 707 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 708 ],
            "E": [ 52 ],
            "Q": [ 341 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 671 ],
            "I1": [ 53 ],
            "I2": [ 709 ],
            "I3": [ 647 ],
            "O": [ 708 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 673 ],
            "O": [ 709 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 710 ],
            "E": [ 52 ],
            "Q": [ 353 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 53 ],
            "I2": [ 711 ],
            "I3": [ 647 ],
            "O": [ 710 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 651 ],
            "O": [ 711 ]
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 649 ],
            "I3": [ 647 ],
            "O": [ 686 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 712 ],
            "Q": [ 713 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 714 ],
            "Q": [ 715 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 716 ],
            "Q": [ 717 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 718 ],
            "Q": [ 719 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 720 ],
            "Q": [ 721 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 721 ],
            "O": [ 720 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 722 ],
            "Q": [ 723 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 724 ],
            "Q": [ 725 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 726 ],
            "Q": [ 727 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 728 ],
            "Q": [ 729 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 730 ],
            "Q": [ 731 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 732 ],
            "Q": [ 733 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 734 ],
            "Q": [ 735 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 736 ],
            "Q": [ 737 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 725 ],
            "I3": [ 738 ],
            "O": [ 724 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 727 ],
            "I3": [ 739 ],
            "O": [ 726 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 715 ],
            "I3": [ 740 ],
            "O": [ 714 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 723 ],
            "I3": [ 741 ],
            "O": [ 722 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 729 ],
            "I3": [ 742 ],
            "O": [ 728 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 731 ],
            "I3": [ 743 ],
            "O": [ 730 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 733 ],
            "I3": [ 744 ],
            "O": [ 732 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 735 ],
            "I3": [ 745 ],
            "O": [ 734 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 737 ],
            "I3": [ 746 ],
            "O": [ 736 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 717 ],
            "I3": [ 747 ],
            "O": [ 716 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 719 ],
            "I3": [ 721 ],
            "O": [ 718 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 713 ],
            "I3": [ 748 ],
            "O": [ 712 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 738 ],
            "CO": [ 741 ],
            "I0": [ "0" ],
            "I1": [ 725 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 739 ],
            "CO": [ 738 ],
            "I0": [ "0" ],
            "I1": [ 727 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 741 ],
            "CO": [ 740 ],
            "I0": [ "0" ],
            "I1": [ 723 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 742 ],
            "CO": [ 739 ],
            "I0": [ "0" ],
            "I1": [ 729 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 743 ],
            "CO": [ 742 ],
            "I0": [ "0" ],
            "I1": [ 731 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 744 ],
            "CO": [ 743 ],
            "I0": [ "1" ],
            "I1": [ 733 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 745 ],
            "CO": [ 744 ],
            "I0": [ "1" ],
            "I1": [ 735 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 746 ],
            "CO": [ 745 ],
            "I0": [ "1" ],
            "I1": [ 737 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 747 ],
            "CO": [ 746 ],
            "I0": [ "1" ],
            "I1": [ 717 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 721 ],
            "CO": [ 747 ],
            "I0": [ "0" ],
            "I1": [ 719 ]
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 740 ],
            "CO": [ 748 ],
            "I0": [ "0" ],
            "I1": [ 715 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 713 ],
            "E": [ 52 ],
            "Q": [ 255 ],
            "R": [ 617 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 713 ],
            "E": [ 52 ],
            "Q": [ 201 ],
            "R": [ 53 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 51 ],
            "O": [ 617 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 749 ],
            "E": [ 52 ],
            "Q": [ 276 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 750 ],
            "E": [ 52 ],
            "Q": [ 492 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 751 ],
            "E": [ 52 ],
            "Q": [ 375 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 717 ],
            "I1": [ 53 ],
            "I2": [ 752 ],
            "I3": [ 713 ],
            "O": [ 751 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 719 ],
            "O": [ 752 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 753 ],
            "E": [ 52 ],
            "Q": [ 162 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 53 ],
            "I2": [ 754 ],
            "I3": [ 713 ],
            "O": [ 753 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 721 ],
            "O": [ 754 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 755 ],
            "E": [ 52 ],
            "Q": [ 179 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 713 ],
            "I2": [ 721 ],
            "I3": [ 53 ],
            "O": [ 755 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 715 ],
            "I1": [ 53 ],
            "I2": [ 756 ],
            "I3": [ 713 ],
            "O": [ 750 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 723 ],
            "O": [ 756 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 757 ],
            "E": [ 52 ],
            "Q": [ 488 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 723 ],
            "I1": [ 53 ],
            "I2": [ 758 ],
            "I3": [ 713 ],
            "O": [ 757 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 725 ],
            "O": [ 758 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 759 ],
            "E": [ 52 ],
            "Q": [ 474 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 725 ],
            "I1": [ 53 ],
            "I2": [ 760 ],
            "I3": [ 713 ],
            "O": [ 759 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 727 ],
            "O": [ 760 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 761 ],
            "E": [ 52 ],
            "Q": [ 457 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 727 ],
            "I1": [ 53 ],
            "I2": [ 762 ],
            "I3": [ 713 ],
            "O": [ 761 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 729 ],
            "O": [ 762 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 763 ],
            "E": [ 52 ],
            "Q": [ 440 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 53 ],
            "I2": [ 764 ],
            "I3": [ 713 ],
            "O": [ 763 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 731 ],
            "O": [ 764 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 765 ],
            "E": [ 52 ],
            "Q": [ 423 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 53 ],
            "I2": [ 766 ],
            "I3": [ 713 ],
            "O": [ 765 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 733 ],
            "O": [ 766 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 767 ],
            "E": [ 52 ],
            "Q": [ 403 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 733 ],
            "I1": [ 53 ],
            "I2": [ 768 ],
            "I3": [ 713 ],
            "O": [ 767 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 735 ],
            "O": [ 768 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 769 ],
            "E": [ 52 ],
            "Q": [ 395 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 53 ],
            "I2": [ 770 ],
            "I3": [ 713 ],
            "O": [ 769 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 737 ],
            "O": [ 770 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 771 ],
            "E": [ 52 ],
            "Q": [ 388 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 737 ],
            "I1": [ 53 ],
            "I2": [ 772 ],
            "I3": [ 713 ],
            "O": [ 771 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 717 ],
            "O": [ 772 ]
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 715 ],
            "I3": [ 713 ],
            "O": [ 749 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 773 ],
            "Q": [ 774 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 775 ],
            "Q": [ 776 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 777 ],
            "Q": [ 778 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 779 ],
            "Q": [ 780 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 781 ],
            "Q": [ 782 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 783 ],
            "Q": [ 784 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 784 ],
            "O": [ 783 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 785 ],
            "Q": [ 786 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 787 ],
            "Q": [ 788 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 789 ],
            "Q": [ 790 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 791 ],
            "Q": [ 792 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 793 ],
            "Q": [ 794 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 795 ],
            "Q": [ 796 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 797 ],
            "Q": [ 798 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 799 ],
            "Q": [ 800 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 790 ],
            "I3": [ 801 ],
            "O": [ 789 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 792 ],
            "I3": [ 802 ],
            "O": [ 791 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 776 ],
            "I3": [ 803 ],
            "O": [ 775 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 786 ],
            "I3": [ 804 ],
            "O": [ 785 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 788 ],
            "I3": [ 805 ],
            "O": [ 787 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 794 ],
            "I3": [ 806 ],
            "O": [ 793 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 796 ],
            "I3": [ 807 ],
            "O": [ 795 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 798 ],
            "I3": [ 808 ],
            "O": [ 797 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 800 ],
            "I3": [ 809 ],
            "O": [ 799 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 778 ],
            "I3": [ 810 ],
            "O": [ 777 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 780 ],
            "I3": [ 811 ],
            "O": [ 779 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 782 ],
            "I3": [ 784 ],
            "O": [ 781 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 774 ],
            "I3": [ 812 ],
            "O": [ 773 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 801 ],
            "CO": [ 805 ],
            "I0": [ "0" ],
            "I1": [ 790 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 802 ],
            "CO": [ 801 ],
            "I0": [ "0" ],
            "I1": [ 792 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 804 ],
            "CO": [ 803 ],
            "I0": [ "0" ],
            "I1": [ 786 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 805 ],
            "CO": [ 804 ],
            "I0": [ "0" ],
            "I1": [ 788 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 806 ],
            "CO": [ 802 ],
            "I0": [ "1" ],
            "I1": [ 794 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 807 ],
            "CO": [ 806 ],
            "I0": [ "0" ],
            "I1": [ 796 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 808 ],
            "CO": [ 807 ],
            "I0": [ "0" ],
            "I1": [ 798 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 809 ],
            "CO": [ 808 ],
            "I0": [ "0" ],
            "I1": [ 800 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 810 ],
            "CO": [ 809 ],
            "I0": [ "1" ],
            "I1": [ 778 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 811 ],
            "CO": [ 810 ],
            "I0": [ "0" ],
            "I1": [ 780 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 784 ],
            "CO": [ 811 ],
            "I0": [ "0" ],
            "I1": [ 782 ]
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 803 ],
            "CO": [ 812 ],
            "I0": [ "0" ],
            "I1": [ 776 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 774 ],
            "E": [ 52 ],
            "Q": [ 254 ],
            "R": [ 617 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 774 ],
            "E": [ 52 ],
            "Q": [ 221 ],
            "R": [ 53 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 813 ],
            "E": [ 52 ],
            "Q": [ 275 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 814 ],
            "E": [ 52 ],
            "Q": [ 271 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 815 ],
            "E": [ 52 ],
            "Q": [ 373 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 778 ],
            "I1": [ 53 ],
            "I2": [ 816 ],
            "I3": [ 774 ],
            "O": [ 815 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 780 ],
            "O": [ 816 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 817 ],
            "E": [ 52 ],
            "Q": [ 161 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 53 ],
            "I2": [ 818 ],
            "I3": [ 774 ],
            "O": [ 817 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 782 ],
            "O": [ 818 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 819 ],
            "E": [ 52 ],
            "Q": [ 178 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 782 ],
            "I1": [ 53 ],
            "I2": [ 820 ],
            "I3": [ 774 ],
            "O": [ 819 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 784 ],
            "O": [ 820 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 821 ],
            "E": [ 52 ],
            "Q": [ 200 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 774 ],
            "I2": [ 784 ],
            "I3": [ 53 ],
            "O": [ 821 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 776 ],
            "I1": [ 53 ],
            "I2": [ 822 ],
            "I3": [ 774 ],
            "O": [ 814 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 786 ],
            "O": [ 822 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 823 ],
            "E": [ 52 ],
            "Q": [ 482 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 786 ],
            "I1": [ 53 ],
            "I2": [ 824 ],
            "I3": [ 774 ],
            "O": [ 823 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 788 ],
            "O": [ 824 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 825 ],
            "E": [ 52 ],
            "Q": [ 465 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 53 ],
            "I2": [ 826 ],
            "I3": [ 774 ],
            "O": [ 825 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 790 ],
            "O": [ 826 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 827 ],
            "E": [ 52 ],
            "Q": [ 448 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 790 ],
            "I1": [ 53 ],
            "I2": [ 828 ],
            "I3": [ 774 ],
            "O": [ 827 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 792 ],
            "O": [ 828 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 829 ],
            "E": [ 52 ],
            "Q": [ 431 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 53 ],
            "I2": [ 830 ],
            "I3": [ 774 ],
            "O": [ 829 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 794 ],
            "O": [ 830 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 831 ],
            "E": [ 52 ],
            "Q": [ 411 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 794 ],
            "I1": [ 53 ],
            "I2": [ 832 ],
            "I3": [ 774 ],
            "O": [ 831 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 796 ],
            "O": [ 832 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 833 ],
            "E": [ 52 ],
            "Q": [ 402 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 796 ],
            "I1": [ 53 ],
            "I2": [ 834 ],
            "I3": [ 774 ],
            "O": [ 833 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 798 ],
            "O": [ 834 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 835 ],
            "E": [ 52 ],
            "Q": [ 394 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 798 ],
            "I1": [ 53 ],
            "I2": [ 836 ],
            "I3": [ 774 ],
            "O": [ 835 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 800 ],
            "O": [ 836 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 837 ],
            "E": [ 52 ],
            "Q": [ 387 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 800 ],
            "I1": [ 53 ],
            "I2": [ 838 ],
            "I3": [ 774 ],
            "O": [ 837 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 778 ],
            "O": [ 838 ]
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 776 ],
            "I3": [ 774 ],
            "O": [ 813 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 839 ],
            "Q": [ 840 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 841 ],
            "Q": [ 842 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 843 ],
            "Q": [ 844 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 845 ],
            "Q": [ 846 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 847 ],
            "Q": [ 848 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 849 ],
            "Q": [ 850 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 851 ],
            "Q": [ 852 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 853 ],
            "Q": [ 854 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 854 ],
            "O": [ 853 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 855 ],
            "Q": [ 856 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 857 ],
            "Q": [ 858 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 859 ],
            "Q": [ 860 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 861 ],
            "Q": [ 862 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 863 ],
            "Q": [ 864 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 865 ],
            "Q": [ 866 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 867 ],
            "Q": [ 868 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 869 ],
            "Q": [ 870 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 864 ],
            "I3": [ 871 ],
            "O": [ 863 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 866 ],
            "I3": [ 872 ],
            "O": [ 865 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 842 ],
            "I3": [ 873 ],
            "O": [ 841 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 856 ],
            "I3": [ 874 ],
            "O": [ 855 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 858 ],
            "I3": [ 875 ],
            "O": [ 857 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 860 ],
            "I3": [ 876 ],
            "O": [ 859 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 862 ],
            "I3": [ 877 ],
            "O": [ 861 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 868 ],
            "I3": [ 878 ],
            "O": [ 867 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 870 ],
            "I3": [ 879 ],
            "O": [ 869 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 844 ],
            "I3": [ 880 ],
            "O": [ 843 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 881 ],
            "O": [ 845 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 848 ],
            "I3": [ 882 ],
            "O": [ 847 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 850 ],
            "I3": [ 883 ],
            "O": [ 849 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 852 ],
            "I3": [ 854 ],
            "O": [ 851 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 840 ],
            "I3": [ 884 ],
            "O": [ 839 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 871 ],
            "CO": [ 877 ],
            "I0": [ "1" ],
            "I1": [ 864 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 872 ],
            "CO": [ 871 ],
            "I0": [ "0" ],
            "I1": [ 866 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 874 ],
            "CO": [ 873 ],
            "I0": [ "0" ],
            "I1": [ 856 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 875 ],
            "CO": [ 874 ],
            "I0": [ "0" ],
            "I1": [ 858 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 876 ],
            "CO": [ 875 ],
            "I0": [ "0" ],
            "I1": [ 860 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 877 ],
            "CO": [ 876 ],
            "I0": [ "0" ],
            "I1": [ 862 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 878 ],
            "CO": [ 872 ],
            "I0": [ "0" ],
            "I1": [ 868 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 879 ],
            "CO": [ 878 ],
            "I0": [ "1" ],
            "I1": [ 870 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 880 ],
            "CO": [ 879 ],
            "I0": [ "1" ],
            "I1": [ 844 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 881 ],
            "CO": [ 880 ],
            "I0": [ "0" ],
            "I1": [ 846 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 882 ],
            "CO": [ 881 ],
            "I0": [ "0" ],
            "I1": [ 848 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 883 ],
            "CO": [ 882 ],
            "I0": [ "1" ],
            "I1": [ 850 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 854 ],
            "CO": [ 883 ],
            "I0": [ "1" ],
            "I1": [ 852 ]
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 873 ],
            "CO": [ 884 ],
            "I0": [ "0" ],
            "I1": [ 842 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 885 ],
            "E": [ 52 ],
            "Q": [ 272 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 886 ],
            "E": [ 52 ],
            "Q": [ 493 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 887 ],
            "E": [ 52 ],
            "Q": [ 376 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 844 ],
            "I1": [ 53 ],
            "I2": [ 888 ],
            "I3": [ 840 ],
            "O": [ 887 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 846 ],
            "O": [ 888 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 889 ],
            "E": [ 52 ],
            "Q": [ 163 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 846 ],
            "I1": [ 53 ],
            "I2": [ 890 ],
            "I3": [ 840 ],
            "O": [ 889 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 848 ],
            "O": [ 890 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 891 ],
            "E": [ 52 ],
            "Q": [ 180 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 53 ],
            "I2": [ 892 ],
            "I3": [ 840 ],
            "O": [ 891 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 850 ],
            "O": [ 892 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 893 ],
            "E": [ 52 ],
            "Q": [ 202 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 850 ],
            "I1": [ 53 ],
            "I2": [ 894 ],
            "I3": [ 840 ],
            "O": [ 893 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 852 ],
            "O": [ 894 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 895 ],
            "E": [ 52 ],
            "Q": [ 222 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 852 ],
            "I1": [ 53 ],
            "I2": [ 896 ],
            "I3": [ 840 ],
            "O": [ 895 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 854 ],
            "O": [ 896 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 897 ],
            "E": [ 52 ],
            "Q": [ 256 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 854 ],
            "I1": [ 840 ],
            "I2": [ 48 ],
            "I3": [ 51 ],
            "O": [ 897 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 842 ],
            "I1": [ 53 ],
            "I2": [ 898 ],
            "I3": [ 840 ],
            "O": [ 886 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 856 ],
            "O": [ 898 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 899 ],
            "E": [ 52 ],
            "Q": [ 489 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 856 ],
            "I1": [ 53 ],
            "I2": [ 900 ],
            "I3": [ 840 ],
            "O": [ 899 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 858 ],
            "O": [ 900 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 901 ],
            "E": [ 52 ],
            "Q": [ 475 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 858 ],
            "I1": [ 53 ],
            "I2": [ 902 ],
            "I3": [ 840 ],
            "O": [ 901 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 860 ],
            "O": [ 902 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 903 ],
            "E": [ 52 ],
            "Q": [ 458 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 860 ],
            "I1": [ 53 ],
            "I2": [ 904 ],
            "I3": [ 840 ],
            "O": [ 903 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 862 ],
            "O": [ 904 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 905 ],
            "E": [ 52 ],
            "Q": [ 441 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 862 ],
            "I1": [ 53 ],
            "I2": [ 906 ],
            "I3": [ 840 ],
            "O": [ 905 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 864 ],
            "O": [ 906 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 907 ],
            "E": [ 52 ],
            "Q": [ 424 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 864 ],
            "I1": [ 53 ],
            "I2": [ 908 ],
            "I3": [ 840 ],
            "O": [ 907 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 866 ],
            "O": [ 908 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 909 ],
            "E": [ 52 ],
            "Q": [ 404 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 866 ],
            "I1": [ 53 ],
            "I2": [ 910 ],
            "I3": [ 840 ],
            "O": [ 909 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 868 ],
            "O": [ 910 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 911 ],
            "E": [ 52 ],
            "Q": [ 396 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 868 ],
            "I1": [ 53 ],
            "I2": [ 912 ],
            "I3": [ 840 ],
            "O": [ 911 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 870 ],
            "O": [ 912 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 913 ],
            "E": [ 52 ],
            "Q": [ 389 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 870 ],
            "I1": [ 53 ],
            "I2": [ 914 ],
            "I3": [ 840 ],
            "O": [ 913 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 844 ],
            "O": [ 914 ]
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 842 ],
            "I3": [ 840 ],
            "O": [ 885 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 915 ],
            "Q": [ 916 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 917 ],
            "Q": [ 918 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 919 ],
            "Q": [ 920 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 921 ],
            "Q": [ 922 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 923 ],
            "Q": [ 924 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 925 ],
            "Q": [ 926 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 927 ],
            "Q": [ 928 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 928 ],
            "O": [ 927 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 929 ],
            "Q": [ 930 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 931 ],
            "Q": [ 932 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 933 ],
            "Q": [ 934 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 935 ],
            "Q": [ 936 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 937 ],
            "Q": [ 938 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 939 ],
            "Q": [ 940 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 941 ],
            "Q": [ 942 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 943 ],
            "Q": [ 944 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 936 ],
            "I3": [ 945 ],
            "O": [ 935 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 938 ],
            "I3": [ 946 ],
            "O": [ 937 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 918 ],
            "I3": [ 947 ],
            "O": [ 917 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 930 ],
            "I3": [ 948 ],
            "O": [ 929 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 932 ],
            "I3": [ 949 ],
            "O": [ 931 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 934 ],
            "I3": [ 950 ],
            "O": [ 933 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 940 ],
            "I3": [ 951 ],
            "O": [ 939 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 942 ],
            "I3": [ 952 ],
            "O": [ 941 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 944 ],
            "I3": [ 953 ],
            "O": [ 943 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 920 ],
            "I3": [ 954 ],
            "O": [ 919 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 922 ],
            "I3": [ 955 ],
            "O": [ 921 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 924 ],
            "I3": [ 956 ],
            "O": [ 923 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 926 ],
            "I3": [ 928 ],
            "O": [ 925 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 916 ],
            "I3": [ 957 ],
            "O": [ 915 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 945 ],
            "CO": [ 950 ],
            "I0": [ "0" ],
            "I1": [ 936 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 946 ],
            "CO": [ 945 ],
            "I0": [ "1" ],
            "I1": [ 938 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 948 ],
            "CO": [ 947 ],
            "I0": [ "0" ],
            "I1": [ 930 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 949 ],
            "CO": [ 948 ],
            "I0": [ "0" ],
            "I1": [ 932 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 950 ],
            "CO": [ 949 ],
            "I0": [ "0" ],
            "I1": [ 934 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 951 ],
            "CO": [ 946 ],
            "I0": [ "0" ],
            "I1": [ 940 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 952 ],
            "CO": [ 951 ],
            "I0": [ "1" ],
            "I1": [ 942 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 953 ],
            "CO": [ 952 ],
            "I0": [ "0" ],
            "I1": [ 944 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 954 ],
            "CO": [ 953 ],
            "I0": [ "1" ],
            "I1": [ 920 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 955 ],
            "CO": [ 954 ],
            "I0": [ "1" ],
            "I1": [ 922 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 956 ],
            "CO": [ 955 ],
            "I0": [ "0" ],
            "I1": [ 924 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 928 ],
            "CO": [ 956 ],
            "I0": [ "0" ],
            "I1": [ 926 ]
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 947 ],
            "CO": [ 957 ],
            "I0": [ "0" ],
            "I1": [ 918 ]
          }
        },
        "the_wave_maker_7.phase_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 924 ],
            "O": [ 958 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 916 ],
            "E": [ 52 ],
            "Q": [ 244 ],
            "R": [ 617 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 959 ],
            "E": [ 52 ],
            "Q": [ 257 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 960 ],
            "E": [ 52 ],
            "Q": [ 481 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 961 ],
            "E": [ 52 ],
            "Q": [ 150 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 920 ],
            "I1": [ 53 ],
            "I2": [ 962 ],
            "I3": [ 916 ],
            "O": [ 961 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 922 ],
            "O": [ 962 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 963 ],
            "E": [ 52 ],
            "Q": [ 164 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 922 ],
            "I1": [ 53 ],
            "I2": [ 958 ],
            "I3": [ 916 ],
            "O": [ 963 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 964 ],
            "E": [ 52 ],
            "Q": [ 181 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 924 ],
            "I1": [ 53 ],
            "I2": [ 965 ],
            "I3": [ 916 ],
            "O": [ 964 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 926 ],
            "O": [ 965 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 966 ],
            "E": [ 52 ],
            "Q": [ 203 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 926 ],
            "I1": [ 53 ],
            "I2": [ 967 ],
            "I3": [ 916 ],
            "O": [ 966 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 928 ],
            "O": [ 967 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 968 ],
            "E": [ 52 ],
            "Q": [ 223 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 916 ],
            "I2": [ 928 ],
            "I3": [ 53 ],
            "O": [ 968 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 918 ],
            "I1": [ 53 ],
            "I2": [ 969 ],
            "I3": [ 916 ],
            "O": [ 960 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 930 ],
            "O": [ 969 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 970 ],
            "E": [ 52 ],
            "Q": [ 464 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 930 ],
            "I1": [ 53 ],
            "I2": [ 971 ],
            "I3": [ 916 ],
            "O": [ 970 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 932 ],
            "O": [ 971 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 972 ],
            "E": [ 52 ],
            "Q": [ 447 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 932 ],
            "I1": [ 53 ],
            "I2": [ 973 ],
            "I3": [ 916 ],
            "O": [ 972 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 934 ],
            "O": [ 973 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 974 ],
            "E": [ 52 ],
            "Q": [ 430 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 934 ],
            "I1": [ 53 ],
            "I2": [ 975 ],
            "I3": [ 916 ],
            "O": [ 974 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 936 ],
            "O": [ 975 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 976 ],
            "E": [ 52 ],
            "Q": [ 410 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 936 ],
            "I1": [ 53 ],
            "I2": [ 977 ],
            "I3": [ 916 ],
            "O": [ 976 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 938 ],
            "O": [ 977 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 978 ],
            "E": [ 52 ],
            "Q": [ 401 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 938 ],
            "I1": [ 53 ],
            "I2": [ 979 ],
            "I3": [ 916 ],
            "O": [ 978 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 940 ],
            "O": [ 979 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 980 ],
            "E": [ 52 ],
            "Q": [ 141 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 940 ],
            "I1": [ 53 ],
            "I2": [ 981 ],
            "I3": [ 916 ],
            "O": [ 980 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 942 ],
            "O": [ 981 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 982 ],
            "E": [ 52 ],
            "Q": [ 144 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 942 ],
            "I1": [ 53 ],
            "I2": [ 983 ],
            "I3": [ 916 ],
            "O": [ 982 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 944 ],
            "O": [ 983 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 984 ],
            "E": [ 52 ],
            "Q": [ 147 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 944 ],
            "I1": [ 53 ],
            "I2": [ 985 ],
            "I3": [ 916 ],
            "O": [ 984 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 920 ],
            "O": [ 985 ]
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 918 ],
            "I3": [ 916 ],
            "O": [ 959 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 986 ],
            "Q": [ 987 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 988 ],
            "Q": [ 989 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 990 ],
            "Q": [ 991 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 992 ],
            "Q": [ 993 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 994 ],
            "Q": [ 995 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 996 ],
            "Q": [ 997 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 998 ],
            "Q": [ 999 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1000 ],
            "Q": [ 1001 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1001 ],
            "O": [ 1000 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1002 ],
            "Q": [ 1003 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1004 ],
            "Q": [ 1005 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1006 ],
            "Q": [ 1007 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1008 ],
            "Q": [ 1009 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1010 ],
            "Q": [ 1011 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1012 ],
            "Q": [ 1013 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1014 ],
            "Q": [ 1015 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1016 ],
            "Q": [ 1017 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1011 ],
            "I3": [ 1018 ],
            "O": [ 1010 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1013 ],
            "I3": [ 1019 ],
            "O": [ 1012 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 989 ],
            "I3": [ 1020 ],
            "O": [ 988 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1003 ],
            "I3": [ 1021 ],
            "O": [ 1002 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1005 ],
            "I3": [ 1022 ],
            "O": [ 1004 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1007 ],
            "I3": [ 1023 ],
            "O": [ 1006 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1009 ],
            "I3": [ 1024 ],
            "O": [ 1008 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1015 ],
            "I3": [ 1025 ],
            "O": [ 1014 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1017 ],
            "I3": [ 1026 ],
            "O": [ 1016 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 991 ],
            "I3": [ 1027 ],
            "O": [ 990 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 993 ],
            "I3": [ 1028 ],
            "O": [ 992 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 995 ],
            "I3": [ 1029 ],
            "O": [ 994 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 997 ],
            "I3": [ 1030 ],
            "O": [ 996 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 999 ],
            "I3": [ 1001 ],
            "O": [ 998 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 987 ],
            "I3": [ 1031 ],
            "O": [ 986 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1018 ],
            "CO": [ 1024 ],
            "I0": [ "1" ],
            "I1": [ 1011 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1019 ],
            "CO": [ 1018 ],
            "I0": [ "0" ],
            "I1": [ 1013 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1021 ],
            "CO": [ 1020 ],
            "I0": [ "0" ],
            "I1": [ 1003 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1022 ],
            "CO": [ 1021 ],
            "I0": [ "0" ],
            "I1": [ 1005 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1023 ],
            "CO": [ 1022 ],
            "I0": [ "0" ],
            "I1": [ 1007 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1024 ],
            "CO": [ 1023 ],
            "I0": [ "0" ],
            "I1": [ 1009 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1025 ],
            "CO": [ 1019 ],
            "I0": [ "1" ],
            "I1": [ 1015 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1026 ],
            "CO": [ 1025 ],
            "I0": [ "1" ],
            "I1": [ 1017 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1027 ],
            "CO": [ 1026 ],
            "I0": [ "0" ],
            "I1": [ 991 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1028 ],
            "CO": [ 1027 ],
            "I0": [ "1" ],
            "I1": [ 993 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1029 ],
            "CO": [ 1028 ],
            "I0": [ "1" ],
            "I1": [ 995 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1030 ],
            "CO": [ 1029 ],
            "I0": [ "0" ],
            "I1": [ 997 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1001 ],
            "CO": [ 1030 ],
            "I0": [ "1" ],
            "I1": [ 999 ]
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1020 ],
            "CO": [ 1031 ],
            "I0": [ "0" ],
            "I1": [ 989 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1032 ],
            "E": [ 52 ],
            "Q": [ 266 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1033 ],
            "E": [ 52 ],
            "Q": [ 487 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1034 ],
            "E": [ 52 ],
            "Q": [ 156 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 991 ],
            "I1": [ 53 ],
            "I2": [ 1035 ],
            "I3": [ 987 ],
            "O": [ 1034 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 993 ],
            "O": [ 1035 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1036 ],
            "E": [ 52 ],
            "Q": [ 173 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 993 ],
            "I1": [ 53 ],
            "I2": [ 1037 ],
            "I3": [ 987 ],
            "O": [ 1036 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 995 ],
            "O": [ 1037 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1038 ],
            "E": [ 52 ],
            "Q": [ 195 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 995 ],
            "I1": [ 53 ],
            "I2": [ 1039 ],
            "I3": [ 987 ],
            "O": [ 1038 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 997 ],
            "O": [ 1039 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1040 ],
            "E": [ 52 ],
            "Q": [ 217 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 997 ],
            "I1": [ 53 ],
            "I2": [ 1041 ],
            "I3": [ 987 ],
            "O": [ 1040 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 999 ],
            "O": [ 1041 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1042 ],
            "E": [ 52 ],
            "Q": [ 250 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 999 ],
            "I1": [ 53 ],
            "I2": [ 1043 ],
            "I3": [ 987 ],
            "O": [ 1042 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 1001 ],
            "O": [ 1043 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1044 ],
            "E": [ 52 ],
            "Q": [ 249 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1001 ],
            "I1": [ 987 ],
            "I2": [ 48 ],
            "I3": [ 51 ],
            "O": [ 1044 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 989 ],
            "I1": [ 53 ],
            "I2": [ 1045 ],
            "I3": [ 987 ],
            "O": [ 1033 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 1003 ],
            "O": [ 1045 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1046 ],
            "E": [ 52 ],
            "Q": [ 473 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1003 ],
            "I1": [ 53 ],
            "I2": [ 1047 ],
            "I3": [ 987 ],
            "O": [ 1046 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 1005 ],
            "O": [ 1047 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1048 ],
            "E": [ 52 ],
            "Q": [ 456 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1005 ],
            "I1": [ 53 ],
            "I2": [ 1049 ],
            "I3": [ 987 ],
            "O": [ 1048 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 1007 ],
            "O": [ 1049 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1050 ],
            "E": [ 52 ],
            "Q": [ 439 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 53 ],
            "I2": [ 1051 ],
            "I3": [ 987 ],
            "O": [ 1050 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 1009 ],
            "O": [ 1051 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1052 ],
            "E": [ 52 ],
            "Q": [ 422 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 53 ],
            "I2": [ 1053 ],
            "I3": [ 987 ],
            "O": [ 1052 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 1011 ],
            "O": [ 1053 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1054 ],
            "E": [ 52 ],
            "Q": [ 326 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1011 ],
            "I1": [ 53 ],
            "I2": [ 1055 ],
            "I3": [ 987 ],
            "O": [ 1054 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 1013 ],
            "O": [ 1055 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1056 ],
            "E": [ 52 ],
            "Q": [ 338 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1013 ],
            "I1": [ 53 ],
            "I2": [ 1057 ],
            "I3": [ 987 ],
            "O": [ 1056 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 1015 ],
            "O": [ 1057 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1058 ],
            "E": [ 52 ],
            "Q": [ 350 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1015 ],
            "I1": [ 53 ],
            "I2": [ 1059 ],
            "I3": [ 987 ],
            "O": [ 1058 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 1017 ],
            "O": [ 1059 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 19 ],
            "D": [ 1060 ],
            "E": [ 52 ],
            "Q": [ 377 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1017 ],
            "I1": [ 53 ],
            "I2": [ 1061 ],
            "I3": [ 987 ],
            "O": [ 1060 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 991 ],
            "O": [ 1061 ]
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 48 ],
            "I2": [ 989 ],
            "I3": [ 987 ],
            "O": [ 1032 ]
          }
        },
        "wave_switch_debouncer.button_in_sync_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 10 ],
            "Q": [ 1062 ]
          }
        },
        "wave_switch_debouncer.button_in_sync_prev_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1062 ],
            "Q": [ 1063 ]
          }
        },
        "wave_switch_debouncer.button_in_sync_prev_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1064 ],
            "I3": [ 1063 ],
            "O": [ 1065 ]
          }
        },
        "wave_switch_debouncer.button_in_sync_prev_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1066 ],
            "I1": [ 1067 ],
            "I2": [ 1068 ],
            "I3": [ 1069 ],
            "O": [ 1070 ]
          }
        },
        "wave_switch_debouncer.button_in_sync_prev_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 1072 ],
            "I2": [ 1073 ],
            "I3": [ 1074 ],
            "O": [ 1075 ]
          }
        },
        "wave_switch_debouncer.button_out_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1076 ],
            "E": [ 1077 ],
            "Q": [ 1064 ]
          }
        },
        "wave_switch_debouncer.button_out_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1064 ],
            "O": [ 1076 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1078 ],
            "CO": [ 1079 ],
            "I0": [ "0" ],
            "I1": [ 1080 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1081 ],
            "CO": [ 1082 ],
            "I0": [ "0" ],
            "I1": [ 1067 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1083 ],
            "CO": [ 1081 ],
            "I0": [ "0" ],
            "I1": [ 1066 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1084 ],
            "CO": [ 1085 ],
            "I0": [ "0" ],
            "I1": [ 1071 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1086 ],
            "CO": [ 1084 ],
            "I0": [ "0" ],
            "I1": [ 1069 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1082 ],
            "CO": [ 1086 ],
            "I0": [ "0" ],
            "I1": [ 1068 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1087 ],
            "CO": [ 1083 ],
            "I0": [ "0" ],
            "I1": [ 1088 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1089 ],
            "CO": [ 1087 ],
            "I0": [ "0" ],
            "I1": [ 1090 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1091 ],
            "CO": [ 1089 ],
            "I0": [ "0" ],
            "I1": [ 1092 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1093 ],
            "CO": [ 1091 ],
            "I0": [ "0" ],
            "I1": [ 1094 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1095 ],
            "CO": [ 1093 ],
            "I0": [ "0" ],
            "I1": [ 1096 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1079 ],
            "CO": [ 1095 ],
            "I0": [ "0" ],
            "I1": [ 1097 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1098 ],
            "CO": [ 1099 ],
            "I0": [ "0" ],
            "I1": [ 1073 ]
          }
        },
        "wave_switch_debouncer.count_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1085 ],
            "CO": [ 1098 ],
            "I0": [ "0" ],
            "I1": [ 1072 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1100 ],
            "Q": [ 1074 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1101 ],
            "Q": [ 1073 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1102 ],
            "Q": [ 1092 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1103 ],
            "Q": [ 1094 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1104 ],
            "Q": [ 1096 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1105 ],
            "Q": [ 1097 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1106 ],
            "Q": [ 1080 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1107 ],
            "Q": [ 1078 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1108 ],
            "Q": [ 1072 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1109 ],
            "Q": [ 1071 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1110 ],
            "Q": [ 1069 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1111 ],
            "Q": [ 1068 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1112 ],
            "Q": [ 1067 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1113 ],
            "Q": [ 1066 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1114 ],
            "Q": [ 1088 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 17 ],
            "D": [ 1115 ],
            "Q": [ 1090 ],
            "R": [ 1065 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1067 ],
            "I3": [ 1081 ],
            "O": [ 1112 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1066 ],
            "I3": [ 1083 ],
            "O": [ 1113 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1073 ],
            "I3": [ 1098 ],
            "O": [ 1101 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1072 ],
            "I3": [ 1085 ],
            "O": [ 1108 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1071 ],
            "I3": [ 1084 ],
            "O": [ 1109 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1069 ],
            "I3": [ 1086 ],
            "O": [ 1110 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1068 ],
            "I3": [ 1082 ],
            "O": [ 1111 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1078 ],
            "O": [ 1107 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1088 ],
            "I3": [ 1087 ],
            "O": [ 1114 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1090 ],
            "I3": [ 1089 ],
            "O": [ 1115 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1092 ],
            "I3": [ 1091 ],
            "O": [ 1102 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1094 ],
            "I3": [ 1093 ],
            "O": [ 1103 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1096 ],
            "I3": [ 1095 ],
            "O": [ 1104 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1097 ],
            "I3": [ 1079 ],
            "O": [ 1105 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1080 ],
            "I3": [ 1078 ],
            "O": [ 1106 ]
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1074 ],
            "I3": [ 1099 ],
            "O": [ 1100 ]
          }
        },
        "wave_switch_debouncer:116_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1064 ],
            "I3": [ 1077 ],
            "O": [ 47 ]
          }
        },
        "wave_switch_debouncer:116_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1116 ],
            "I2": [ 1117 ],
            "I3": [ 1118 ],
            "O": [ 1077 ]
          }
        },
        "wave_switch_debouncer:116_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1078 ],
            "I1": [ 1080 ],
            "I2": [ 1097 ],
            "I3": [ 1096 ],
            "O": [ 1118 ]
          }
        },
        "wave_switch_debouncer:116_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1094 ],
            "I1": [ 1092 ],
            "I2": [ 1090 ],
            "I3": [ 1088 ],
            "O": [ 1117 ]
          }
        },
        "wave_switch_debouncer:116_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1065 ],
            "I2": [ 1075 ],
            "I3": [ 1070 ],
            "O": [ 1116 ]
          }
        }
      },
      "netnames": {
        "$flatten\\the_wave_maker_4.$auto$ghdl.cc:764:import_module$188": {
          "hide_name": 1,
          "bits": [ 255, 201, 201, 179, 162, 375, 388, 395, 403, 423, 440, 457, 474, 488, 492, 276 ],
          "attributes": {
            "init": "xxxxxxxxxxxxx0xx"
          }
        },
        "base_clk": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "buttons_on": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
          }
        },
        "clk_osc.clk_in": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "hdlname": "clk_osc clk_in"
          }
        },
        "clk_osc.clk_out": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "clk_osc clk_out"
          }
        },
        "clk_osc.counter": {
          "hide_name": 0,
          "bits": [ 20, 22, 36, 35, 33, 31, 29, 27, 25, 19 ],
          "attributes": {
            "hdlname": "clk_osc counter"
          }
        },
        "clk_osc.counter_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ "0", 20, 21, 34, 32, 30, 28, 26, 23, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "clk_osc.counter_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 45, 44, 43, 42, 41, 40, 39, 38, 37, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "clk_osc:9": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "note2freq_converter_1.midi_note": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "1", "1", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_1 midi_note"
          }
        },
        "note2freq_converter_1.rate": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_1 rate"
          }
        },
        "note2freq_converter_1:13": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "note2freq_converter_2.midi_note": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "1", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_2 midi_note"
          }
        },
        "note2freq_converter_2.rate": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_2 rate"
          }
        },
        "note2freq_converter_2:17": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "note2freq_converter_3.midi_note": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "note2freq_converter_3 midi_note"
          }
        },
        "note2freq_converter_3.rate": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_3 rate"
          }
        },
        "note2freq_converter_3:21": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "note2freq_converter_4.midi_note": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "note2freq_converter_4 midi_note"
          }
        },
        "note2freq_converter_4.rate": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_4 rate"
          }
        },
        "note2freq_converter_4:25": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "note2freq_converter_5.midi_note": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "note2freq_converter_5 midi_note"
          }
        },
        "note2freq_converter_5.rate": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_5 rate"
          }
        },
        "note2freq_converter_5:29": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "note2freq_converter_6.midi_note": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "note2freq_converter_6 midi_note"
          }
        },
        "note2freq_converter_6.rate": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_6 rate"
          }
        },
        "note2freq_converter_6:33": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "note2freq_converter_7.midi_note": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "note2freq_converter_7 midi_note"
          }
        },
        "note2freq_converter_7.rate": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_7 rate"
          }
        },
        "note2freq_converter_7:37": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "note2freq_converter_8.midi_note": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "note2freq_converter_8 midi_note"
          }
        },
        "note2freq_converter_8.rate": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "note2freq_converter_8 rate"
          }
        },
        "note2freq_converter_8:41": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "osc_wave_type": {
          "hide_name": 0,
          "bits": [ 51, 48 ],
          "attributes": {
          }
        },
        "osc_wave_type_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 50, 48 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "osc_wave_type_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 50, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "osc_wave_type_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "output_wave": {
          "hide_name": 0,
          "bits": [ "x", "x", 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 55 ],
          "attributes": {
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "output_wave_4_used": {
          "hide_name": 0,
          "bits": [ 1135, 1136, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, "0", "0", "0" ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "output_wave_5_used": {
          "hide_name": 0,
          "bits": [ 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, "0", "0", "0" ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "output_wave_6_used": {
          "hide_name": 0,
          "bits": [ 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, "0", "0", "0" ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "output_wave_7_used": {
          "hide_name": 0,
          "bits": [ 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, "0", "0", "0" ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "test_out": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16 ],
          "attributes": {
          }
        },
        "test_out_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 58, 62, 63, 64 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 71, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 56, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:200.21-200.22",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 76, 77, 78, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 75, 73 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 80, 79, 81 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 1214, 1215, 112, 110, 107, 104, 101, 98, 87, 84, 95, 93, 90, 68, 65, 62, 59, 56, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:200.24-200.25",
            "unused_bits": "0 1"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ "0", 113, 111, 108, 105, 102, 99, 88, 85, 96, 94, 91, 69, 66, 63, 60, 57, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/techmap.v:200.21-200.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 117, 119, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 120, 122, 121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 123, 125, 124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 126, 128, 127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 157, 159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 157, 158, 159, 160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 129, 131, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 153, 154, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 166, 165 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 174, 176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 174, 175, 176, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 132, 134, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 170, 171, 172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 167, 168, 169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 184, 185, 7, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 183, 182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 197, 199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 196, 197, 198, 199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 135, 137, 136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 192, 193, 194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 189, 190, 191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 7, 184, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 206, 207, 7, 208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 205, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 218, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 218, 196, 219, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 138, 140, 139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 214, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 211, 212, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 7, 206, 207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 226, 227, 7, 228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 231, 233, 232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 234, 235, 7, 236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 7, 226, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 225, 224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 239, 240, 241, 245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 242, 243, 3, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 251, 252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 246, 248, 247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 7, 234, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 251, 252, 247, 253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 259, 258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 260, 261, 262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 267, 268, 269, 270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 4, 272, 273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 272, 273, 4, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 7, 277, 278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 76, 77, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 7, 280, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 263, 264, 265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 7, 283, 284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 293, 286, 289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 7, 290, 291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 301, 294, 297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 7, 298, 299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 309, 302, 305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 7, 306, 307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 317, 310, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 7, 314, 315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 319, 318, 320 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 322, 321, 323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 324, 325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 329, 330, 7, 331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 333, 332, 334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 336, 335, 337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 141, 3, 142, 143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 7, 341, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 345, 344, 346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 348, 347, 349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 146, 145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 7, 353, 354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 357, 356, 358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 360, 359, 361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 362, 363, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 367, 368, 7, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 365, 374, 366, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 149, 148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 380, 381, 7, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 378, 385, 379, 386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 353, 354, 7, 355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 351, 392, 352, 393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 341, 342, 7, 343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 339, 399, 340, 400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 327, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 327, 407, 328, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 409, 412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 415, 416, 414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 114, 116, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 417, 413, 418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 314, 315, 7, 316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 311, 312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 311, 427, 312, 428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 429, 432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 419, 420, 421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 434, 433, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 306, 307, 7, 308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 303, 304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 303, 444, 304, 445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 446, 449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 436, 437, 438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 451, 450, 452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 298, 299, 7, 300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 295, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 295, 461, 296, 462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 463, 466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 453, 454, 455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 468, 467, 469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 290, 291, 7, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 287, 288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 287, 478, 288, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 480, 483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 470, 471, 472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 485, 486, 484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 283, 284, 7, 285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 267, 269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 280, 281, 7, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 277, 278, 7, 279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test_out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 109, 106, 103, 100, 97, 86, 82, 83, 92, 89, 70, 67, 64, 61, 54, 55 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "the_wave_maker_1.clk": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "the_wave_maker_1 clk"
          }
        },
        "the_wave_maker_1.oscout": {
          "hide_name": 0,
          "bits": [ 237, 229, 209, 187, 370, 383, 391, 398, 405, 426, 443, 460, 477, 491, 495, 497 ],
          "attributes": {
            "hdlname": "the_wave_maker_1 oscout"
          }
        },
        "the_wave_maker_1.phase": {
          "hide_name": 0,
          "bits": [ 513, 511, 509, 507, 505, 503, 529, 527, 525, 523, 521, 519, 517, 515, 501, 499 ],
          "attributes": {
            "hdlname": "the_wave_maker_1 phase"
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 512, 511, 1216, 1217, 505, 1218, 1219, 527, 1220, 523, 521, 519, 517, 515, 501, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24",
            "unused_bits": "2 3 5 6 8"
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 512, 510, 508, 506, 504, 502, 528, 526, 524, 522, 520, 518, 516, 514, 500, 498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "the_wave_maker_1.phase_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 513, 541, 540, 539, 538, 537, 531, 530, 536, 535, 534, 533, 532, 543, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "the_wave_maker_1.rate": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "the_wave_maker_1 rate"
          }
        },
        "the_wave_maker_1.wave_type": {
          "hide_name": 0,
          "bits": [ 51, 48 ],
          "attributes": {
            "hdlname": "the_wave_maker_1 wave_type"
          }
        },
        "the_wave_maker_1:44": {
          "hide_name": 0,
          "bits": [ 237, 229, 209, 187, 370, 383, 391, 398, 405, 426, 443, 460, 477, 491, 495, 497 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 503, 53, 547, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 505, 53, 549, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 507, 53, 551, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 509, 53, 553, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 511, 53, 555, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 501, 53, 557, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 515, 53, 559, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 517, 53, 561, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 519, 53, 563, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 521, 53, 565, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 523, 53, 567, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 525, 53, 569, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 527, 53, 571, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 529, 53, 573, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_1:44_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
          }
        },
        "the_wave_maker_2.clk": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "the_wave_maker_2 clk"
          }
        },
        "the_wave_maker_2.oscout": {
          "hide_name": 0,
          "bits": [ 238, 230, 210, 188, 371, 384, 390, 397, 406, 425, 442, 459, 476, 490, 494, 496 ],
          "attributes": {
            "hdlname": "the_wave_maker_2 oscout"
          }
        },
        "the_wave_maker_2.phase": {
          "hide_name": 0,
          "bits": [ "0", 587, 585, 583, 581, 579, 603, 601, 599, 597, 595, 593, 591, 589, 577, 575 ],
          "attributes": {
            "hdlname": "the_wave_maker_2 phase"
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 586, 585, 1221, 1222, 579, 603, 1223, 1224, 597, 595, 593, 591, 589, 577, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24",
            "unused_bits": "2 3 6 7"
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 586, 584, 582, 580, 578, 602, 600, 598, 596, 594, 592, 590, 588, 576, 574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "the_wave_maker_2.phase_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 587, 615, 614, 613, 612, 611, 610, 605, 604, 609, 608, 607, 606, 616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "the_wave_maker_2.rate": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "the_wave_maker_2 rate"
          }
        },
        "the_wave_maker_2.wave_type": {
          "hide_name": 0,
          "bits": [ 51, 48 ],
          "attributes": {
            "hdlname": "the_wave_maker_2 wave_type"
          }
        },
        "the_wave_maker_2:47": {
          "hide_name": 0,
          "bits": [ 238, 230, 210, 188, 371, 384, 390, 397, 406, 425, 442, 459, 476, 490, 494, 496 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 579, 53, 621, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 581, 53, 623, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 583, 53, 625, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 585, 53, 627, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 577, 53, 629, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 589, 53, 631, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 591, 53, 633, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 593, 53, 635, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 595, 53, 637, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 597, 53, 639, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 599, 53, 641, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 601, 53, 643, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 644 ],
          "attributes": {
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 603, 53, 645, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_2:47_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
          }
        },
        "the_wave_maker_3.clk": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "the_wave_maker_3 clk"
          }
        },
        "the_wave_maker_3.oscout": {
          "hide_name": 0,
          "bits": [ 234, 226, 206, 184, 367, 380, 353, 341, 329, 314, 306, 298, 290, 283, 280, 277 ],
          "attributes": {
            "hdlname": "the_wave_maker_3 oscout"
          }
        },
        "the_wave_maker_3.phase": {
          "hide_name": 0,
          "bits": [ "0", "0", 657, 655, 653, 651, 673, 671, 669, 667, 665, 663, 661, 659, 649, 647 ],
          "attributes": {
            "hdlname": "the_wave_maker_3 phase"
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 656, 1225, 653, 651, 1226, 1227, 1228, 667, 665, 663, 661, 659, 649, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24",
            "unused_bits": "1 4 5 6"
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 656, 654, 652, 650, 672, 670, 668, 666, 664, 662, 660, 658, 648, 646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "the_wave_maker_3.phase_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 657, 684, 683, 682, 681, 680, 679, 675, 674, 678, 677, 676, 685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "the_wave_maker_3.rate": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "the_wave_maker_3 rate"
          }
        },
        "the_wave_maker_3.wave_type": {
          "hide_name": 0,
          "bits": [ 51, 48 ],
          "attributes": {
            "hdlname": "the_wave_maker_3 wave_type"
          }
        },
        "the_wave_maker_3:50": {
          "hide_name": 0,
          "bits": [ 234, 226, 206, 184, 367, 380, 353, 341, 329, 314, 306, 298, 290, 283, 280, 277 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 651, 53, 689, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 653, 53, 691, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 655, 53, 693, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 649, 53, 695, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 659, 53, 697, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 661, 53, 699, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 663, 53, 701, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 665, 53, 703, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 704 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 667, 53, 705, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 669, 53, 707, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 671, 53, 709, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 673, 53, 711, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_3:50_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
          }
        },
        "the_wave_maker_4.clk": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "the_wave_maker_4 clk"
          }
        },
        "the_wave_maker_4.oscout": {
          "hide_name": 0,
          "bits": [ 255, 201, 201, 179, 162, 375, 388, 395, 403, 423, 440, 457, 474, 488, 492, 276 ],
          "attributes": {
            "hdlname": "the_wave_maker_4 oscout"
          }
        },
        "the_wave_maker_4.phase": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 721, 719, 717, 737, 735, 733, 731, 729, 727, 725, 723, 715, 713 ],
          "attributes": {
            "hdlname": "the_wave_maker_4 phase"
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 720, 719, 1229, 1230, 1231, 1232, 731, 729, 727, 725, 723, 715, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24",
            "unused_bits": "2 3 4 5"
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 720, 718, 716, 736, 734, 732, 730, 728, 726, 724, 722, 714, 712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "the_wave_maker_4.phase_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 721, 747, 746, 745, 744, 743, 742, 739, 738, 741, 740, 748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "the_wave_maker_4.rate": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "the_wave_maker_4 rate"
          }
        },
        "the_wave_maker_4.wave_type": {
          "hide_name": 0,
          "bits": [ 51, 48 ],
          "attributes": {
            "hdlname": "the_wave_maker_4 wave_type"
          }
        },
        "the_wave_maker_4:53": {
          "hide_name": 0,
          "bits": [ 255, 201, 201, 179, 162, 375, 388, 395, 403, 423, 440, 457, 474, 488, 492, 276 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFESR_Q_1_R": {
          "hide_name": 0,
          "bits": [ 922, 53, 958, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 717, 53, 752, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 719, 53, 754, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 715, 53, 756, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 723, 53, 758, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 725, 53, 760, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 727, 53, 762, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 729, 53, 764, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 731, 53, 766, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 733, 53, 768, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 735, 53, 770, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 737, 53, 772, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_4:53_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
          }
        },
        "the_wave_maker_5.clk": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "the_wave_maker_5 clk"
          }
        },
        "the_wave_maker_5.oscout": {
          "hide_name": 0,
          "bits": [ 254, 221, 200, 178, 161, 373, 387, 394, 402, 411, 431, 448, 465, 482, 271, 275 ],
          "attributes": {
            "hdlname": "the_wave_maker_5 oscout"
          }
        },
        "the_wave_maker_5.phase": {
          "hide_name": 0,
          "bits": [ "0", "0", 784, 782, 780, 778, 800, 798, 796, 794, 792, 790, 788, 786, 776, 774 ],
          "attributes": {
            "hdlname": "the_wave_maker_5 phase"
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 783, 782, 780, 1233, 800, 798, 796, 1234, 792, 790, 788, 786, 776, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24",
            "unused_bits": "3 7"
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 783, 781, 779, 777, 799, 797, 795, 793, 791, 789, 787, 785, 775, 773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "the_wave_maker_5.phase_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 784, 811, 810, 809, 808, 807, 806, 802, 801, 805, 804, 803, 812 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "the_wave_maker_5.rate": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "the_wave_maker_5 rate"
          }
        },
        "the_wave_maker_5.wave_type": {
          "hide_name": 0,
          "bits": [ 51, 48 ],
          "attributes": {
            "hdlname": "the_wave_maker_5 wave_type"
          }
        },
        "the_wave_maker_5:56": {
          "hide_name": 0,
          "bits": [ 254, 221, 200, 178, 161, 373, 387, 394, 402, 411, 431, 448, 465, 482, 271, 275 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 815 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 778, 53, 816, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 780, 53, 818, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 819 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 782, 53, 820, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 814 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 776, 53, 822, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 786, 53, 824, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 788, 53, 826, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 827 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 790, 53, 828, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 792, 53, 830, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 794, 53, 832, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 796, 53, 834, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 798, 53, 836, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 800, 53, 838, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_5:56_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 813 ],
          "attributes": {
          }
        },
        "the_wave_maker_6.clk": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "the_wave_maker_6 clk"
          }
        },
        "the_wave_maker_6.oscout": {
          "hide_name": 0,
          "bits": [ 256, 222, 202, 180, 163, 376, 389, 396, 404, 424, 441, 458, 475, 489, 493, 272 ],
          "attributes": {
            "hdlname": "the_wave_maker_6 oscout"
          }
        },
        "the_wave_maker_6.phase": {
          "hide_name": 0,
          "bits": [ 854, 852, 850, 848, 846, 844, 870, 868, 866, 864, 862, 860, 858, 856, 842, 840 ],
          "attributes": {
            "hdlname": "the_wave_maker_6 phase"
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 853, 1235, 1236, 848, 846, 1237, 1238, 868, 866, 1239, 862, 860, 858, 856, 842, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24",
            "unused_bits": "1 2 5 6 9"
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 853, 851, 849, 847, 845, 843, 869, 867, 865, 863, 861, 859, 857, 855, 841, 839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "the_wave_maker_6.phase_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 854, 883, 882, 881, 880, 879, 878, 872, 871, 877, 876, 875, 874, 873, 884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "the_wave_maker_6.rate": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "the_wave_maker_6 rate"
          }
        },
        "the_wave_maker_6.wave_type": {
          "hide_name": 0,
          "bits": [ 51, 48 ],
          "attributes": {
            "hdlname": "the_wave_maker_6 wave_type"
          }
        },
        "the_wave_maker_6:59": {
          "hide_name": 0,
          "bits": [ 256, 222, 202, 180, 163, 376, 389, 396, 404, 424, 441, 458, 475, 489, 493, 272 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 844, 53, 888, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 846, 53, 890, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 848, 53, 892, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 850, 53, 894, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 895 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 852, 53, 896, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 842, 53, 898, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 856, 53, 900, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 858, 53, 902, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 860, 53, 904, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 862, 53, 906, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 864, 53, 908, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 866, 53, 910, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 868, 53, 912, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 870, 53, 914, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_6:59_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
          }
        },
        "the_wave_maker_7.clk": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "the_wave_maker_7 clk"
          }
        },
        "the_wave_maker_7.oscout": {
          "hide_name": 0,
          "bits": [ 244, 223, 203, 181, 164, 150, 147, 144, 141, 401, 410, 430, 447, 464, 481, 257 ],
          "attributes": {
            "hdlname": "the_wave_maker_7 oscout"
          }
        },
        "the_wave_maker_7.phase": {
          "hide_name": 0,
          "bits": [ "0", 928, 926, 924, 922, 920, 944, 942, 940, 938, 936, 934, 932, 930, 918, 916 ],
          "attributes": {
            "hdlname": "the_wave_maker_7 phase"
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 927, 926, 924, 1240, 1241, 944, 1242, 940, 1243, 936, 934, 932, 930, 918, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24",
            "unused_bits": "3 4 6 8"
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 927, 925, 923, 921, 919, 943, 941, 939, 937, 935, 933, 931, 929, 917, 915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "the_wave_maker_7.phase_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 928, 956, 955, 954, 953, 952, 951, 946, 945, 950, 949, 948, 947, 957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "the_wave_maker_7.rate": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "the_wave_maker_7 rate"
          }
        },
        "the_wave_maker_7.wave_type": {
          "hide_name": 0,
          "bits": [ 51, 48 ],
          "attributes": {
            "hdlname": "the_wave_maker_7 wave_type"
          }
        },
        "the_wave_maker_7:62": {
          "hide_name": 0,
          "bits": [ 244, 223, 203, 181, 164, 150, 147, 144, 141, 401, 410, 430, 447, 464, 481, 257 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 920, 53, 962, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 924, 53, 965, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 926, 53, 967, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 918, 53, 969, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 930, 53, 971, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 932, 53, 973, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 934, 53, 975, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 936, 53, 977, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 938, 53, 979, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 980 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 940, 53, 981, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 942, 53, 983, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 944, 53, 985, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_7:62_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
          }
        },
        "the_wave_maker_8.clk": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "the_wave_maker_8 clk"
          }
        },
        "the_wave_maker_8.oscout": {
          "hide_name": 0,
          "bits": [ 249, 250, 217, 195, 173, 156, 377, 350, 338, 326, 422, 439, 456, 473, 487, 266 ],
          "attributes": {
            "hdlname": "the_wave_maker_8 oscout"
          }
        },
        "the_wave_maker_8.phase": {
          "hide_name": 0,
          "bits": [ 1001, 999, 997, 995, 993, 991, 1017, 1015, 1013, 1011, 1009, 1007, 1005, 1003, 989, 987 ],
          "attributes": {
            "hdlname": "the_wave_maker_8 phase"
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1000, 1244, 997, 1245, 1246, 991, 1247, 1248, 1013, 1249, 1009, 1007, 1005, 1003, 989, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24",
            "unused_bits": "1 3 4 6 7 9"
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1000, 998, 996, 994, 992, 990, 1016, 1014, 1012, 1010, 1008, 1006, 1004, 1002, 988, 986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "the_wave_maker_8.phase_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1001, 1030, 1029, 1028, 1027, 1026, 1025, 1019, 1018, 1024, 1023, 1022, 1021, 1020, 1031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "the_wave_maker_8.rate": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "the_wave_maker_8 rate"
          }
        },
        "the_wave_maker_8.wave_type": {
          "hide_name": 0,
          "bits": [ 51, 48 ],
          "attributes": {
            "hdlname": "the_wave_maker_8 wave_type"
          }
        },
        "the_wave_maker_8:65": {
          "hide_name": 0,
          "bits": [ 249, 250, 217, 195, 173, 156, 377, 350, 338, 326, 422, 439, 456, 473, 487, 266 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 991, 53, 1035, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 993, 53, 1037, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 995, 53, 1039, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 997, 53, 1041, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1042 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 999, 53, 1043, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 989, 53, 1045, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1003, 53, 1047, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1048 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1005, 53, 1049, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1050 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1007, 53, 1051, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1009, 53, 1053, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1011, 53, 1055, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1056 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1013, 53, 1057, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1058 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1015, 53, 1059, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1060 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1017, 53, 1061, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
          }
        },
        "the_wave_maker_8:65_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "wave_switch_button": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "wave_switch_debouncer.button_in": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "wave_switch_debouncer button_in"
          }
        },
        "wave_switch_debouncer.button_in_sync": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
            "hdlname": "wave_switch_debouncer button_in_sync"
          }
        },
        "wave_switch_debouncer.button_in_sync_prev": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
            "hdlname": "wave_switch_debouncer button_in_sync_prev"
          }
        },
        "wave_switch_debouncer.button_in_sync_prev_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1065, 1075, 1070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wave_switch_debouncer.button_out": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
            "hdlname": "wave_switch_debouncer button_out"
          }
        },
        "wave_switch_debouncer.button_out_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
          }
        },
        "wave_switch_debouncer.clk": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "hdlname": "wave_switch_debouncer clk"
          }
        },
        "wave_switch_debouncer.count": {
          "hide_name": 0,
          "bits": [ 1078, 1080, 1097, 1096, 1094, 1092, 1090, 1088, 1066, 1067, 1068, 1069, 1071, 1072, 1073, 1074 ],
          "attributes": {
            "hdlname": "wave_switch_debouncer count"
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1107, 1106, 1105, 1104, 1103, 1102, 1115, 1114, 1113, 1112, 1111, 1110, 1109, 1108, 1101, 1100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "wave_switch_debouncer.count_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1078, 1079, 1095, 1093, 1091, 1089, 1087, 1083, 1081, 1082, 1086, 1084, 1085, 1098, 1099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "wave_switch_debouncer.pushed_down": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "hdlname": "wave_switch_debouncer pushed_down"
          }
        },
        "wave_switch_debouncer:116": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
          }
        },
        "wave_switch_debouncer:116_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1064, 1077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wave_switch_debouncer:116_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1116, 1117, 1118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/aloja/bin/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        }
      }
    }
  }
}
