// Seed: 1724531585
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_10 = 32'd39,
    parameter id_6  = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  inout logic [7:0] id_9;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  input wire id_8;
  inout wand id_7;
  inout wire _id_6;
  inout tri1 id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_7 = -1'b0;
  wire  _id_10;
  logic id_11;
  logic id_12;
  ;
  wire [1 : id_10] id_13;
endmodule
