# compile vhdl design source files
vhdl xil_defaultlib  "../../../LinearFeedbackShiftRegister.srcs/sources_1/new/LFSR4_5.vhd"
vhdl xil_defaultlib  "../../../LinearFeedbackShiftRegister.srcs/sources_1/new/sev_seg.vhd"
vhdl xil_defaultlib  "../../../LinearFeedbackShiftRegister.srcs/sources_1/new/mpg.vhd"
vhdl xil_defaultlib  "../../../LinearFeedbackShiftRegister.srcs/sources_1/new/main_fpga.vhd"

# Do not sort compile order
nosort
