Analysis & Synthesis report for distance
Mon Jun 17 13:17:39 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider
 16. Source assignments for grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated
 17. Source assignments for grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated
 18. Source assignments for grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider
 19. Source assignments for grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2
 20. Source assignments for grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2
 21. Parameter Settings for User Entity Instance: grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component
 22. Parameter Settings for User Entity Instance: grid_ram:grid_ramEx01|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: grid_ram:grid_ramEx02|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component
 25. Parameter Settings for Inferred Entity Instance: grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0
 26. Parameter Settings for Inferred Entity Instance: grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. altshift_taps Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "grid_statistical:grid_statisticalEx01|mod10:mod10Ex01"
 30. Port Connectivity Checks: "grid_statistical:grid_statisticalEx01"
 31. Port Connectivity Checks: "grid_ram:grid_ramEx01"
 32. Port Connectivity Checks: "grid_division:grid_divisionEx01|mod10:mod10Ex01"
 33. Port Connectivity Checks: "grid_division:grid_divisionEx01"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 17 13:17:39 2019           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; distance                                        ;
; Top-level Entity Name              ; calc_distance_top                               ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 1,342                                           ;
;     Total combinational functions  ; 966                                             ;
;     Dedicated logic registers      ; 687                                             ;
; Total registers                    ; 687                                             ;
; Total pins                         ; 87                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,810                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX75CF23I7     ;                    ;
; Top-level entity name                                            ; calc_distance_top  ; distance           ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; ../ip/mod10/mod10.v              ; yes             ; User Wizard-Generated File   ; E:/work/calc_distance/ip/mod10/mod10.v                                  ;         ;
; ../ip/grid_ram/grid_ram.v        ; yes             ; User Wizard-Generated File   ; E:/work/calc_distance/ip/grid_ram/grid_ram.v                            ;         ;
; ../hdl/grid_statistical.v        ; yes             ; User Verilog HDL File        ; E:/work/calc_distance/hdl/grid_statistical.v                            ;         ;
; ../hdl/grid_division.v           ; yes             ; User Verilog HDL File        ; E:/work/calc_distance/hdl/grid_division.v                               ;         ;
; ../hdl/calc_distance_top.v       ; yes             ; User Verilog HDL File        ; E:/work/calc_distance/hdl/calc_distance_top.v                           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; db/lpm_divide_lrt.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/lpm_divide_lrt.tdf                ;         ;
; db/sign_div_unsign_j7i.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/sign_div_unsign_j7i.tdf           ;         ;
; db/alt_u_div_vsf.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf                 ;         ;
; db/add_sub_1tc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/add_sub_1tc.tdf                   ;         ;
; db/add_sub_2tc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/add_sub_2tc.tdf                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ddd2.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/altsyncram_ddd2.tdf               ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_3vp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/shift_taps_3vp.tdf                ;         ;
; db/altsyncram_se81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/altsyncram_se81.tdf               ;         ;
; db/cntr_1tf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/cntr_1tf.tdf                      ;         ;
; db/shift_taps_4vp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/shift_taps_4vp.tdf                ;         ;
; db/altsyncram_te81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/altsyncram_te81.tdf               ;         ;
; db/cntr_usf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/work/calc_distance/fpga_project/db/cntr_usf.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 87               ;
; Total memory bits        ; 32810            ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 766              ;
; Total fan-out            ; 6493             ;
; Average fan-out          ; 3.38             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                 ; Entity Name         ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |calc_distance_top                                       ; 966 (1)             ; 687 (0)                   ; 32810       ; 0            ; 0       ; 0         ; 0         ; 87   ; 0            ; |calc_distance_top                                                                                                                                                                                                                                                                  ; calc_distance_top   ; work         ;
;    |grid_division:grid_divisionEx01|                     ; 279 (144)           ; 257 (148)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_division:grid_divisionEx01                                                                                                                                                                                                                                  ; grid_division       ; work         ;
;       |mod10:mod10Ex01|                                  ; 135 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01                                                                                                                                                                                                                  ; mod10               ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|               ; 135 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                  ; lpm_divide          ; work         ;
;             |lpm_divide_lrt:auto_generated|              ; 135 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated                                                                                                                                                    ; lpm_divide_lrt      ; work         ;
;                |sign_div_unsign_j7i:divider|             ; 135 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider                                                                                                                        ; sign_div_unsign_j7i ; work         ;
;                   |alt_u_div_vsf:divider|                ; 135 (135)           ; 109 (109)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider                                                                                                  ; alt_u_div_vsf       ; work         ;
;    |grid_ram:grid_ramEx01|                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_ram:grid_ramEx01                                                                                                                                                                                                                                            ; grid_ram            ; work         ;
;       |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_ram:grid_ramEx01|altsyncram:altsyncram_component                                                                                                                                                                                                            ; altsyncram          ; work         ;
;          |altsyncram_ddd2:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated                                                                                                                                                                             ; altsyncram_ddd2     ; work         ;
;    |grid_ram:grid_ramEx02|                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_ram:grid_ramEx02                                                                                                                                                                                                                                            ; grid_ram            ; work         ;
;       |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_ram:grid_ramEx02|altsyncram:altsyncram_component                                                                                                                                                                                                            ; altsyncram          ; work         ;
;          |altsyncram_ddd2:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated                                                                                                                                                                             ; altsyncram_ddd2     ; work         ;
;    |grid_statistical:grid_statisticalEx01|               ; 686 (315)           ; 430 (200)                 ; 42          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01                                                                                                                                                                                                                            ; grid_statistical    ; work         ;
;       |mod10:mod10Ex01|                                  ; 371 (0)             ; 230 (0)                   ; 42          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01                                                                                                                                                                                                            ; mod10               ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|               ; 371 (0)             ; 230 (0)                   ; 42          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                            ; lpm_divide          ; work         ;
;             |lpm_divide_lrt:auto_generated|              ; 371 (0)             ; 230 (0)                   ; 42          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated                                                                                                                                              ; lpm_divide_lrt      ; work         ;
;                |sign_div_unsign_j7i:divider|             ; 371 (0)             ; 230 (0)                   ; 42          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider                                                                                                                  ; sign_div_unsign_j7i ; work         ;
;                   |alt_u_div_vsf:divider|                ; 371 (368)           ; 230 (227)                 ; 42          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider                                                                                            ; alt_u_div_vsf       ; work         ;
;                      |altshift_taps:DFFNumerator_rtl_0|  ; 2 (0)               ; 2 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0                                                           ; altshift_taps       ; work         ;
;                         |shift_taps_3vp:auto_generated|  ; 2 (0)               ; 2 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated                             ; shift_taps_3vp      ; work         ;
;                            |altsyncram_se81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2 ; altsyncram_se81     ; work         ;
;                            |cntr_1tf:cntr1|              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|cntr_1tf:cntr1              ; cntr_1tf            ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_0|   ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0                                                            ; altshift_taps       ; work         ;
;                         |shift_taps_4vp:auto_generated|  ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated                              ; shift_taps_4vp      ; work         ;
;                            |altsyncram_te81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2  ; altsyncram_te81     ; work         ;
;                            |cntr_usf:cntr1|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|cntr_usf:cntr1               ; cntr_usf            ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 6            ; 4            ; 6            ; 24    ; None ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 2            ; 9            ; 2            ; 9            ; 18    ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; grid_statistical:grid_statisticalEx01|cs[2]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|cs[6,8]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[4,7,8]                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[16..21]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[13,16,17]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[40..42]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[10..14]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[22,25,26]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[20..27]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[31,34,35,40,43,44,49,52,53,58,61,62,67,70,71] ; Stuck at VCC due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[0]                                            ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[1]  ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[1]                                            ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[2]  ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[2]                                            ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[3]  ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[3]                                            ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[5]  ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[5]                                            ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[6]  ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[9..12,14]                                     ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[15] ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[18..21,23]                                    ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[24] ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[27..30,32]                                    ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[33] ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[36..39,41]                                    ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[42] ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[45..48,50]                                    ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[51] ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[54..57,59]                                    ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[60] ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[63..66,68]                                    ; Merged with grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[69] ;
; grid_statistical:grid_statisticalEx01|cs[8]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[33..38,46..48]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[128,152,176]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; Total Number of Removed Registers = 104                                                                                                                                                                                      ;                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[8] ; Stuck at VCC              ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[17], ;
;                                                                                                                                                                                   ; due to stuck port data_in ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[26], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[27],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[26],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[25],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[24],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[23],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[22],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[20],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[35], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[44], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[53], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[62], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[71], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[38],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[37],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[36],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[35],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[34],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[33],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[48],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[47],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[46],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[128],   ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[152],   ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[176]    ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[7] ; Stuck at VCC              ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[16], ;
;                                                                                                                                                                                   ; due to stuck port data_in ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[14],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[13],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[10],       ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[25], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[34], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[43], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[52], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[61], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[70]  ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[4] ; Stuck at VCC              ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[13], ;
;                                                                                                                                                                                   ; due to stuck port data_in ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[22], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[31], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[40], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[49], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[58], ;
;                                                                                                                                                                                   ;                           ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[67]  ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[18]  ; Stuck at GND              ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[42]    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                     ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[17]  ; Stuck at GND              ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[41]    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                     ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[16]  ; Stuck at GND              ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[40]    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 687   ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 107   ;
; Number of registers using Asynchronous Clear ; 336   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 275   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[71] ; 1       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[70] ; 1       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[69] ; 1       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[68] ; 1       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[67] ; 1       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[66] ; 1       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[65] ; 1       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[64] ; 1       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[63] ; 1       ;
; grid_statistical:grid_statisticalEx01|cs[0]                                                                                                                                              ; 26      ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[60] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[59] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[58] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[57] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[56] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[55] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[54] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[62] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[61] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[48] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[47] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[46] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[45] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[53] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[52] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[51] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[50] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[49] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[25] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[24] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[23] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[22] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[21] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[20] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[19] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[18] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[26] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[36] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[44] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[43] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[42] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[41] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[40] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[39] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[38] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[37] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[13] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[12] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[11] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[10] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[9]  ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[14] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[17] ; 5       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[16] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[15] ; 4       ;
; grid_division:grid_divisionEx01|cs[0]                                                                                                                                                    ; 8       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[27] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[33] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[32] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[31] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[30] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[29] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[28] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[35] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[34] ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[1]  ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[0]  ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[2]  ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[4]  ; 4       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[8]  ; 2       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[7]  ; 2       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[6]  ; 2       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[5]  ; 2       ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[3]  ; 4       ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[69]       ; 6       ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[60]       ; 19      ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[51]       ; 19      ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[42]       ; 7       ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[33]       ; 1       ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[24]       ; 1       ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[15]       ; 1       ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[6]        ; 1       ;
; Total number of inverted registers = 82                                                                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                   ; Megafunction                                                                                                                                                                             ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[4..6,28..30,52..54,76..78,100..102,124..126] ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator_rtl_0 ; SHIFT_TAPS ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[25..27,49..51,73..75,97..99,121..123,145..147]     ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator_rtl_0 ; SHIFT_TAPS ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[109..111,133..135,157..159,181..183]          ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient_rtl_0  ; SHIFT_TAPS ;
; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[10..12,34..36,58..60,82..84]                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient_rtl_0  ; SHIFT_TAPS ;
; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[31..33,55..57,79..81,103..105]                     ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient_rtl_0  ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |calc_distance_top|grid_statistical:grid_statisticalEx01|max_range_point_pos[7] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |calc_distance_top|grid_statistical:grid_statisticalEx01|state_cnt[2]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |calc_distance_top|grid_division:grid_divisionEx01|state_cnt[0]                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |calc_distance_top|grid_division:grid_divisionEx01|grid_degree33_cnt[6]         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |calc_distance_top|grid_statistical:grid_statisticalEx01|tannis2_right_addr[2]  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |calc_distance_top|grid_statistical:grid_statisticalEx01|tannis1_right_addr[1]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |calc_distance_top|grid_division:grid_divisionEx01|send_en_cnt[7]               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |calc_distance_top|grid_statistical:grid_statisticalEx01|numer[23]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[24]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[30]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[31]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[43]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[44]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[45]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[46]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[47]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[48]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[49]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[59]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[60]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[61]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[62]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[63]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[64]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[65]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[66]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[67]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[68]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[69]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[70]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[71]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[72]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[73]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[74]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[85]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[86]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[87]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[88]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[89]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[90]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[91]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[92]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[93]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[94]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[95]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[96]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[97]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[98]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[99]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[106]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[107]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[108]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[109]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[110]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[111]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[112]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[113]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[114]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[115]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[116]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[117]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[118]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[119]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[120]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[121]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[122]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[123]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[124]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[125]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[126]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[127]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[128]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[129]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[130]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[131]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[132]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[133]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[134]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[135]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[136]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[137]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[138]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[139]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[140]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[141]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[142]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[143]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[144]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[145]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[146]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[147]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[150]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[151]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[152]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[153]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[154]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[155]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[156]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[157]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[158]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[159]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[160]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[161]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[162]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[163]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[164]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[165]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[166]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[167]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[168]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[169]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[170]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[171]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[172]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[173]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[175]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[176]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[177]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[178]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[179]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[180]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[181]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[182]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[183]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[184]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[185]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[186]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[187]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[188]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[189]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[190]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[191]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[24]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[30]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[31]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[43]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[44]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[45]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[46]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[47]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[48]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[49]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[59]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[60]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[61]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[62]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[63]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[64]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[65]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[66]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[67]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[68]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[69]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[70]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[71]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[72]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[73]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[74]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[85]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[86]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[87]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[88]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[89]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[90]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[91]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[92]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[93]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[94]                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[95]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[96]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[97]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[98]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[99]                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[106]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[107]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[108]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[109]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[110]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[111]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[112]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[113]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[114]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[115]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[116]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[117]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[118]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[119]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[120]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[121]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[122]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[123]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[124]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[125]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[126]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[127]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[128]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[129]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[130]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[131]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[132]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[133]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[134]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[135]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[136]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[137]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[138]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[139]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[140]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[141]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[142]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[143]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[144]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[145]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[146]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[147]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[150]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[151]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[152]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[153]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[154]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[155]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[156]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[157]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[158]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[159]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[160]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[161]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[162]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[163]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[164]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[165]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[166]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[167]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[168]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[169]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[170]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[171]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[172]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[173]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[175]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[176]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[177]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[178]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[179]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[180]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[181]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[182]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[183]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[184]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[185]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[186]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[187]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[188]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[189]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[190]                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[191]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 24             ; Signed Integer                                                                     ;
; LPM_WIDTHD             ; 9              ; Signed Integer                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                            ;
; LPM_PIPELINE           ; 8              ; Signed Integer                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_lrt ; Untyped                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: grid_ram:grid_ramEx01|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_ddd2      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: grid_ram:grid_ramEx02|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_ddd2      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 24             ; Signed Integer                                                                           ;
; LPM_WIDTHD             ; 9              ; Signed Integer                                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                  ;
; LPM_PIPELINE           ; 8              ; Signed Integer                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_lrt ; Untyped                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                           ;
+------------------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                               ;
; TAP_DISTANCE   ; 6              ; Untyped                                                                                                                                                                                                               ;
; WIDTH          ; 6              ; Untyped                                                                                                                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER ; shift_taps_3vp ; Untyped                                                                                                                                                                                                               ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                              ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                              ;
; WIDTH          ; 9              ; Untyped                                                                                                                                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_4vp ; Untyped                                                                                                                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 512                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 512                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 512                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 512                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                 ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                                      ;
; Entity Instance            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 6                                                                                                                                                                                                      ;
;     -- WIDTH               ; 6                                                                                                                                                                                                      ;
; Entity Instance            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                      ;
;     -- WIDTH               ; 9                                                                                                                                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "grid_statistical:grid_statisticalEx01|mod10:mod10Ex01"                                                                              ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; quotient ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (16 bits) it drives; bit(s) "quotient[23..16]" have no fanouts ;
; remain   ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "grid_statistical:grid_statisticalEx01"                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; tannis1_right_rden ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "grid_ram:grid_ramEx01"                                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rden_a ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rden_b ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "grid_division:grid_divisionEx01|mod10:mod10Ex01"                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; denom         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; denom[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; denom[6..5]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; denom[3..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; denom[4]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; numer[23..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; quotient      ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (9 bits) it drives; bit(s) "quotient[23..9]" have no fanouts                                                      ;
; remain        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "grid_division:grid_divisionEx01"                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; tannis1_left_rden ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 687                         ;
;     CLR               ; 20                          ;
;     CLR SCLR          ; 41                          ;
;     ENA CLR           ; 209                         ;
;     ENA CLR SCLR      ; 34                          ;
;     ENA CLR SLD       ; 32                          ;
;     SLD               ; 75                          ;
;     plain             ; 276                         ;
; cycloneiii_lcell_comb ; 980                         ;
;     arith             ; 502                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 381                         ;
;     normal            ; 478                         ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 280                         ;
;         4 data inputs ; 81                          ;
; cycloneiii_ram_block  ; 79                          ;
;                       ;                             ;
; Max LUT depth         ; 9.90                        ;
; Average LUT depth     ; 4.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Jun 17 13:17:26 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off distance -c distance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /work/calc_distance/ip/mod10/mod10.v
    Info (12023): Found entity 1: mod10 File: E:/work/calc_distance/ip/mod10/mod10.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /work/calc_distance/ip/grid_ram/grid_ram.v
    Info (12023): Found entity 1: grid_ram File: E:/work/calc_distance/ip/grid_ram/grid_ram.v Line: 39
Info (12021): Found 0 design units, including 0 entities, in source file /work/calc_distance/hdl/max_value.v
Info (12021): Found 1 design units, including 1 entities, in source file /work/calc_distance/hdl/grid_statistical.v
    Info (12023): Found entity 1: grid_statistical File: E:/work/calc_distance/hdl/grid_statistical.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /work/calc_distance/hdl/grid_division.v
    Info (12023): Found entity 1: grid_division File: E:/work/calc_distance/hdl/grid_division.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /work/calc_distance/hdl/calc_distance_top.v
    Info (12023): Found entity 1: calc_distance_top File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at grid_division.v(69): created implicit net for "grid_wren" File: E:/work/calc_distance/hdl/grid_division.v Line: 69
Info (12127): Elaborating entity "calc_distance_top" for the top level hierarchy
Warning (10034): Output port "target_gray" at calc_distance_top.v(22) has no driver File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
Info (12128): Elaborating entity "grid_division" for hierarchy "grid_division:grid_divisionEx01" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at grid_division.v(69): object "grid_wren" assigned a value but never read File: E:/work/calc_distance/hdl/grid_division.v Line: 69
Warning (10230): Verilog HDL assignment warning at grid_division.v(273): truncated value with size 32 to match size of target (8) File: E:/work/calc_distance/hdl/grid_division.v Line: 273
Warning (10230): Verilog HDL assignment warning at grid_division.v(278): truncated value with size 32 to match size of target (8) File: E:/work/calc_distance/hdl/grid_division.v Line: 278
Info (12128): Elaborating entity "mod10" for hierarchy "grid_division:grid_divisionEx01|mod10:mod10Ex01" File: E:/work/calc_distance/hdl/grid_division.v Line: 61
Info (12128): Elaborating entity "lpm_divide" for hierarchy "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component" File: E:/work/calc_distance/ip/mod10/mod10.v Line: 64
Info (12130): Elaborated megafunction instantiation "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component" File: E:/work/calc_distance/ip/mod10/mod10.v Line: 64
Info (12133): Instantiated megafunction "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: E:/work/calc_distance/ip/mod10/mod10.v Line: 64
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "9"
    Info (12134): Parameter "lpm_widthn" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lrt.tdf
    Info (12023): Found entity 1: lpm_divide_lrt File: E:/work/calc_distance/fpga_project/db/lpm_divide_lrt.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_lrt" for hierarchy "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_j7i.tdf
    Info (12023): Found entity 1: sign_div_unsign_j7i File: E:/work/calc_distance/fpga_project/db/sign_div_unsign_j7i.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_j7i" for hierarchy "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider" File: E:/work/calc_distance/fpga_project/db/lpm_divide_lrt.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_vsf.tdf
    Info (12023): Found entity 1: alt_u_div_vsf File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 32
Info (12128): Elaborating entity "alt_u_div_vsf" for hierarchy "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider" File: E:/work/calc_distance/fpga_project/db/sign_div_unsign_j7i.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc File: E:/work/calc_distance/fpga_project/db/add_sub_1tc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_1tc" for hierarchy "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|add_sub_1tc:add_sub_0" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc File: E:/work/calc_distance/fpga_project/db/add_sub_2tc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2tc" for hierarchy "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|add_sub_2tc:add_sub_1" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 49
Info (12128): Elaborating entity "grid_ram" for hierarchy "grid_ram:grid_ramEx01" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "grid_ram:grid_ramEx01|altsyncram:altsyncram_component" File: E:/work/calc_distance/ip/grid_ram/grid_ram.v Line: 105
Info (12130): Elaborated megafunction instantiation "grid_ram:grid_ramEx01|altsyncram:altsyncram_component" File: E:/work/calc_distance/ip/grid_ram/grid_ram.v Line: 105
Info (12133): Instantiated megafunction "grid_ram:grid_ramEx01|altsyncram:altsyncram_component" with the following parameter: File: E:/work/calc_distance/ip/grid_ram/grid_ram.v Line: 105
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddd2.tdf
    Info (12023): Found entity 1: altsyncram_ddd2 File: E:/work/calc_distance/fpga_project/db/altsyncram_ddd2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ddd2" for hierarchy "grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "grid_statistical" for hierarchy "grid_statistical:grid_statisticalEx01" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 129
Warning (10230): Verilog HDL assignment warning at grid_statistical.v(221): truncated value with size 16 to match size of target (9) File: E:/work/calc_distance/hdl/grid_statistical.v Line: 221
Warning (10230): Verilog HDL assignment warning at grid_statistical.v(223): truncated value with size 32 to match size of target (9) File: E:/work/calc_distance/hdl/grid_statistical.v Line: 223
Warning (10230): Verilog HDL assignment warning at grid_statistical.v(225): truncated value with size 16 to match size of target (9) File: E:/work/calc_distance/hdl/grid_statistical.v Line: 225
Warning (10230): Verilog HDL assignment warning at grid_statistical.v(254): truncated value with size 16 to match size of target (9) File: E:/work/calc_distance/hdl/grid_statistical.v Line: 254
Warning (10230): Verilog HDL assignment warning at grid_statistical.v(256): truncated value with size 32 to match size of target (9) File: E:/work/calc_distance/hdl/grid_statistical.v Line: 256
Warning (10230): Verilog HDL assignment warning at grid_statistical.v(258): truncated value with size 16 to match size of target (9) File: E:/work/calc_distance/hdl/grid_statistical.v Line: 258
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 6
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 9
Info (12130): Elaborated megafunction instantiation "grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0"
Info (12133): Instantiated megafunction "grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_3vp.tdf
    Info (12023): Found entity 1: shift_taps_3vp File: E:/work/calc_distance/fpga_project/db/shift_taps_3vp.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_se81.tdf
    Info (12023): Found entity 1: altsyncram_se81 File: E:/work/calc_distance/fpga_project/db/altsyncram_se81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1tf.tdf
    Info (12023): Found entity 1: cntr_1tf File: E:/work/calc_distance/fpga_project/db/cntr_1tf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0"
Info (12133): Instantiated megafunction "grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4vp.tdf
    Info (12023): Found entity 1: shift_taps_4vp File: E:/work/calc_distance/fpga_project/db/shift_taps_4vp.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_te81.tdf
    Info (12023): Found entity 1: altsyncram_te81 File: E:/work/calc_distance/fpga_project/db/altsyncram_te81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf
    Info (12023): Found entity 1: cntr_usf File: E:/work/calc_distance/fpga_project/db/cntr_usf.tdf Line: 25
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/work/calc_distance/hdl/grid_statistical.v Line: 84
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "target_gray[0]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[1]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[2]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[3]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[4]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[5]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[6]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[7]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[8]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[9]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[10]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[11]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[12]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[13]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[14]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
    Warning (13410): Pin "target_gray[15]" is stuck at GND File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[52]~6" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[51]~15" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[58]~14" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[57]~13" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[56]~12" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[55]~11" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[54]~10" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[53]~9" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[45]~22" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[44]~21" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[43]~20" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]~19" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
    Info (17048): Logic cell "grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[41]~18" File: E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf Line: 47
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "gray_in[0]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[1]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[2]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[3]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[4]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[5]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[6]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[7]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[8]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[9]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[10]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[11]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[12]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[13]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[14]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
    Warning (15610): No output dependent on input pin "gray_in[15]" File: E:/work/calc_distance/hdl/calc_distance_top.v Line: 12
Info (21057): Implemented 1637 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 54 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 1471 logic cells
    Info (21064): Implemented 79 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Mon Jun 17 13:17:39 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:22


