Report: add16
llvm: add16 "rd" "rs1" "rs2"
sail: add16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add16: mayLoad = false
sail add16: mayLoad = false
llvm add16: mayStore = false
sail add16: mayStore = false

Report: add32
llvm: add32 "rd" "rs1" "rs2"
sail: add32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add32: mayLoad = false
sail add32: mayLoad = false
llvm add32: mayStore = false
sail add32: mayStore = false

Report: add64
llvm: add64 "rd" "rs1" "rs2"
sail: add64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add64: mayLoad = false
sail add64: mayLoad = false
llvm add64: mayStore = false
sail add64: mayStore = false

Report: add8
llvm: add8 "rd" "rs1" "rs2"
sail: add8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add8: mayLoad = false
sail add8: mayLoad = false
llvm add8: mayStore = false
sail add8: mayStore = false

Report: bitrevi
llvm: bitrevi "rd" "rs1" "shamt"
sail: bitrevi "rd" "rs1" "imm6"
bitrevi: Different inputs (2, 1)
bitrevi: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm bitrevi: mayLoad = false
sail bitrevi: mayLoad = false
llvm bitrevi: mayStore = false
sail bitrevi: mayStore = false

Report: clrs16
llvm: clrs16 "rd" "rs1"
sail: clrs16 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clrs16: mayLoad = false
sail clrs16: mayLoad = false
llvm clrs16: mayStore = false
sail clrs16: mayStore = false

Report: clrs32
llvm: clrs32 "rd" "rs1"
sail: clrs32 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clrs32: mayLoad = false
sail clrs32: mayLoad = false
llvm clrs32: mayStore = false
sail clrs32: mayStore = false

Report: clrs8
llvm: clrs8 "rd" "rs1"
sail: clrs8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clrs8: mayLoad = false
sail clrs8: mayLoad = false
llvm clrs8: mayStore = false
sail clrs8: mayStore = false

Report: clz16
llvm: clz16 "rd" "rs1"
sail: clz16 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clz16: mayLoad = false
sail clz16: mayLoad = false
llvm clz16: mayStore = false
sail clz16: mayStore = false

Report: clz32
llvm: clz32 "rd" "rs1"
sail: clz32 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clz32: mayLoad = false
sail clz32: mayLoad = false
llvm clz32: mayStore = false
sail clz32: mayStore = false

Report: clz8
llvm: clz8 "rd" "rs1"
sail: clz8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clz8: mayLoad = false
sail clz8: mayLoad = false
llvm clz8: mayStore = false
sail clz8: mayStore = false

Report: cmpeq16
llvm: cmpeq16 "rd" "rs1" "rs2"
sail: cmpeq16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm cmpeq16: mayLoad = false
sail cmpeq16: mayLoad = false
llvm cmpeq16: mayStore = false
sail cmpeq16: mayStore = false

Report: cmpeq8
llvm: cmpeq8 "rd" "rs1" "rs2"
sail: cmpeq8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm cmpeq8: mayLoad = false
sail cmpeq8: mayLoad = false
llvm cmpeq8: mayStore = false
sail cmpeq8: mayStore = false

Report: cras16
llvm: cras16 "rd" "rs1" "rs2"
sail: cras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm cras16: mayLoad = false
sail cras16: mayLoad = false
llvm cras16: mayStore = false
sail cras16: mayStore = false

Report: cras32
llvm: cras32 "rd" "rs1" "rs2"
sail: cras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm cras32: mayLoad = false
sail cras32: mayLoad = false
llvm cras32: mayStore = false
sail cras32: mayStore = false

Report: crsa16
llvm: crsa16 "rd" "rs1" "rs2"
sail: crsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm crsa16: mayLoad = false
sail crsa16: mayLoad = false
llvm crsa16: mayStore = false
sail crsa16: mayStore = false

Report: crsa32
llvm: crsa32 "rd" "rs1" "rs2"
sail: crsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm crsa32: mayLoad = false
sail crsa32: mayLoad = false
llvm crsa32: mayStore = false
sail crsa32: mayStore = false

Report: kabs16
llvm: kabs16 "rd" "rs1"
sail: kabs16 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm kabs16: mayLoad = false
sail kabs16: mayLoad = false
llvm kabs16: mayStore = false
sail kabs16: mayStore = false

Report: kabs8
llvm: kabs8 "rd" "rs1"
sail: kabs8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm kabs8: mayLoad = false
sail kabs8: mayLoad = false
llvm kabs8: mayStore = false
sail kabs8: mayStore = false

Report: kadd16
llvm: kadd16 "rd" "rs1" "rs2"
sail: kadd16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kadd16: mayLoad = false
sail kadd16: mayLoad = false
llvm kadd16: mayStore = false
sail kadd16: mayStore = false

Report: kadd32
llvm: kadd32 "rd" "rs1" "rs2"
sail: kadd32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kadd32: mayLoad = false
sail kadd32: mayLoad = false
llvm kadd32: mayStore = false
sail kadd32: mayStore = false

Report: kadd64
llvm: kadd64 "rd" "rs1" "rs2"
sail: kadd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kadd64: mayLoad = false
sail kadd64: mayLoad = false
llvm kadd64: mayStore = false
sail kadd64: mayStore = false

Report: kadd8
llvm: kadd8 "rd" "rs1" "rs2"
sail: kadd8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kadd8: mayLoad = false
sail kadd8: mayLoad = false
llvm kadd8: mayStore = false
sail kadd8: mayStore = false

Report: kcras16
llvm: kcras16 "rd" "rs1" "rs2"
sail: kcras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kcras16: mayLoad = false
sail kcras16: mayLoad = false
llvm kcras16: mayStore = false
sail kcras16: mayStore = false

Report: kcras32
llvm: kcras32 "rd" "rs1" "rs2"
sail: kcras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kcras32: mayLoad = false
sail kcras32: mayLoad = false
llvm kcras32: mayStore = false
sail kcras32: mayStore = false

Report: kcrsa16
llvm: kcrsa16 "rd" "rs1" "rs2"
sail: kcrsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kcrsa16: mayLoad = false
sail kcrsa16: mayLoad = false
llvm kcrsa16: mayStore = false
sail kcrsa16: mayStore = false

Report: kcrsa32
llvm: kcrsa32 "rd" "rs1" "rs2"
sail: kcrsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kcrsa32: mayLoad = false
sail kcrsa32: mayLoad = false
llvm kcrsa32: mayStore = false
sail kcrsa32: mayStore = false

Report: kdmabb16
llvm: kdmabb16 "rd" "rs1" "rs2"
sail: kdmabb16 "rd" "rs1" "rs2"
llvm kdmabb16: rs3 - implicit in
kdmabb16: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kdmabb16: mayLoad = false
sail kdmabb16: mayLoad = false
llvm kdmabb16: mayStore = false
sail kdmabb16: mayStore = false

Report: kdmabt16
llvm: kdmabt16 "rd" "rs1" "rs2"
sail: kdmabt16 "rd" "rs1" "rs2"
llvm kdmabt16: rs3 - implicit in
kdmabt16: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kdmabt16: mayLoad = false
sail kdmabt16: mayLoad = false
llvm kdmabt16: mayStore = false
sail kdmabt16: mayStore = false

Report: kdmatt16
llvm: kdmatt16 "rd" "rs1" "rs2"
sail: kdmatt16 "rd" "rs1" "rs2"
llvm kdmatt16: rs3 - implicit in
kdmatt16: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kdmatt16: mayLoad = false
sail kdmatt16: mayLoad = false
llvm kdmatt16: mayStore = false
sail kdmatt16: mayStore = false

Report: kdmbb16
llvm: kdmbb16 "rd" "rs1" "rs2"
sail: kdmbb16 "rd" "rs1" "rs2"
kdmbb16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kdmbb16: mayLoad = false
sail kdmbb16: mayLoad = false
llvm kdmbb16: mayStore = false
sail kdmbb16: mayStore = false

Report: kdmbt16
llvm: kdmbt16 "rd" "rs1" "rs2"
sail: kdmbt16 "rd" "rs1" "rs2"
kdmbt16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kdmbt16: mayLoad = false
sail kdmbt16: mayLoad = false
llvm kdmbt16: mayStore = false
sail kdmbt16: mayStore = false

Report: kdmtt16
llvm: kdmtt16 "rd" "rs1" "rs2"
sail: kdmtt16 "rd" "rs1" "rs2"
kdmtt16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kdmtt16: mayLoad = false
sail kdmtt16: mayLoad = false
llvm kdmtt16: mayStore = false
sail kdmtt16: mayStore = false

Report: khm16
llvm: khm16 "rd" "rs1" "rs2"
sail: khm16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khm16: mayLoad = false
sail khm16: mayLoad = false
llvm khm16: mayStore = false
sail khm16: mayStore = false

Report: khm8
llvm: khm8 "rd" "rs1" "rs2"
sail: khm8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khm8: mayLoad = false
sail khm8: mayLoad = false
llvm khm8: mayStore = false
sail khm8: mayStore = false

Report: khmbb16
llvm: khmbb16 "rd" "rs1" "rs2"
sail: khmbb16 "rd" "rs1" "rs2"
khmbb16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm khmbb16: mayLoad = false
sail khmbb16: mayLoad = false
llvm khmbb16: mayStore = false
sail khmbb16: mayStore = false

Report: khmbt16
llvm: khmbt16 "rd" "rs1" "rs2"
sail: khmbt16 "rd" "rs1" "rs2"
khmbt16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm khmbt16: mayLoad = false
sail khmbt16: mayLoad = false
llvm khmbt16: mayStore = false
sail khmbt16: mayStore = false

Report: khmtt16
llvm: khmtt16 "rd" "rs1" "rs2"
sail: khmtt16 "rd" "rs1" "rs2"
khmtt16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm khmtt16: mayLoad = false
sail khmtt16: mayLoad = false
llvm khmtt16: mayStore = false
sail khmtt16: mayStore = false

Report: khmx16
llvm: khmx16 "rd" "rs1" "rs2"
sail: khmx16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khmx16: mayLoad = false
sail khmx16: mayLoad = false
llvm khmx16: mayStore = false
sail khmx16: mayStore = false

Report: khmx8
llvm: khmx8 "rd" "rs1" "rs2"
sail: khmx8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm khmx8: mayLoad = false
sail khmx8: mayLoad = false
llvm khmx8: mayStore = false
sail khmx8: mayStore = false

Report: kmabb
llvm: kmabb "rd" "rs1" "rs2"
sail: kmabb "rd" "rs1" "rs2"
llvm kmabb: rs3 - implicit in
kmabb: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmabb: mayLoad = false
sail kmabb: mayLoad = false
llvm kmabb: mayStore = false
sail kmabb: mayStore = false

Report: kmabb32
llvm: kmabb32 "rd" "rs1" "rs2"
sail: kmabb32 "rd" "rs1" "rs2"
llvm kmabb32: rs3 - implicit in
kmabb32: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmabb32: mayLoad = false
sail kmabb32: mayLoad = false
llvm kmabb32: mayStore = false
sail kmabb32: mayStore = false

Report: kmabt
llvm: kmabt "rd" "rs1" "rs2"
sail: kmabt "rd" "rs1" "rs2"
llvm kmabt: rs3 - implicit in
kmabt: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmabt: mayLoad = false
sail kmabt: mayLoad = false
llvm kmabt: mayStore = false
sail kmabt: mayStore = false

Report: kmada
llvm: kmada "rd" "rs1" "rs2"
sail: kmada "rd" "rs1" "rs2"
llvm kmada: rs3 - implicit in
kmada: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmada: mayLoad = false
sail kmada: mayLoad = false
llvm kmada: mayStore = false
sail kmada: mayStore = false

Report: kmadrs
llvm: kmadrs "rd" "rs1" "rs2"
sail: kmadrs "rd" "rs1" "rs2"
llvm kmadrs: rs3 - implicit in
kmadrs: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmadrs: mayLoad = false
sail kmadrs: mayLoad = false
llvm kmadrs: mayStore = false
sail kmadrs: mayStore = false

Report: kmadrs32
llvm: kmadrs32 "rd" "rs1" "rs2"
sail: kmadrs32 "rd" "rs1" "rs2"
llvm kmadrs32: rs3 - implicit in
kmadrs32: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmadrs32: mayLoad = false
sail kmadrs32: mayLoad = false
llvm kmadrs32: mayStore = false
sail kmadrs32: mayStore = false

Report: kmads
llvm: kmads "rd" "rs1" "rs2"
sail: kmads "rd" "rs1" "rs2"
llvm kmads: rs3 - implicit in
kmads: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmads: mayLoad = false
sail kmads: mayLoad = false
llvm kmads: mayStore = false
sail kmads: mayStore = false

Report: kmads32
llvm: kmads32 "rd" "rs1" "rs2"
sail: kmads32 "rd" "rs1" "rs2"
llvm kmads32: rs3 - implicit in
kmads32: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmads32: mayLoad = false
sail kmads32: mayLoad = false
llvm kmads32: mayStore = false
sail kmads32: mayStore = false

Report: kmar64
llvm: kmar64 "rd" "rs1" "rs2"
sail: kmar64 "rd" "rs1" "rs2"
llvm kmar64: rs3 - implicit in
kmar64: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmar64: mayLoad = false
sail kmar64: mayLoad = false
llvm kmar64: mayStore = false
sail kmar64: mayStore = false

Report: kmatt
llvm: kmatt "rd" "rs1" "rs2"
sail: kmatt "rd" "rs1" "rs2"
llvm kmatt: rs3 - implicit in
kmatt: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmatt: mayLoad = false
sail kmatt: mayLoad = false
llvm kmatt: mayStore = false
sail kmatt: mayStore = false

Report: kmatt32
llvm: kmatt32 "rd" "rs1" "rs2"
sail: kmatt32 "rd" "rs1" "rs2"
llvm kmatt32: rs3 - implicit in
kmatt32: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmatt32: mayLoad = false
sail kmatt32: mayLoad = false
llvm kmatt32: mayStore = false
sail kmatt32: mayStore = false

Report: kmaxda
llvm: kmaxda "rd" "rs1" "rs2"
sail: kmaxda "rd" "rs1" "rs2"
llvm kmaxda: rs3 - implicit in
kmaxda: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmaxda: mayLoad = false
sail kmaxda: mayLoad = false
llvm kmaxda: mayStore = false
sail kmaxda: mayStore = false

Report: kmaxda32
llvm: kmaxda32 "rd" "rs1" "rs2"
sail: kmaxda32 "rd" "rs1" "rs2"
llvm kmaxda32: rs3 - implicit in
kmaxda32: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmaxda32: mayLoad = false
sail kmaxda32: mayLoad = false
llvm kmaxda32: mayStore = false
sail kmaxda32: mayStore = false

Report: kmaxds
llvm: kmaxds "rd" "rs1" "rs2"
sail: kmaxds "rd" "rs1" "rs2"
llvm kmaxds: rs3 - implicit in
kmaxds: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmaxds: mayLoad = false
sail kmaxds: mayLoad = false
llvm kmaxds: mayStore = false
sail kmaxds: mayStore = false

Report: kmaxds32
llvm: kmaxds32 "rd" "rs1" "rs2"
sail: kmaxds32 "rd" "rs1" "rs2"
llvm kmaxds32: rs3 - implicit in
kmaxds32: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmaxds32: mayLoad = false
sail kmaxds32: mayLoad = false
llvm kmaxds32: mayStore = false
sail kmaxds32: mayStore = false

Report: kmda
llvm: kmda "rd" "rs1" "rs2"
sail: kmda "rd" "rs1" "rs2"
kmda: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmda: mayLoad = false
sail kmda: mayLoad = false
llvm kmda: mayStore = false
sail kmda: mayStore = false

Report: kmda32
llvm: kmda32 "rd" "rs1" "rs2"
sail: kmda32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kmda32: mayLoad = false
sail kmda32: mayLoad = false
llvm kmda32: mayStore = false
sail kmda32: mayStore = false

Report: kmmac
llvm: kmmac "rd" "rs1" "rs2"
sail: kmmac "rd" "rs1" "rs2"
llvm kmmac: rs3 - implicit in
kmmac: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmac: mayLoad = false
sail kmmac: mayLoad = false
llvm kmmac: mayStore = false
sail kmmac: mayStore = false

Report: kmmawb
llvm: kmmawb "rd" "rs1" "rs2"
sail: kmmawb "rd" "rs1" "rs2"
llvm kmmawb: rs3 - implicit in
kmmawb: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmawb: mayLoad = false
sail kmmawb: mayLoad = false
llvm kmmawb: mayStore = false
sail kmmawb: mayStore = false

Report: kmmawb2
llvm: kmmawb2 "rd" "rs1" "rs2"
sail: kmmawb2 "rd" "rs1" "rs2"
llvm kmmawb2: rs3 - implicit in
kmmawb2: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmawb2: mayLoad = false
sail kmmawb2: mayLoad = false
llvm kmmawb2: mayStore = false
sail kmmawb2: mayStore = false

Report: kmmawt
llvm: kmmawt "rd" "rs1" "rs2"
sail: kmmawt "rd" "rs1" "rs2"
llvm kmmawt: rs3 - implicit in
kmmawt: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmawt: mayLoad = false
sail kmmawt: mayLoad = false
llvm kmmawt: mayStore = false
sail kmmawt: mayStore = false

Report: kmmawt2
llvm: kmmawt2 "rd" "rs1" "rs2"
sail: kmmawt2 "rd" "rs1" "rs2"
llvm kmmawt2: rs3 - implicit in
kmmawt2: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmawt2: mayLoad = false
sail kmmawt2: mayLoad = false
llvm kmmawt2: mayStore = false
sail kmmawt2: mayStore = false

Report: kmmsb
llvm: kmmsb "rd" "rs1" "rs2"
sail: kmmsb "rd" "rs1" "rs2"
llvm kmmsb: rs3 - implicit in
kmmsb: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmsb: mayLoad = false
sail kmmsb: mayLoad = false
llvm kmmsb: mayStore = false
sail kmmsb: mayStore = false

Report: kmmwb2
llvm: kmmwb2 "rd" "rs1" "rs2"
sail: kmmwb2 "rd" "rs1" "rs2"
kmmwb2: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmwb2: mayLoad = false
sail kmmwb2: mayLoad = false
llvm kmmwb2: mayStore = false
sail kmmwb2: mayStore = false

Report: kmmwt2
llvm: kmmwt2 "rd" "rs1" "rs2"
sail: kmmwt2 "rd" "rs1" "rs2"
kmmwt2: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmmwt2: mayLoad = false
sail kmmwt2: mayLoad = false
llvm kmmwt2: mayStore = false
sail kmmwt2: mayStore = false

Report: kmsda
llvm: kmsda "rd" "rs1" "rs2"
sail: kmsda "rd" "rs1" "rs2"
llvm kmsda: rs3 - implicit in
kmsda: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsda: mayLoad = false
sail kmsda: mayLoad = false
llvm kmsda: mayStore = false
sail kmsda: mayStore = false

Report: kmsda32
llvm: kmsda32 "rd" "rs1" "rs2"
sail: kmsda32 "rd" "rs1" "rs2"
llvm kmsda32: rs3 - implicit in
kmsda32: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsda32: mayLoad = false
sail kmsda32: mayLoad = false
llvm kmsda32: mayStore = false
sail kmsda32: mayStore = false

Report: kmsr64
llvm: kmsr64 "rd" "rs1" "rs2"
sail: kmsr64 "rd" "rs1" "rs2"
llvm kmsr64: rs3 - implicit in
kmsr64: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsr64: mayLoad = false
sail kmsr64: mayLoad = false
llvm kmsr64: mayStore = false
sail kmsr64: mayStore = false

Report: kmsxda
llvm: kmsxda "rd" "rs1" "rs2"
sail: kmsxda "rd" "rs1" "rs2"
llvm kmsxda: rs3 - implicit in
kmsxda: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsxda: mayLoad = false
sail kmsxda: mayLoad = false
llvm kmsxda: mayStore = false
sail kmsxda: mayStore = false

Report: kmsxda32
llvm: kmsxda32 "rd" "rs1" "rs2"
sail: kmsxda32 "rd" "rs1" "rs2"
llvm kmsxda32: rs3 - implicit in
kmsxda32: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmsxda32: mayLoad = false
sail kmsxda32: mayLoad = false
llvm kmsxda32: mayStore = false
sail kmsxda32: mayStore = false

Report: kmxda
llvm: kmxda "rd" "rs1" "rs2"
sail: kmxda "rd" "rs1" "rs2"
kmxda: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kmxda: mayLoad = false
sail kmxda: mayLoad = false
llvm kmxda: mayStore = false
sail kmxda: mayStore = false

Report: kmxda32
llvm: kmxda32 "rd" "rs1" "rs2"
sail: kmxda32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kmxda32: mayLoad = false
sail kmxda32: mayLoad = false
llvm kmxda32: mayStore = false
sail kmxda32: mayStore = false

Report: ksll16
llvm: ksll16 "rd" "rs1" "rs2"
sail: ksll16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksll16: mayLoad = false
sail ksll16: mayLoad = false
llvm ksll16: mayStore = false
sail ksll16: mayStore = false

Report: ksll32
llvm: ksll32 "rd" "rs1" "rs2"
sail: ksll32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksll32: mayLoad = false
sail ksll32: mayLoad = false
llvm ksll32: mayStore = false
sail ksll32: mayStore = false

Report: ksll8
llvm: ksll8 "rd" "rs1" "rs2"
sail: ksll8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksll8: mayLoad = false
sail ksll8: mayLoad = false
llvm ksll8: mayStore = false
sail ksll8: mayStore = false

Report: kslli16
llvm: kslli16 "rd" "rs1" "shamt"
sail: kslli16 "rd" "rs1" "imm4"
kslli16: Different inputs (2, 1)
kslli16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm kslli16: mayLoad = false
sail kslli16: mayLoad = false
llvm kslli16: mayStore = false
sail kslli16: mayStore = false

Report: kslli32
llvm: kslli32 "rd" "rs1" "shamt"
sail: kslli32 "rd" "rs1" "imm5"
kslli32: Different inputs (2, 1)
kslli32: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm kslli32: mayLoad = false
sail kslli32: mayLoad = false
llvm kslli32: mayStore = false
sail kslli32: mayStore = false

Report: kslli8
llvm: kslli8 "rd" "rs1" "shamt"
sail: kslli8 "rd" "rs1" "imm3"
kslli8: Different inputs (2, 1)
kslli8: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm kslli8: mayLoad = false
sail kslli8: mayLoad = false
llvm kslli8: mayStore = false
sail kslli8: mayStore = false

Report: kslra16
llvm: kslra16 "rd" "rs1" "rs2"
sail: kslra16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kslra16: mayLoad = false
sail kslra16: mayLoad = false
llvm kslra16: mayStore = false
sail kslra16: mayStore = false

Report: kslra32
llvm: kslra32 "rd" "rs1" "rs2"
sail: kslra32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kslra32: mayLoad = false
sail kslra32: mayLoad = false
llvm kslra32: mayStore = false
sail kslra32: mayStore = false

Report: kslra8
llvm: kslra8 "rd" "rs1" "rs2"
sail: kslra8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kslra8: mayLoad = false
sail kslra8: mayLoad = false
llvm kslra8: mayStore = false
sail kslra8: mayStore = false

Report: kstas16
llvm: kstas16 "rd" "rs1" "rs2"
sail: kstas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kstas16: mayLoad = false
sail kstas16: mayLoad = false
llvm kstas16: mayStore = false
sail kstas16: mayStore = false

Report: kstas32
llvm: kstas32 "rd" "rs1" "rs2"
sail: kstas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kstas32: mayLoad = false
sail kstas32: mayLoad = false
llvm kstas32: mayStore = false
sail kstas32: mayStore = false

Report: kstsa16
llvm: kstsa16 "rd" "rs1" "rs2"
sail: kstsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kstsa16: mayLoad = false
sail kstsa16: mayLoad = false
llvm kstsa16: mayStore = false
sail kstsa16: mayStore = false

Report: kstsa32
llvm: kstsa32 "rd" "rs1" "rs2"
sail: kstsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm kstsa32: mayLoad = false
sail kstsa32: mayLoad = false
llvm kstsa32: mayStore = false
sail kstsa32: mayStore = false

Report: ksub16
llvm: ksub16 "rd" "rs1" "rs2"
sail: ksub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksub16: mayLoad = false
sail ksub16: mayLoad = false
llvm ksub16: mayStore = false
sail ksub16: mayStore = false

Report: ksub32
llvm: ksub32 "rd" "rs1" "rs2"
sail: ksub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksub32: mayLoad = false
sail ksub32: mayLoad = false
llvm ksub32: mayStore = false
sail ksub32: mayStore = false

Report: ksub64
llvm: ksub64 "rd" "rs1" "rs2"
sail: ksub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksub64: mayLoad = false
sail ksub64: mayLoad = false
llvm ksub64: mayStore = false
sail ksub64: mayStore = false

Report: ksub8
llvm: ksub8 "rd" "rs1" "rs2"
sail: ksub8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ksub8: mayLoad = false
sail ksub8: mayLoad = false
llvm ksub8: mayStore = false
sail ksub8: mayStore = false

Report: kwmmul
llvm: kwmmul "rd" "rs1" "rs2"
sail: kwmmul "rd" "rs1" "rs2"
kwmmul: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm kwmmul: mayLoad = false
sail kwmmul: mayLoad = false
llvm kwmmul: mayStore = false
sail kwmmul: mayStore = false

Report: maxw
llvm: maxw "rd" "rs1" "rs2"
sail: maxw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm maxw: mayLoad = false
sail maxw: mayLoad = false
llvm maxw: mayStore = false
sail maxw: mayStore = false

Report: minw
llvm: minw "rd" "rs1" "rs2"
sail: minw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm minw: mayLoad = false
sail minw: mayLoad = false
llvm minw: mayStore = false
sail minw: mayStore = false

Report: pbsad
llvm: pbsad "rd" "rs1" "rs2"
sail: pbsad "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pbsad: mayLoad = false
sail pbsad: mayLoad = false
llvm pbsad: mayStore = false
sail pbsad: mayStore = false

Report: pbsada
llvm: pbsada "rd" "rs1" "rs2"
sail: pbsada "rd" "rs1" "rs2"
llvm pbsada: rs3 - implicit in
pbsada: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm pbsada: mayLoad = false
sail pbsada: mayLoad = false
llvm pbsada: mayStore = false
sail pbsada: mayStore = false

Report: pkbb16
llvm: pkbb16 "rd" "rs1" "rs2"
sail: pkbb16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pkbb16: mayLoad = false
sail pkbb16: mayLoad = false
llvm pkbb16: mayStore = false
sail pkbb16: mayStore = false

Report: pkbt16
llvm: pkbt16 "rd" "rs1" "rs2"
sail: pkbt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pkbt16: mayLoad = false
sail pkbt16: mayLoad = false
llvm pkbt16: mayStore = false
sail pkbt16: mayStore = false

Report: pkbt32
llvm: pkbt32 "rd" "rs1" "rs2"
sail: pkbt32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pkbt32: mayLoad = false
sail pkbt32: mayLoad = false
llvm pkbt32: mayStore = false
sail pkbt32: mayStore = false

Report: pktb16
llvm: pktb16 "rd" "rs1" "rs2"
sail: pktb16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pktb16: mayLoad = false
sail pktb16: mayLoad = false
llvm pktb16: mayStore = false
sail pktb16: mayStore = false

Report: pktb32
llvm: pktb32 "rd" "rs1" "rs2"
sail: pktb32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pktb32: mayLoad = false
sail pktb32: mayLoad = false
llvm pktb32: mayStore = false
sail pktb32: mayStore = false

Report: pktt16
llvm: pktt16 "rd" "rs1" "rs2"
sail: pktt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pktt16: mayLoad = false
sail pktt16: mayLoad = false
llvm pktt16: mayStore = false
sail pktt16: mayStore = false

Report: radd16
llvm: radd16 "rd" "rs1" "rs2"
sail: radd16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm radd16: mayLoad = false
sail radd16: mayLoad = false
llvm radd16: mayStore = false
sail radd16: mayStore = false

Report: radd32
llvm: radd32 "rd" "rs1" "rs2"
sail: radd32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm radd32: mayLoad = false
sail radd32: mayLoad = false
llvm radd32: mayStore = false
sail radd32: mayStore = false

Report: radd64
llvm: radd64 "rd" "rs1" "rs2"
sail: radd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm radd64: mayLoad = false
sail radd64: mayLoad = false
llvm radd64: mayStore = false
sail radd64: mayStore = false

Report: radd8
llvm: radd8 "rd" "rs1" "rs2"
sail: radd8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm radd8: mayLoad = false
sail radd8: mayLoad = false
llvm radd8: mayStore = false
sail radd8: mayStore = false

Report: raddw
llvm: raddw "rd" "rs1" "rs2"
sail: raddw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm raddw: mayLoad = false
sail raddw: mayLoad = false
llvm raddw: mayStore = false
sail raddw: mayStore = false

Report: rcras16
llvm: rcras16 "rd" "rs1" "rs2"
sail: rcras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rcras16: mayLoad = false
sail rcras16: mayLoad = false
llvm rcras16: mayStore = false
sail rcras16: mayStore = false

Report: rcras32
llvm: rcras32 "rd" "rs1" "rs2"
sail: rcras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rcras32: mayLoad = false
sail rcras32: mayLoad = false
llvm rcras32: mayStore = false
sail rcras32: mayStore = false

Report: rcrsa16
llvm: rcrsa16 "rd" "rs1" "rs2"
sail: rcrsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rcrsa16: mayLoad = false
sail rcrsa16: mayLoad = false
llvm rcrsa16: mayStore = false
sail rcrsa16: mayStore = false

Report: rcrsa32
llvm: rcrsa32 "rd" "rs1" "rs2"
sail: rcrsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rcrsa32: mayLoad = false
sail rcrsa32: mayLoad = false
llvm rcrsa32: mayStore = false
sail rcrsa32: mayStore = false

Report: rstas16
llvm: rstas16 "rd" "rs1" "rs2"
sail: rstas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rstas16: mayLoad = false
sail rstas16: mayLoad = false
llvm rstas16: mayStore = false
sail rstas16: mayStore = false

Report: rstas32
llvm: rstas32 "rd" "rs1" "rs2"
sail: rstas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rstas32: mayLoad = false
sail rstas32: mayLoad = false
llvm rstas32: mayStore = false
sail rstas32: mayStore = false

Report: rstsa16
llvm: rstsa16 "rd" "rs1" "rs2"
sail: rstsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rstsa16: mayLoad = false
sail rstsa16: mayLoad = false
llvm rstsa16: mayStore = false
sail rstsa16: mayStore = false

Report: rstsa32
llvm: rstsa32 "rd" "rs1" "rs2"
sail: rstsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rstsa32: mayLoad = false
sail rstsa32: mayLoad = false
llvm rstsa32: mayStore = false
sail rstsa32: mayStore = false

Report: rsub16
llvm: rsub16 "rd" "rs1" "rs2"
sail: rsub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsub16: mayLoad = false
sail rsub16: mayLoad = false
llvm rsub16: mayStore = false
sail rsub16: mayStore = false

Report: rsub32
llvm: rsub32 "rd" "rs1" "rs2"
sail: rsub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm bset: mayLoad = false
sail bset: mayLoad = false
llvm bset: mayStore = false
sail bset: mayStore = false

Report: bseti
llvm: bseti "rd" "rs1" "shamt"
sail: bseti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm bseti: mayLoad = false
sail bseti: mayLoad = false
llvm bseti: mayStore = false
sail bseti: mayStore = false

Report: c.add
llvm: c.add "rs1" "rs2"
sail: c.add "rsd" "rs2"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rsd)
llvm c.add: mayLoad = false
sail c.add: mayLoad = false
llvm c.add: mayStore = false
sail c.add: mayStore = false

Report: c.addi
llvm: c.addi "rd" "imm"
sail: c.addi "rsd" "nzi"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, nzi) (0, rsd)
llvm c.addi: mayLoad = false
sail c.addi: mayLoad = false
llvm c.addi: mayStore = false
sail c.addi: mayStore = false

Report: c.addi16sp
llvm: c.addi16sp "rd" "imm"
sail: c.addi16sp "imm"
sail c.addi16sp: sp - implicit in
sail c.addi16sp: sp - implicit out
c.addi16sp: Different number of operands
llvm outs: (0, rd)
sail outs: (-1, sp)
llvm ins: (1, imm) (0, rd)
sail ins: (0, imm) (-1, sp)
llvm c.addi16sp: mayLoad = false
sail c.addi16sp: mayLoad = false
llvm c.addi16sp: mayStore = false
sail c.addi16sp: mayStore = false

Report: c.addi4spn
llvm: c.addi4spn "rd" "rs1" "imm"
sail: c.addi4spn "rdc" "nzimm"
sail c.addi4spn: sp - implicit in
c.addi4spn: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, imm) (1, rs1)
sail ins: (1, nzimm) (-1, sp)
llvm c.addi4spn: mayLoad = false
sail c.addi4spn: mayLoad = false
llvm c.addi4spn: mayStore = false
sail c.addi4spn: mayStore = false

Report: c.addiw
llvm: c.addiw "rd" "imm"
sail: c.addiw "rsd" "imm"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, imm) (0, rsd)
llvm c.addiw: mayLoad = false
sail c.addiw: mayLoad = false
llvm c.addiw: mayStore = false
sail c.addiw: mayStore = false

Report: c.addw
llvm: c.addw "rd" "rs2"
sail: c.addw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.addw: mayLoad = false
sail c.addw: mayLoad = false
llvm c.addw: mayStore = false
sail c.addw: mayStore = false

Report: c.and
llvm: c.and "rd" "rs2"
sail: c.and "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.and: mayLoad = false
sail c.and: mayLoad = false
llvm c.and: mayStore = false
sail c.and: mayStore = false

Report: c.andi
llvm: c.andi "rs1" "imm"
sail: c.andi "rsd" "imm"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rsd)
llvm c.andi: mayLoad = false
sail c.andi: mayLoad = false
llvm c.andi: mayStore = false
sail c.andi: mayStore = false

Report: c.beqz
llvm: c.beqz "rs1" "imm"
sail: c.beqz "rs" "imm"
sail c.beqz: zreg - implicit in
c.beqz: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)
llvm c.beqz: mayLoad = false
sail c.beqz: mayLoad = false
llvm c.beqz: mayStore = false
sail c.beqz: mayStore = false

Report: c.bnez
llvm: c.bnez "rs1" "imm"
sail: c.bnez "rs" "imm"
sail c.bnez: zreg - implicit in
c.bnez: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)
llvm c.bnez: mayLoad = false
sail c.bnez: mayLoad = false
llvm c.bnez: mayStore = false
sail c.bnez: mayStore = false

Report: c.ebreak
llvm: c.ebreak 
sail: c.ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm c.ebreak: mayLoad = false
sail c.ebreak: mayLoad = false
llvm c.ebreak: mayStore = false
sail c.ebreak: mayStore = false

Report: c.fld
llvm: c.fld "rd" "imm" "rs1"
sail: c.fld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.fld: mayLoad = true
sail c.fld: mayLoad = true
llvm c.fld: mayStore = false
sail c.fld: mayStore = false

Report: c.fldsp
llvm: c.fldsp "rd" "imm" "rs1"
sail: c.fldsp "rd" "uimm"
sail c.fldsp: sp - implicit in
c.fldsp: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)
llvm c.fldsp: mayLoad = true
sail c.fldsp: mayLoad = true
llvm c.fldsp: mayStore = false
sail c.fldsp: mayStore = false

Report: c.flw
llvm: c.flw "rd" "imm" "rs1"
sail: c.flw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.flw: mayLoad = true
sail c.flw: mayLoad = true
llvm c.flw: mayStore = false
sail c.flw: mayStore = false

Report: c.flwsp
llvm: c.flwsp "rd" "imm" "rs1"
sail: c.flwsp "rd" "imm"
sail c.flwsp: sp - implicit in
c.flwsp: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, imm) (-1, sp)
llvm c.flwsp: mayLoad = true
sail c.flwsp: mayLoad = true
llvm c.flwsp: mayStore = false
sail c.flwsp: mayStore = false

Report: c.fsd
llvm: c.fsd "rs2" "imm" "rs1"
sail: c.fsd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.fsd: mayLoad = false
sail c.fsd: mayLoad = false
llvm c.fsd: mayStore = true
sail c.fsd: mayStore = true

Report: c.fsdsp
llvm: c.fsdsp "rs2" "imm" "rs1"
sail: c.fsdsp "rs2" "uimm"
sail c.fsdsp: sp - implicit in
c.fsdsp: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.fsdsp: mayLoad = false
sail c.fsdsp: mayLoad = false
llvm c.fsdsp: mayStore = true
sail c.fsdsp: mayStore = true

Report: c.fsw
llvm: c.fsw "rs2" "imm" "rs1"
sail: c.fsw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.fsw: mayLoad = false
sail c.fsw: mayLoad = false
llvm c.fsw: mayStore = true
sail c.fsw: mayStore = true

Report: c.fswsp
llvm: c.fswsp "rs2" "imm" "rs1"
sail: c.fswsp "rs2" "uimm"
sail c.fswsp: sp - implicit in
c.fswsp: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.fswsp: mayLoad = false
sail c.fswsp: mayLoad = false
llvm c.fswsp: mayStore = true
sail c.fswsp: mayStore = true

Report: c.j
llvm: c.j "offset"
sail: c.j "imm"
sail c.j: zreg - implicit out
c.j: Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, offset)
sail ins: (0, imm)
llvm c.j: mayLoad = false
sail c.j: mayLoad = false
llvm c.j: mayStore = false
sail c.j: mayStore = false

Report: c.jal
llvm: c.jal "offset"
sail: c.jal "imm"
sail c.jal: ra - implicit out
c.jal: Different number of outs
llvm outs: 
sail outs: (-1, ra)
llvm ins: (0, offset)
sail ins: (0, imm)
llvm c.jal: mayLoad = false
sail c.jal: mayLoad = false
llvm c.jal: mayStore = false
sail c.jal: mayStore = false

Report: c.jalr
llvm: c.jalr "rs1"
sail: c.jalr "rs1"
sail c.jalr: ra - implicit out
c.jalr: Different number of outs
llvm outs: 
sail outs: (-1, ra)
llvm ins: (0, rs1)
sail ins: (0, rs1)
llvm c.jalr: mayLoad = false
sail c.jalr: mayLoad = false
llvm c.jalr: mayStore = false
sail c.jalr: mayStore = false

Report: c.jr
llvm: c.jr "rs1"
sail: c.jr "rs1"
sail c.jr: zreg - implicit out
c.jr: Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, rs1)
sail ins: (0, rs1)
llvm c.jr: mayLoad = false
sail c.jr: mayLoad = false
llvm c.jr: mayStore = false
sail c.jr: mayStore = false

Report: c.lbu
llvm: c.lbu "rd" "imm" "rs1"
sail: c.lbu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)
llvm c.lbu: mayLoad = true
sail c.lbu: mayLoad = true
llvm c.lbu: mayStore = false
sail c.lbu: mayStore = false

Report: c.ld
llvm: c.ld "rd" "imm" "rs1"
sail: c.ld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.ld: mayLoad = true
sail c.ld: mayLoad = true
llvm c.ld: mayStore = false
sail c.ld: mayStore = false

Report: c.ldsp
llvm: c.ldsp "rd" "imm" "rs1"
sail: c.ldsp "rd" "uimm"
sail c.ldsp: sp - implicit in
c.ldsp: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)
llvm c.ldsp: mayLoad = true
sail c.ldsp: mayLoad = true
llvm c.ldsp: mayStore = false
sail c.ldsp: mayStore = false

Report: c.lh
llvm: c.lh "rd" "imm" "rs1"
sail: c.lh "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)
llvm c.lh: mayLoad = true
sail c.lh: mayLoad = true
llvm c.lh: mayStore = false
sail c.lh: mayStore = false

Report: c.lhu
llvm: c.lhu "rd" "imm" "rs1"
sail: c.lhu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)
llvm c.lhu: mayLoad = true
sail c.lhu: mayLoad = true
llvm c.lhu: mayStore = false
sail c.lhu: mayStore = false

Report: c.li
llvm: c.li "rd" "imm"
sail: c.li "rd" "imm"
sail c.li: zreg - implicit in
c.li: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm) (-1, zreg)
llvm c.li: mayLoad = false
sail c.li: mayLoad = false
llvm c.li: mayStore = false
sail c.li: mayStore = false

Report: c.lui
llvm: c.lui "rd" "imm"
sail: c.lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm)
llvm c.lui: mayLoad = false
sail c.lui: mayLoad = false
llvm c.lui: mayStore = false
sail c.lui: mayStore = false

Report: c.lw
llvm: c.lw "rd" "imm" "rs1"
sail: c.lw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.lw: mayLoad = true
sail c.lw: mayLoad = true
llvm c.lw: mayStore = false
sail c.lw: mayStore = false

Report: c.lwsp
llvm: c.lwsp "rd" "imm" "rs1"
sail: c.lwsp "rd" "uimm"
sail c.lwsp: sp - implicit in
c.lwsp: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)
llvm c.lwsp: mayLoad = true
sail c.lwsp: mayLoad = true
llvm c.lwsp: mayStore = false
sail c.lwsp: mayStore = false

Report: c.mul
llvm: c.mul "rd" "rs2"
sail: c.mul "rsdc" "rs2c"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2c) (0, rsdc)
llvm c.mul: mayLoad = false
sail c.mul: mayLoad = false
llvm c.mul: mayStore = false
sail c.mul: mayStore = false

Report: c.mv
llvm: c.mv "rs1" "rs2"
sail: c.mv "rd" "rs2"
sail c.mv: zreg - implicit in
c.mv: Different number of inputs
llvm outs: (0, rs1)
sail outs: (0, rd)
llvm ins: (1, rs2)
sail ins: (1, rs2) (-1, zreg)
llvm c.mv: mayLoad = false
sail c.mv: mayLoad = false
llvm c.mv: mayStore = false
sail c.mv: mayStore = false

Report: c.nop
llvm: c.nop "imm"
sail: c.nop 
c.nop: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (0, imm)
sail ins: 
llvm c.nop: mayLoad = false
sail c.nop: mayLoad = false
llvm c.nop: mayStore = false
sail c.nop: mayStore = false

Report: c.not
llvm: c.not "rd"
sail: c.not "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.not: mayLoad = false
sail c.not: mayLoad = false
llvm c.not: mayStore = false
sail c.not: mayStore = false

Report: c.or
llvm: c.or "rd" "rs2"
sail: c.or "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.or: mayLoad = false
sail c.or: mayLoad = false
llvm c.or: mayStore = false
sail c.or: mayStore = false

Report: c.sb
llvm: c.sb "rs2" "imm" "rs1"
sail: c.sb "rs2c" "uimm" "rs1c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs1c) (1, uimm) (0, rs2c)
llvm c.sb: mayLoad = false
sail c.sb: mayLoad = false
llvm c.sb: mayStore = true
sail c.sb: mayStore = true

Report: c.sd
llvm: c.sd "rs2" "imm" "rs1"
sail: c.sd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.sd: mayLoad = false
sail c.sd: mayLoad = false
llvm c.sd: mayStore = true
sail c.sd: mayStore = true

Report: c.sdsp
llvm: c.sdsp "rs2" "imm" "rs1"
sail: c.sdsp "rs2" "uimm"
sail c.sdsp: sp - implicit in
c.sdsp: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.sdsp: mayLoad = false
sail c.sdsp: mayLoad = false
llvm c.sdsp: mayStore = true
sail c.sdsp: mayStore = true

Report: c.sext.b
llvm: c.sext.b "rd"
sail: c.sext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.sext.b: mayLoad = false
sail c.sext.b: mayLoad = false
llvm c.sext.b: mayStore = false
sail c.sext.b: mayStore = false

Report: c.sext.h
llvm: c.sext.h "rd"
sail: c.sext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.sext.h: mayLoad = false
sail c.sext.h: mayLoad = false
llvm c.sext.h: mayStore = false
sail c.sext.h: mayStore = false

Report: c.sh
llvm: c.sh "rs2" "imm" "rs1"
sail: c.sh "rs1c" "uimm" "rs2c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs2c) (1, uimm) (0, rs1c)
llvm c.sh: mayLoad = false
sail c.sh: mayLoad = false
llvm c.sh: mayStore = true
sail c.sh: mayStore = true

Report: c.slli
llvm: c.slli "rd" "imm"
sail: c.slli "rsd" "shamt"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, shamt) (0, rsd)
llvm c.slli: mayLoad = false
sail c.slli: mayLoad = false
llvm c.slli: mayStore = false
sail c.slli: mayStore = false

Report: c.srai
llvm: c.srai "rs1" "imm"
sail: c.srai "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)
llvm c.srai: mayLoad = false
sail c.srai: mayLoad = false
llvm c.srai: mayStore = false
sail c.srai: mayStore = false

Report: c.srli
llvm: c.srli "rs1" "imm"
sail: c.srli "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)
llvm c.srli: mayLoad = false
sail c.srli: mayLoad = false
llvm c.srli: mayStore = false
sail c.srli: mayStore = false

Report: c.sub
llvm: c.sub "rd" "rs2"
sail: c.sub "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.sub: mayLoad = false
sail c.sub: mayLoad = false
llvm c.sub: mayStore = false
sail c.sub: mayStore = false

Report: c.subw
llvm: c.subw "rd" "rs2"
sail: c.subw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.subw: mayLoad = false
sail c.subw: mayLoad = false
llvm c.subw: mayStore = false
sail c.subw: mayStore = false

Report: c.sw
llvm: c.sw "rs2" "imm" "rs1"
sail: c.sw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.sw: mayLoad = false
sail c.sw: mayLoad = false
llvm c.sw: mayStore = true
sail c.sw: mayStore = true

Report: c.swsp
llvm: c.swsp "rs2" "imm" "rs1"
sail: c.swsp "rs2" "uimm"
sail c.swsp: sp - implicit in
c.swsp: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.swsp: mayLoad = false
sail c.swsp: mayLoad = false
llvm c.swsp: mayStore = true
sail c.swsp: mayStore = true

Report: c.xor
llvm: c.xor "rd" "rs2"
sail: c.xor "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.xor: mayLoad = false
sail c.xor: mayLoad = false
llvm c.xor: mayStore = false
sail c.xor: mayStore = false

Report: c.zext.b
llvm: c.zext.b "rd"
sail: c.zext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.zext.b: mayLoad = false
sail c.zext.b: mayLoad = false
llvm c.zext.b: mayStore = false
sail c.zext.b: mayStore = false

Report: c.zext.h
llvm: c.zext.h "rd"
sail: c.zext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.zext.h: mayLoad = false
sail c.zext.h: mayLoad = false
llvm c.zext.h: mayStore = false
sail c.zext.h: mayStore = false

Report: c.zext.w
llvm: c.zext.w "rd"
sail: c.zext.w "rsdc"
c.zext.w: Different number of outs
c.zext.w: Different number of inputs
llvm outs: (0, rd)
sail outs: 
llvm ins: (0, rd)
sail ins: 
llvm c.zext.w: mayLoad = false
sail c.zext.w: mayLoad = false
llvm c.zext.w: mayStore = false
sail c.zext.w: mayStore = false

Report: clmul
llvm: clmul "rd" "rs1" "rs2"
sail: clmul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsub64: mayLoad = false
sail rsub64: mayLoad = false
llvm rsub64: mayStore = false
sail rsub64: mayStore = false

Report: rsub8
llvm: rsub8 "rd" "rs1" "rs2"
sail: rsub8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsub8: mayLoad = false
sail rsub8: mayLoad = false
llvm rsub8: mayStore = false
sail rsub8: mayStore = false

Report: rsubw
llvm: rsubw "rd" "rs1" "rs2"
sail: rsubw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rsubw: mayLoad = false
sail rsubw: mayLoad = false
llvm rsubw: mayStore = false
sail rsubw: mayStore = false

Report: sclip16
llvm: sclip16 "rd" "rs1" "shamt"
sail: sclip16 "rd" "rs1" "imm4"
sclip16: Different inputs (2, 1)
sclip16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm sclip16: mayLoad = false
sail sclip16: mayLoad = false
llvm sclip16: mayStore = false
sail sclip16: mayStore = false

Report: sclip32
llvm: sclip32 "rd" "rs1" "shamt"
sail: sclip32 "rd" "rs1" "imm5"
sclip32: Different inputs (2, 1)
sclip32: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm sclip32: mayLoad = false
sail sclip32: mayLoad = false
llvm sclip32: mayStore = false
sail sclip32: mayStore = false

Report: sclip8
llvm: sclip8 "rd" "rs1" "shamt"
sail: sclip8 "rd" "rs1" "imm3"
sclip8: Different inputs (2, 1)
sclip8: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm sclip8: mayLoad = false
sail sclip8: mayLoad = false
llvm sclip8: mayStore = false
sail sclip8: mayStore = false

Report: scmple16
llvm: scmple16 "rd" "rs1" "rs2"
sail: scmple16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm cpopw: mayLoad = false
sail cpopw: mayLoad = false
llvm cpopw: mayStore = false
sail cpopw: mayStore = false

Report: csrrc
llvm: csrrc "rd" "imm12" "rs1"
sail: csrrc "rd" "csr" "rs1"
csrrc: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrc: mayLoad = false
sail csrrc: mayLoad = false
llvm csrrc: mayStore = false
sail csrrc: mayStore = false

Report: csrrci
llvm: csrrci "rd" "imm12" "rs1"
sail: csrrci "rd" "csr" "rs1"
csrrci: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: 
llvm csrrci: mayLoad = false
sail csrrci: mayLoad = false
llvm csrrci: mayStore = false
sail csrrci: mayStore = false

Report: csrrs
llvm: csrrs "rd" "imm12" "rs1"
sail: csrrs "rd" "csr" "rs1"
csrrs: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrs: mayLoad = false
sail csrrs: mayLoad = false
llvm csrrs: mayStore = false
sail csrrs: mayStore = false

Report: csrrsi
llvm: csrrsi "rd" "imm12" "rs1"
sail: csrrsi "rd" "csr" "rs1"
csrrsi: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: 
llvm csrrsi: mayLoad = false
sail csrrsi: mayLoad = false
llvm csrrsi: mayStore = false
sail csrrsi: mayStore = false

Report: csrrw
llvm: csrrw "rd" "imm12" "rs1"
sail: csrrw "rd" "csr" "rs1"
csrrw: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrw: mayLoad = false
sail csrrw: mayLoad = false
llvm csrrw: mayStore = false
sail csrrw: mayStore = false

Report: csrrwi
llvm: csrrwi "rd" "imm12" "rs1"
sail: csrrwi "rd" "csr" "rs1"
csrrwi: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: 
llvm csrrwi: mayLoad = false
sail csrrwi: mayLoad = false
llvm csrrwi: mayStore = false
sail csrrwi: mayStore = false

Report: ctz
llvm: ctz "rd" "rs1"
sail: ctz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm ctz: mayLoad = false
sail ctz: mayLoad = false
llvm ctz: mayStore = false
sail ctz: mayStore = false

Report: ctzw
llvm: ctzw "rd" "rs1"
sail: ctzw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm ctzw: mayLoad = false
sail ctzw: mayLoad = false
llvm ctzw: mayStore = false
sail ctzw: mayStore = false

Report: czero.eqz
llvm: czero.eqz "rd" "rs1" "rs2"
sail: czero.eqz "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm scmple8: mayLoad = false
sail scmple8: mayLoad = false
llvm scmple8: mayStore = false
sail scmple8: mayStore = false

Report: scmplt16
llvm: scmplt16 "rd" "rs1" "rs2"
sail: scmplt16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm scmplt16: mayLoad = false
sail scmplt16: mayLoad = false
llvm scmplt16: mayStore = false
sail scmplt16: mayStore = false

Report: scmplt8
llvm: scmplt8 "rd" "rs1" "rs2"
sail: scmplt8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm scmplt8: mayLoad = false
sail scmplt8: mayLoad = false
llvm scmplt8: mayStore = false
sail scmplt8: mayStore = false

Report: sll16
llvm: sll16 "rd" "rs1" "rs2"
sail: sll16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sll16: mayLoad = false
sail sll16: mayLoad = false
llvm sll16: mayStore = false
sail sll16: mayStore = false

Report: sll32
llvm: sll32 "rd" "rs1" "rs2"
sail: sll32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sll32: mayLoad = false
sail sll32: mayLoad = false
llvm sll32: mayStore = false
sail sll32: mayStore = false

Report: sll8
llvm: sll8 "rd" "rs1" "rs2"
sail: sll8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sll8: mayLoad = false
sail sll8: mayLoad = false
llvm sll8: mayStore = false
sail sll8: mayStore = false

Report: slli16
llvm: slli16 "rd" "rs1" "shamt"
sail: slli16 "rd" "rs1" "imm4"
slli16: Different inputs (2, 1)
slli16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm slli16: mayLoad = false
sail slli16: mayLoad = false
llvm slli16: mayStore = false
sail slli16: mayStore = false

Report: slli32
llvm: slli32 "rd" "rs1" "shamt"
sail: slli32 "rd" "rs1" "imm5"
slli32: Different inputs (2, 1)
slli32: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm slli32: mayLoad = false
sail slli32: mayLoad = false
llvm slli32: mayStore = false
sail slli32: mayStore = false

Report: slli8
llvm: slli8 "rd" "rs1" "shamt"
sail: slli8 "rd" "rs1" "imm3"
slli8: Different inputs (2, 1)
slli8: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm slli8: mayLoad = false
sail slli8: mayLoad = false
llvm slli8: mayStore = false
sail slli8: mayStore = false

Report: smalbb
llvm: smalbb "rd" "rs1" "rs2"
sail: smalbb "rd" "rs1" "rs2"
llvm smalbb: rs3 - implicit in
smalbb: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalbb: mayLoad = false
sail smalbb: mayLoad = false
llvm smalbb: mayStore = false
sail smalbb: mayStore = false

Report: smalbt
llvm: smalbt "rd" "rs1" "rs2"
sail: smalbt "rd" "rs1" "rs2"
llvm smalbt: rs3 - implicit in
smalbt: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalbt: mayLoad = false
sail smalbt: mayLoad = false
llvm smalbt: mayStore = false
sail smalbt: mayStore = false

Report: smalda
llvm: smalda "rd" "rs1" "rs2"
sail: smalda "rd" "rs1" "rs2"
llvm smalda: rs3 - implicit in
smalda: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalda: mayLoad = false
sail smalda: mayLoad = false
llvm smalda: mayStore = false
sail smalda: mayStore = false

Report: smaldrs
llvm: smaldrs "rd" "rs1" "rs2"
sail: smaldrs "rd" "rs1" "rs2"
llvm smaldrs: rs3 - implicit in
smaldrs: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smaldrs: mayLoad = false
sail smaldrs: mayLoad = false
llvm smaldrs: mayStore = false
sail smaldrs: mayStore = false

Report: smalds
llvm: smalds "rd" "rs1" "rs2"
sail: smalds "rd" "rs1" "rs2"
llvm smalds: rs3 - implicit in
smalds: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalds: mayLoad = false
sail smalds: mayLoad = false
llvm smalds: mayStore = false
sail smalds: mayStore = false

Report: smaltt
llvm: smaltt "rd" "rs1" "rs2"
sail: smaltt "rd" "rs1" "rs2"
llvm smaltt: rs3 - implicit in
smaltt: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smaltt: mayLoad = false
sail smaltt: mayLoad = false
llvm smaltt: mayStore = false
sail smaltt: mayStore = false

Report: smalxda
llvm: smalxda "rd" "rs1" "rs2"
sail: smalxda "rd" "rs1" "rs2"
llvm smalxda: rs3 - implicit in
smalxda: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalxda: mayLoad = false
sail smalxda: mayLoad = false
llvm smalxda: mayStore = false
sail smalxda: mayStore = false

Report: smalxds
llvm: smalxds "rd" "rs1" "rs2"
sail: smalxds "rd" "rs1" "rs2"
llvm smalxds: rs3 - implicit in
smalxds: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smalxds: mayLoad = false
sail smalxds: mayLoad = false
llvm smalxds: mayStore = false
sail smalxds: mayStore = false

Report: smaqa
llvm: smaqa "rd" "rs1" "rs2"
sail: smaqa "rd" "rs1" "rs2"
llvm smaqa: rs3 - implicit in
smaqa: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smaqa: mayLoad = false
sail smaqa: mayLoad = false
llvm smaqa: mayStore = false
sail smaqa: mayStore = false

Report: smar64
llvm: smar64 "rd" "rs1" "rs2"
sail: smar64 "rd" "rs1" "rs2"
llvm smar64: rs3 - implicit in
smar64: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smar64: mayLoad = false
sail smar64: mayLoad = false
llvm smar64: mayStore = false
sail smar64: mayStore = false

Report: fcvt.lu.h
llvm: fcvt.lu.h "rd" "rs1" "frm"
sail: fcvt.lu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.lu.h: mayLoad = false
sail fcvt.lu.h: mayLoad = false
llvm fcvt.lu.h: mayStore = false
sail fcvt.lu.h: mayStore = false

Report: fcvt.lu.s
llvm: fcvt.lu.s "rd" "rs1" "frm"
sail: fcvt.lu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.lu.s: mayLoad = false
sail fcvt.lu.s: mayLoad = false
llvm fcvt.lu.s: mayStore = false
sail fcvt.lu.s: mayStore = false

Report: fcvt.s.d
llvm: fcvt.s.d "rd" "rs1" "frm"
sail: fcvt.s.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.d: mayLoad = false
sail fcvt.s.d: mayLoad = false
llvm fcvt.s.d: mayStore = false
sail fcvt.s.d: mayStore = false

Report: fcvt.s.h
llvm: fcvt.s.h "rd" "rs1" "frm"
sail: fcvt.s.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.h: mayLoad = false
sail fcvt.s.h: mayLoad = false
llvm fcvt.s.h: mayStore = false
sail fcvt.s.h: mayStore = false

Report: fcvt.s.l
llvm: fcvt.s.l "rd" "rs1" "frm"
sail: fcvt.s.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.l: mayLoad = false
sail fcvt.s.l: mayLoad = false
llvm fcvt.s.l: mayStore = false
sail fcvt.s.l: mayStore = false

Report: fcvt.s.lu
llvm: fcvt.s.lu "rd" "rs1" "frm"
sail: fcvt.s.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.lu: mayLoad = false
sail fcvt.s.lu: mayLoad = false
llvm fcvt.s.lu: mayStore = false
sail fcvt.s.lu: mayStore = false

Report: fcvt.s.w
llvm: fcvt.s.w "rd" "rs1" "frm"
sail: fcvt.s.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.w: mayLoad = false
sail fcvt.s.w: mayLoad = false
llvm fcvt.s.w: mayStore = false
sail fcvt.s.w: mayStore = false

Report: fcvt.s.wu
llvm: fcvt.s.wu "rd" "rs1" "frm"
sail: fcvt.s.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.wu: mayLoad = false
sail fcvt.s.wu: mayLoad = false
llvm fcvt.s.wu: mayStore = false
sail fcvt.s.wu: mayStore = false

Report: fcvt.w.d
llvm: fcvt.w.d "rd" "rs1" "frm"
sail: fcvt.w.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.w.d: mayLoad = false
sail fcvt.w.d: mayLoad = false
llvm fcvt.w.d: mayStore = false
sail fcvt.w.d: mayStore = false

Report: fcvt.w.h
llvm: fcvt.w.h "rd" "rs1" "frm"
sail: fcvt.w.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.w.h: mayLoad = false
sail fcvt.w.h: mayLoad = false
llvm fcvt.w.h: mayStore = false
sail fcvt.w.h: mayStore = false

Report: fcvt.w.s
llvm: fcvt.w.s "rd" "rs1" "frm"
sail: fcvt.w.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.w.s: mayLoad = false
sail fcvt.w.s: mayLoad = false
llvm fcvt.w.s: mayStore = false
sail fcvt.w.s: mayStore = false

Report: fcvt.wu.d
llvm: fcvt.wu.d "rd" "rs1" "frm"
sail: fcvt.wu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.d: mayLoad = false
sail fcvt.wu.d: mayLoad = false
llvm fcvt.wu.d: mayStore = false
sail fcvt.wu.d: mayStore = false

Report: fcvt.wu.h
llvm: fcvt.wu.h "rd" "rs1" "frm"
sail: fcvt.wu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.h: mayLoad = false
sail fcvt.wu.h: mayLoad = false
llvm fcvt.wu.h: mayStore = false
sail fcvt.wu.h: mayStore = false

Report: fcvt.wu.s
llvm: fcvt.wu.s "rd" "rs1" "frm"
sail: fcvt.wu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.s: mayLoad = false
sail fcvt.wu.s: mayLoad = false
llvm fcvt.wu.s: mayStore = false
sail fcvt.wu.s: mayStore = false

Report: fcvtmod.w.d
llvm: fcvtmod.w.d "rd" "rs1" "frm"
sail: fcvtmod.w.d "rd" "rs1"
fcvtmod.w.d: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (1, rs1)
llvm fcvtmod.w.d: mayLoad = false
sail fcvtmod.w.d: mayLoad = false
llvm fcvtmod.w.d: mayStore = false
sail fcvtmod.w.d: mayStore = false

Report: fdiv.d
llvm: fdiv.d "rd" "rs1" "rs2" "frm"
sail: fdiv.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.d: mayLoad = false
sail fdiv.d: mayLoad = false
llvm fdiv.d: mayStore = false
sail fdiv.d: mayStore = false

Report: fdiv.h
llvm: fdiv.h "rd" "rs1" "rs2" "frm"
sail: fdiv.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.h: mayLoad = false
sail fdiv.h: mayLoad = false
llvm fdiv.h: mayStore = false
sail fdiv.h: mayStore = false

Report: fdiv.s
llvm: fdiv.s "rd" "rs1" "rs2" "frm"
sail: fdiv.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.s: mayLoad = false
sail fdiv.s: mayLoad = false
llvm fdiv.s: mayStore = false
sail fdiv.s: mayStore = false

Report: fence
llvm: fence "pred" "succ"
sail: fence "pred" "succ"
llvm outs: 
sail outs: 
llvm ins: (1, succ) (0, pred)
sail ins: (1, succ) (0, pred)
llvm fence: mayLoad = false
sail fence: mayLoad = false
llvm fence: mayStore = false
sail fence: mayStore = false

Report: fence.i
llvm: fence.i 
sail: fence.i 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm fence.i: mayLoad = false
sail fence.i: mayLoad = false
llvm fence.i: mayStore = false
sail fence.i: mayStore = false

Report: fence.tso
llvm: fence.tso 
sail: fence.tso "pred" "succ"
fence.tso: Different number of operands
llvm outs: 
sail outs: 
llvm ins: 
sail ins: (1, succ) (0, pred)
llvm fence.tso: mayLoad = false
sail fence.tso: mayLoad = false
llvm fence.tso: mayStore = false
sail fence.tso: mayStore = false

Report: feq.d
llvm: feq.d "rd" "rs1" "rs2"
sail: feq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smax16: mayLoad = false
sail smax16: mayLoad = false
llvm smax16: mayStore = false
sail smax16: mayStore = false

Report: smax32
llvm: smax32 "rd" "rs1" "rs2"
sail: smax32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smax32: mayLoad = false
sail smax32: mayLoad = false
llvm smax32: mayStore = false
sail smax32: mayStore = false

Report: smax8
llvm: smax8 "rd" "rs1" "rs2"
sail: smax8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smax8: mayLoad = false
sail smax8: mayLoad = false
llvm smax8: mayStore = false
sail smax8: mayStore = false

Report: smbb16
llvm: smbb16 "rd" "rs1" "rs2"
sail: smbb16 "rd" "rs1" "rs2"
smbb16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smbb16: mayLoad = false
sail smbb16: mayLoad = false
llvm smbb16: mayStore = false
sail smbb16: mayStore = false

Report: smbt16
llvm: smbt16 "rd" "rs1" "rs2"
sail: smbt16 "rd" "rs1" "rs2"
smbt16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smbt16: mayLoad = false
sail smbt16: mayLoad = false
llvm smbt16: mayStore = false
sail smbt16: mayStore = false

Report: smbt32
llvm: smbt32 "rd" "rs1" "rs2"
sail: smbt32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smbt32: mayLoad = false
sail smbt32: mayLoad = false
llvm smbt32: mayStore = false
sail smbt32: mayStore = false

Report: smdrs
llvm: smdrs "rd" "rs1" "rs2"
sail: smdrs "rd" "rs1" "rs2"
smdrs: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smdrs: mayLoad = false
sail smdrs: mayLoad = false
llvm smdrs: mayStore = false
sail smdrs: mayStore = false

Report: smdrs32
llvm: smdrs32 "rd" "rs1" "rs2"
sail: smdrs32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smdrs32: mayLoad = false
sail smdrs32: mayLoad = false
llvm smdrs32: mayStore = false
sail smdrs32: mayStore = false

Report: smds
llvm: smds "rd" "rs1" "rs2"
sail: smds "rd" "rs1" "rs2"
smds: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smds: mayLoad = false
sail smds: mayLoad = false
llvm smds: mayStore = false
sail smds: mayStore = false

Report: smds32
llvm: smds32 "rd" "rs1" "rs2"
sail: smds32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smds32: mayLoad = false
sail smds32: mayLoad = false
llvm smds32: mayStore = false
sail smds32: mayStore = false

Report: smin16
llvm: smin16 "rd" "rs1" "rs2"
sail: smin16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smin16: mayLoad = false
sail smin16: mayLoad = false
llvm smin16: mayStore = false
sail smin16: mayStore = false

Report: smin32
llvm: smin32 "rd" "rs1" "rs2"
sail: smin32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smin32: mayLoad = false
sail smin32: mayLoad = false
llvm smin32: mayStore = false
sail smin32: mayStore = false

Report: smin8
llvm: smin8 "rd" "rs1" "rs2"
sail: smin8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smin8: mayLoad = false
sail smin8: mayLoad = false
llvm smin8: mayStore = false
sail smin8: mayStore = false

Report: smmul
llvm: smmul "rd" "rs1" "rs2"
sail: smmul "rd" "rs1" "rs2"
smmul: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smmul: mayLoad = false
sail smmul: mayLoad = false
llvm smmul: mayStore = false
sail smmul: mayStore = false

Report: smmwb
llvm: smmwb "rd" "rs1" "rs2"
sail: smmwb "rd" "rs1" "rs2"
smmwb: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smmwb: mayLoad = false
sail smmwb: mayLoad = false
llvm smmwb: mayStore = false
sail smmwb: mayStore = false

Report: smmwt
llvm: smmwt "rd" "rs1" "rs2"
sail: smmwt "rd" "rs1" "rs2"
smmwt: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smmwt: mayLoad = false
sail smmwt: mayLoad = false
llvm smmwt: mayStore = false
sail smmwt: mayStore = false

Report: smslda
llvm: smslda "rd" "rs1" "rs2"
sail: smslda "rd" "rs1" "rs2"
llvm smslda: rs3 - implicit in
smslda: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smslda: mayLoad = false
sail smslda: mayLoad = false
llvm smslda: mayStore = false
sail smslda: mayStore = false

Report: smslxda
llvm: smslxda "rd" "rs1" "rs2"
sail: smslxda "rd" "rs1" "rs2"
llvm smslxda: rs3 - implicit in
smslxda: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smslxda: mayLoad = false
sail smslxda: mayLoad = false
llvm smslxda: mayStore = false
sail smslxda: mayStore = false

Report: smsr64
llvm: smsr64 "rd" "rs1" "rs2"
sail: smsr64 "rd" "rs1" "rs2"
llvm smsr64: rs3 - implicit in
smsr64: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smsr64: mayLoad = false
sail smsr64: mayLoad = false
llvm smsr64: mayStore = false
sail smsr64: mayStore = false

Report: smtt16
llvm: smtt16 "rd" "rs1" "rs2"
sail: smtt16 "rd" "rs1" "rs2"
smtt16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smtt16: mayLoad = false
sail smtt16: mayLoad = false
llvm smtt16: mayStore = false
sail smtt16: mayStore = false

Report: smtt32
llvm: smtt32 "rd" "rs1" "rs2"
sail: smtt32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smtt32: mayLoad = false
sail smtt32: mayLoad = false
llvm smtt32: mayStore = false
sail smtt32: mayStore = false

Report: smul16
llvm: smul16 "rd" "rs1" "rs2"
sail: smul16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smul16: mayLoad = false
sail smul16: mayLoad = false
llvm smul16: mayStore = false
sail smul16: mayStore = false

Report: smul8
llvm: smul8 "rd" "rs1" "rs2"
sail: smul8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smul8: mayLoad = false
sail smul8: mayLoad = false
llvm smul8: mayStore = false
sail smul8: mayStore = false

Report: smulx16
llvm: smulx16 "rd" "rs1" "rs2"
sail: smulx16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smulx16: mayLoad = false
sail smulx16: mayLoad = false
llvm smulx16: mayStore = false
sail smulx16: mayStore = false

Report: smulx8
llvm: smulx8 "rd" "rs1" "rs2"
sail: smulx8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smulx8: mayLoad = false
sail smulx8: mayLoad = false
llvm smulx8: mayStore = false
sail smulx8: mayStore = false

Report: smxds
llvm: smxds "rd" "rs1" "rs2"
sail: smxds "rd" "rs1" "rs2"
smxds: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm smxds: mayLoad = false
sail smxds: mayLoad = false
llvm smxds: mayStore = false
sail smxds: mayStore = false

Report: smxds32
llvm: smxds32 "rd" "rs1" "rs2"
sail: smxds32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm smxds32: mayLoad = false
sail smxds32: mayLoad = false
llvm smxds32: mayStore = false
sail smxds32: mayStore = false

Report: sra16
llvm: sra16 "rd" "rs1" "rs2"
sail: sra16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sra16: mayLoad = false
sail sra16: mayLoad = false
llvm sra16: mayStore = false
sail sra16: mayStore = false

Report: sra32
llvm: sra32 "rd" "rs1" "rs2"
sail: sra32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sra32: mayLoad = false
sail sra32: mayLoad = false
llvm sra32: mayStore = false
sail sra32: mayStore = false

Report: sra8
llvm: sra8 "rd" "rs1" "rs2"
sail: sra8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sra8: mayLoad = false
sail sra8: mayLoad = false
llvm sra8: mayStore = false
sail sra8: mayStore = false

Report: srai16
llvm: srai16 "rd" "rs1" "shamt"
sail: srai16 "rd" "rs1" "imm4"
srai16: Different inputs (2, 1)
srai16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm srai16: mayLoad = false
sail srai16: mayLoad = false
llvm srai16: mayStore = false
sail srai16: mayStore = false

Report: srai32
llvm: srai32 "rd" "rs1" "shamt"
sail: srai32 "rd" "rs1" "imm5"
srai32: Different inputs (2, 1)
srai32: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm srai32: mayLoad = false
sail srai32: mayLoad = false
llvm srai32: mayStore = false
sail srai32: mayStore = false

Report: srai8
llvm: srai8 "rd" "rs1" "shamt"
sail: srai8 "rd" "rs1" "imm3"
srai8: Different inputs (2, 1)
srai8: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm srai8: mayLoad = false
sail srai8: mayLoad = false
llvm srai8: mayStore = false
sail srai8: mayStore = false

Report: srl16
llvm: srl16 "rd" "rs1" "rs2"
sail: srl16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srl16: mayLoad = false
sail srl16: mayLoad = false
llvm srl16: mayStore = false
sail srl16: mayStore = false

Report: srl32
llvm: srl32 "rd" "rs1" "rs2"
sail: srl32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srl32: mayLoad = false
sail srl32: mayLoad = false
llvm srl32: mayStore = false
sail srl32: mayStore = false

Report: srl8
llvm: srl8 "rd" "rs1" "rs2"
sail: srl8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srl8: mayLoad = false
sail srl8: mayLoad = false
llvm srl8: mayStore = false
sail srl8: mayStore = false

Report: srli16
llvm: srli16 "rd" "rs1" "shamt"
sail: srli16 "rd" "rs1" "imm4"
srli16: Different inputs (2, 1)
srli16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm srli16: mayLoad = false
sail srli16: mayLoad = false
llvm srli16: mayStore = false
sail srli16: mayStore = false

Report: srli32
llvm: srli32 "rd" "rs1" "shamt"
sail: srli32 "rd" "rs1" "imm5"
srli32: Different inputs (2, 1)
srli32: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm srli32: mayLoad = false
sail srli32: mayLoad = false
llvm srli32: mayStore = false
sail srli32: mayStore = false

Report: srli8
llvm: srli8 "rd" "rs1" "shamt"
sail: srli8 "rd" "rs1" "imm3"
srli8: Different inputs (2, 1)
srli8: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm srli8: mayLoad = false
sail srli8: mayLoad = false
llvm srli8: mayStore = false
sail srli8: mayStore = false

Report: stas16
llvm: stas16 "rd" "rs1" "rs2"
sail: stas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm stas16: mayLoad = false
sail stas16: mayLoad = false
llvm stas16: mayStore = false
sail stas16: mayStore = false

Report: stas32
llvm: stas32 "rd" "rs1" "rs2"
sail: stas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm stas32: mayLoad = false
sail stas32: mayLoad = false
llvm stas32: mayStore = false
sail stas32: mayStore = false

Report: stsa16
llvm: stsa16 "rd" "rs1" "rs2"
sail: stsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm stsa16: mayLoad = false
sail stsa16: mayLoad = false
llvm stsa16: mayStore = false
sail stsa16: mayStore = false

Report: stsa32
llvm: stsa32 "rd" "rs1" "rs2"
sail: stsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm stsa32: mayLoad = false
sail stsa32: mayLoad = false
llvm stsa32: mayStore = false
sail stsa32: mayStore = false

Report: sub16
llvm: sub16 "rd" "rs1" "rs2"
sail: sub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub16: mayLoad = false
sail sub16: mayLoad = false
llvm sub16: mayStore = false
sail sub16: mayStore = false

Report: sub32
llvm: sub32 "rd" "rs1" "rs2"
sail: sub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub32: mayLoad = false
sail sub32: mayLoad = false
llvm sub32: mayStore = false
sail sub32: mayStore = false

Report: sub64
llvm: sub64 "rd" "rs1" "rs2"
sail: sub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub64: mayLoad = false
sail sub64: mayLoad = false
llvm sub64: mayStore = false
sail sub64: mayStore = false

Report: sub8
llvm: sub8 "rd" "rs1" "rs2"
sail: sub8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub8: mayLoad = false
sail sub8: mayLoad = false
llvm sub8: mayStore = false
sail sub8: mayStore = false

Report: fsub.h
llvm: fsub.h "rd" "rs1" "rs2" "frm"
sail: fsub.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fsub.h: mayLoad = false
sail fsub.h: mayLoad = false
llvm fsub.h: mayStore = false
sail fsub.h: mayStore = false

Report: fsub.s
llvm: fsub.s "rd" "rs1" "rs2" "frm"
sail: fsub.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fsub.s: mayLoad = false
sail fsub.s: mayLoad = false
llvm fsub.s: mayStore = false
sail fsub.s: mayStore = false

Report: fsw
llvm: fsw "rs2" "imm12" "rs1"
sail: fsw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm fsw: mayLoad = false
sail fsw: mayLoad = false
llvm fsw: mayStore = true
sail fsw: mayStore = true

Report: jal
llvm: jal "rd" "imm20"
sail: jal "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)
llvm jal: mayLoad = false
sail jal: mayLoad = false
llvm jal: mayStore = false
sail jal: mayStore = false

Report: jalr
llvm: jalr "rd" "imm12" "rs1"
sail: jalr "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm jalr: mayLoad = false
sail jalr: mayLoad = false
llvm jalr: mayStore = false
sail jalr: mayStore = false

Report: lb
llvm: lb "rd" "imm12" "rs1"
sail: lb "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lb: mayLoad = true
sail lb: mayLoad = true
llvm lb: mayStore = false
sail lb: mayStore = false

Report: lb.aq
llvm: lb.aq "rd" "rs1"
sail: lb.aq "rd" "imm" "rs1"
lb.aq: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lb.aq: mayLoad = true
sail lb.aq: mayLoad = true
llvm lb.aq: mayStore = false
sail lb.aq: mayStore = false

Report: lb.aqrl
llvm: lb.aqrl "rd" "rs1"
sail: lb.aqrl "rd" "imm" "rs1"
lb.aqrl: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lb.aqrl: mayLoad = true
sail lb.aqrl: mayLoad = true
llvm lb.aqrl: mayStore = false
sail lb.aqrl: mayStore = false

Report: lbu
llvm: lbu "rd" "imm12" "rs1"
sail: lbu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lbu: mayLoad = true
sail lbu: mayLoad = true
llvm lbu: mayStore = false
sail lbu: mayStore = false

Report: ld
llvm: ld "rd" "imm12" "rs1"
sail: ld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm ld: mayLoad = true
sail ld: mayLoad = true
llvm ld: mayStore = false
sail ld: mayStore = false

Report: ld.aq
llvm: ld.aq "rd" "rs1"
sail: ld.aq "rd" "imm" "rs1"
ld.aq: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm ld.aq: mayLoad = true
sail ld.aq: mayLoad = true
llvm ld.aq: mayStore = false
sail ld.aq: mayStore = false

Report: ld.aqrl
llvm: ld.aqrl "rd" "rs1"
sail: ld.aqrl "rd" "imm" "rs1"
ld.aqrl: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm ld.aqrl: mayLoad = true
sail ld.aqrl: mayLoad = true
llvm ld.aqrl: mayStore = false
sail ld.aqrl: mayStore = false

Report: lh
llvm: lh "rd" "imm12" "rs1"
sail: lh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lh: mayLoad = true
sail lh: mayLoad = true
llvm lh: mayStore = false
sail lh: mayStore = false

Report: lh.aq
llvm: lh.aq "rd" "rs1"
sail: lh.aq "rd" "imm" "rs1"
lh.aq: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lh.aq: mayLoad = true
sail lh.aq: mayLoad = true
llvm lh.aq: mayStore = false
sail lh.aq: mayStore = false

Report: lh.aqrl
llvm: lh.aqrl "rd" "rs1"
sail: lh.aqrl "rd" "imm" "rs1"
lh.aqrl: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lh.aqrl: mayLoad = true
sail lh.aqrl: mayLoad = true
llvm lh.aqrl: mayStore = false
sail lh.aqrl: mayStore = false

Report: lhu
llvm: lhu "rd" "imm12" "rs1"
sail: lhu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lhu: mayLoad = true
sail lhu: mayLoad = true
llvm lhu: mayStore = false
sail lhu: mayStore = false

Report: lr.d
llvm: lr.d "rd" "rs1"
sail: lr.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sunpkd820: mayLoad = false
sail sunpkd820: mayLoad = false
llvm sunpkd820: mayStore = false
sail sunpkd820: mayStore = false

Report: sunpkd830
llvm: sunpkd830 "rd" "rs1"
sail: sunpkd830 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sunpkd830: mayLoad = false
sail sunpkd830: mayLoad = false
llvm sunpkd830: mayStore = false
sail sunpkd830: mayStore = false

Report: sunpkd831
llvm: sunpkd831 "rd" "rs1"
sail: sunpkd831 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sunpkd831: mayLoad = false
sail sunpkd831: mayLoad = false
llvm sunpkd831: mayStore = false
sail sunpkd831: mayStore = false

Report: sunpkd832
llvm: sunpkd832 "rd" "rs1"
sail: sunpkd832 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sunpkd832: mayLoad = false
sail sunpkd832: mayLoad = false
llvm sunpkd832: mayStore = false
sail sunpkd832: mayStore = false

Report: swap8
llvm: swap8 "rd" "rs1"
sail: swap8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm swap8: mayLoad = false
sail swap8: mayLoad = false
llvm swap8: mayStore = false
sail swap8: mayStore = false

Report: uclip16
llvm: uclip16 "rd" "rs1" "shamt"
sail: uclip16 "rd" "rs1" "imm4"
uclip16: Different inputs (2, 1)
uclip16: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm uclip16: mayLoad = false
sail uclip16: mayLoad = false
llvm uclip16: mayStore = false
sail uclip16: mayStore = false

Report: uclip32
llvm: uclip32 "rd" "rs1" "shamt"
sail: uclip32 "rd" "rs1" "imm5"
uclip32: Different inputs (2, 1)
uclip32: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm uclip32: mayLoad = false
sail uclip32: mayLoad = false
llvm uclip32: mayStore = false
sail uclip32: mayStore = false

Report: uclip8
llvm: uclip8 "rd" "rs1" "shamt"
sail: uclip8 "rd" "rs1" "imm3"
uclip8: Different inputs (2, 1)
uclip8: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (1, rs1)
llvm uclip8: mayLoad = false
sail uclip8: mayLoad = false
llvm uclip8: mayStore = false
sail uclip8: mayStore = false

Report: ucmple16
llvm: ucmple16 "rd" "rs1" "rs2"
sail: ucmple16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ucmple16: mayLoad = false
sail ucmple16: mayLoad = false
llvm ucmple16: mayStore = false
sail ucmple16: mayStore = false

Report: ucmple8
llvm: ucmple8 "rd" "rs1" "rs2"
sail: ucmple8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ucmple8: mayLoad = false
sail ucmple8: mayLoad = false
llvm ucmple8: mayStore = false
sail ucmple8: mayStore = false

Report: lw.aq
llvm: lw.aq "rd" "rs1"
sail: lw.aq "rd" "imm" "rs1"
lw.aq: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lw.aq: mayLoad = true
sail lw.aq: mayLoad = true
llvm lw.aq: mayStore = false
sail lw.aq: mayStore = false

Report: lw.aqrl
llvm: lw.aqrl "rd" "rs1"
sail: lw.aqrl "rd" "imm" "rs1"
lw.aqrl: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lw.aqrl: mayLoad = true
sail lw.aqrl: mayLoad = true
llvm lw.aqrl: mayStore = false
sail lw.aqrl: mayStore = false

Report: lwu
llvm: lwu "rd" "imm12" "rs1"
sail: lwu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lwu: mayLoad = true
sail lwu: mayLoad = true
llvm lwu: mayStore = false
sail lwu: mayStore = false

Report: ucmplt8
llvm: ucmplt8 "rd" "rs1" "rs2"
sail: ucmplt8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ucmplt8: mayLoad = false
sail ucmplt8: mayLoad = false
llvm ucmplt8: mayStore = false
sail ucmplt8: mayStore = false

Report: ukadd16
llvm: ukadd16 "rd" "rs1" "rs2"
sail: ukadd16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukadd16: mayLoad = false
sail ukadd16: mayLoad = false
llvm ukadd16: mayStore = false
sail ukadd16: mayStore = false

Report: ukadd32
llvm: ukadd32 "rd" "rs1" "rs2"
sail: ukadd32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukadd32: mayLoad = false
sail ukadd32: mayLoad = false
llvm ukadd32: mayStore = false
sail ukadd32: mayStore = false

Report: ukadd64
llvm: ukadd64 "rd" "rs1" "rs2"
sail: ukadd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm minu: mayLoad = false
sail minu: mayLoad = false
llvm minu: mayStore = false
sail minu: mayStore = false

Report: mret
llvm: mret 
sail: mret 
llvm mret: rs1 - implicit in
llvm mret: rs2 - implicit in
mret: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm mret: mayLoad = false
sail mret: mayLoad = false
llvm mret: mayStore = false
sail mret: mayStore = false

Report: ukadd8
llvm: ukadd8 "rd" "rs1" "rs2"
sail: ukadd8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukadd8: mayLoad = false
sail ukadd8: mayLoad = false
llvm ukadd8: mayStore = false
sail ukadd8: mayStore = false

Report: ukaddw
llvm: ukaddw "rd" "rs1" "rs2"
sail: ukaddw "rd" "rs1" "rs2"
ukaddw: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm ukaddw: mayLoad = false
sail ukaddw: mayLoad = false
llvm ukaddw: mayStore = false
sail ukaddw: mayStore = false

Report: ukcras16
llvm: ukcras16 "rd" "rs1" "rs2"
sail: ukcras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukcras16: mayLoad = false
sail ukcras16: mayLoad = false
llvm ukcras16: mayStore = false
sail ukcras16: mayStore = false

Report: ukcras32
llvm: ukcras32 "rd" "rs1" "rs2"
sail: ukcras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukcras32: mayLoad = false
sail ukcras32: mayLoad = false
llvm ukcras32: mayStore = false
sail ukcras32: mayStore = false

Report: ukcrsa16
llvm: ukcrsa16 "rd" "rs1" "rs2"
sail: ukcrsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukcrsa16: mayLoad = false
sail ukcrsa16: mayLoad = false
llvm ukcrsa16: mayStore = false
sail ukcrsa16: mayStore = false

Report: ukcrsa32
llvm: ukcrsa32 "rd" "rs1" "rs2"
sail: ukcrsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukcrsa32: mayLoad = false
sail ukcrsa32: mayLoad = false
llvm ukcrsa32: mayStore = false
sail ukcrsa32: mayStore = false

Report: ukmar64
llvm: ukmar64 "rd" "rs1" "rs2"
sail: ukmar64 "rd" "rs1" "rs2"
llvm ukmar64: rs3 - implicit in
ukmar64: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm ukmar64: mayLoad = false
sail ukmar64: mayLoad = false
llvm ukmar64: mayStore = false
sail ukmar64: mayStore = false

Report: ukmsr64
llvm: ukmsr64 "rd" "rs1" "rs2"
sail: ukmsr64 "rd" "rs1" "rs2"
llvm ukmsr64: rs3 - implicit in
ukmsr64: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm ukmsr64: mayLoad = false
sail ukmsr64: mayLoad = false
llvm ukmsr64: mayStore = false
sail ukmsr64: mayStore = false

Report: ukstas16
llvm: ukstas16 "rd" "rs1" "rs2"
sail: ukstas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukstas16: mayLoad = false
sail ukstas16: mayLoad = false
llvm ukstas16: mayStore = false
sail ukstas16: mayStore = false

Report: ukstas32
llvm: ukstas32 "rd" "rs1" "rs2"
sail: ukstas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukstas32: mayLoad = false
sail ukstas32: mayLoad = false
llvm ukstas32: mayStore = false
sail ukstas32: mayStore = false

Report: ukstsa16
llvm: ukstsa16 "rd" "rs1" "rs2"
sail: ukstsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukstsa16: mayLoad = false
sail ukstsa16: mayLoad = false
llvm ukstsa16: mayStore = false
sail ukstsa16: mayStore = false

Report: ukstsa32
llvm: ukstsa32 "rd" "rs1" "rs2"
sail: ukstsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ukstsa32: mayLoad = false
sail ukstsa32: mayLoad = false
llvm ukstsa32: mayStore = false
sail ukstsa32: mayStore = false

Report: uksub16
llvm: uksub16 "rd" "rs1" "rs2"
sail: uksub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uksub16: mayLoad = false
sail uksub16: mayLoad = false
llvm uksub16: mayStore = false
sail uksub16: mayStore = false

Report: uksub32
llvm: uksub32 "rd" "rs1" "rs2"
sail: uksub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uksub32: mayLoad = false
sail uksub32: mayLoad = false
llvm uksub32: mayStore = false
sail uksub32: mayStore = false

Report: uksub64
llvm: uksub64 "rd" "rs1" "rs2"
sail: uksub64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uksub64: mayLoad = false
sail uksub64: mayLoad = false
llvm uksub64: mayStore = false
sail uksub64: mayStore = false

Report: uksub8
llvm: uksub8 "rd" "rs1" "rs2"
sail: uksub8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uksub8: mayLoad = false
sail uksub8: mayLoad = false
llvm uksub8: mayStore = false
sail uksub8: mayStore = false

Report: umaqa
llvm: umaqa "rd" "rs1" "rs2"
sail: umaqa "rd" "rs1" "rs2"
llvm umaqa: rs3 - implicit in
umaqa: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm umaqa: mayLoad = false
sail umaqa: mayLoad = false
llvm umaqa: mayStore = false
sail umaqa: mayStore = false

Report: umar64
llvm: umar64 "rd" "rs1" "rs2"
sail: umar64 "rd" "rs1" "rs2"
llvm umar64: rs3 - implicit in
umar64: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm umar64: mayLoad = false
sail umar64: mayLoad = false
llvm umar64: mayStore = false
sail umar64: mayStore = false

Report: umax16
llvm: umax16 "rd" "rs1" "rs2"
sail: umax16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umax16: mayLoad = false
sail umax16: mayLoad = false
llvm umax16: mayStore = false
sail umax16: mayStore = false

Report: umax32
llvm: umax32 "rd" "rs1" "rs2"
sail: umax32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umax32: mayLoad = false
sail umax32: mayLoad = false
llvm umax32: mayStore = false
sail umax32: mayStore = false

Report: umax8
llvm: umax8 "rd" "rs1" "rs2"
sail: umax8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umax8: mayLoad = false
sail umax8: mayLoad = false
llvm umax8: mayStore = false
sail umax8: mayStore = false

Report: umin16
llvm: umin16 "rd" "rs1" "rs2"
sail: umin16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rorw: mayLoad = false
sail rorw: mayLoad = false
llvm rorw: mayStore = false
sail rorw: mayStore = false

Report: sb
llvm: sb "rs2" "imm12" "rs1"
sail: sb "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sb: mayLoad = false
sail sb: mayLoad = false
llvm sb: mayStore = true
sail sb: mayStore = true

Report: sb.aqrl
llvm: sb.aqrl "rs2" "rs1"
sail: sb.aqrl "rs2" "imm" "rs1"
sb.aqrl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sb.aqrl: mayLoad = false
sail sb.aqrl: mayLoad = false
llvm sb.aqrl: mayStore = true
sail sb.aqrl: mayStore = true

Report: sb.rl
llvm: sb.rl "rs2" "rs1"
sail: sb.rl "rs2" "imm" "rs1"
sb.rl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sb.rl: mayLoad = false
sail sb.rl: mayLoad = false
llvm sb.rl: mayStore = true
sail sb.rl: mayStore = true

Report: sc.d
llvm: sc.d "rd" "rs2" "rs1"
sail: sc.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.d: mayLoad = false
sail sc.d: mayLoad = false
llvm sc.d: mayStore = true
sail sc.d: mayStore = true

Report: sc.d.aq
llvm: sc.d.aq "rd" "rs2" "rs1"
sail: sc.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.d.aq: mayLoad = false
sail sc.d.aq: mayLoad = false
llvm sc.d.aq: mayStore = true
sail sc.d.aq: mayStore = true

Report: sc.d.aqrl
llvm: sc.d.aqrl "rd" "rs2" "rs1"
sail: sc.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.d.aqrl: mayLoad = false
sail sc.d.aqrl: mayLoad = false
llvm sc.d.aqrl: mayStore = true
sail sc.d.aqrl: mayStore = true

Report: sc.d.rl
llvm: sc.d.rl "rd" "rs2" "rs1"
sail: sc.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.d.rl: mayLoad = false
sail sc.d.rl: mayLoad = false
llvm sc.d.rl: mayStore = true
sail sc.d.rl: mayStore = true

Report: sc.w
llvm: sc.w "rd" "rs2" "rs1"
sail: sc.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.w: mayLoad = false
sail sc.w: mayLoad = false
llvm sc.w: mayStore = true
sail sc.w: mayStore = true

Report: sc.w.aq
llvm: sc.w.aq "rd" "rs2" "rs1"
sail: sc.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.w.aq: mayLoad = false
sail sc.w.aq: mayLoad = false
llvm sc.w.aq: mayStore = true
sail sc.w.aq: mayStore = true

Report: sc.w.aqrl
llvm: sc.w.aqrl "rd" "rs2" "rs1"
sail: sc.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.w.aqrl: mayLoad = false
sail sc.w.aqrl: mayLoad = false
llvm sc.w.aqrl: mayStore = true
sail sc.w.aqrl: mayStore = true

Report: sc.w.rl
llvm: sc.w.rl "rd" "rs2" "rs1"
sail: sc.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.w.rl: mayLoad = false
sail sc.w.rl: mayLoad = false
llvm sc.w.rl: mayStore = true
sail sc.w.rl: mayStore = true

Report: sd
llvm: sd "rs2" "imm12" "rs1"
sail: sd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sd: mayLoad = false
sail sd: mayLoad = false
llvm sd: mayStore = true
sail sd: mayStore = true

Report: sd.aqrl
llvm: sd.aqrl "rs2" "rs1"
sail: sd.aqrl "rs2" "imm" "rs1"
sd.aqrl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sd.aqrl: mayLoad = false
sail sd.aqrl: mayLoad = false
llvm sd.aqrl: mayStore = true
sail sd.aqrl: mayStore = true

Report: sd.rl
llvm: sd.rl "rs2" "rs1"
sail: sd.rl "rs2" "imm" "rs1"
sd.rl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sd.rl: mayLoad = false
sail sd.rl: mayLoad = false
llvm sd.rl: mayStore = true
sail sd.rl: mayStore = true

Report: sext.b
llvm: sext.b "rd" "rs1"
sail: sext.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sext.b: mayLoad = false
sail sext.b: mayLoad = false
llvm sext.b: mayStore = false
sail sext.b: mayStore = false

Report: sext.h
llvm: sext.h "rd" "rs1"
sail: sext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sext.h: mayLoad = false
sail sext.h: mayLoad = false
llvm sext.h: mayStore = false
sail sext.h: mayStore = false

Report: sfence.inval.ir
llvm: sfence.inval.ir 
sail: sfence.inval.ir 
llvm sfence.inval.ir: rs1 - implicit in
llvm sfence.inval.ir: rs2 - implicit in
sfence.inval.ir: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm sfence.inval.ir: mayLoad = false
sail sfence.inval.ir: mayLoad = false
llvm sfence.inval.ir: mayStore = false
sail sfence.inval.ir: mayStore = false

Report: sfence.vma
llvm: sfence.vma "rs1" "rs2"
sail: sfence.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)
llvm sfence.vma: mayLoad = false
sail sfence.vma: mayLoad = false
llvm sfence.vma: mayStore = false
sail sfence.vma: mayStore = false

Report: sfence.w.inval
llvm: sfence.w.inval 
sail: sfence.w.inval 
llvm sfence.w.inval: rs1 - implicit in
llvm sfence.w.inval: rs2 - implicit in
sfence.w.inval: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm sfence.w.inval: mayLoad = false
sail sfence.w.inval: mayLoad = false
llvm sfence.w.inval: mayStore = false
sail sfence.w.inval: mayStore = false

Report: sh
llvm: sh "rs2" "imm12" "rs1"
sail: sh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sh: mayLoad = false
sail sh: mayLoad = false
llvm sh: mayStore = true
sail sh: mayStore = true

Report: sh.aqrl
llvm: sh.aqrl "rs2" "rs1"
sail: sh.aqrl "rs2" "imm" "rs1"
sh.aqrl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sh.aqrl: mayLoad = false
sail sh.aqrl: mayLoad = false
llvm sh.aqrl: mayStore = true
sail sh.aqrl: mayStore = true

Report: sh.rl
llvm: sh.rl "rs2" "rs1"
sail: sh.rl "rs2" "imm" "rs1"
sh.rl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sh.rl: mayLoad = false
sail sh.rl: mayLoad = false
llvm sh.rl: mayStore = true
sail sh.rl: mayStore = true

Report: sh1add
llvm: sh1add "rd" "rs1" "rs2"
sail: sh1add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umin32: mayLoad = false
sail umin32: mayLoad = false
llvm umin32: mayStore = false
sail umin32: mayStore = false

Report: umin8
llvm: umin8 "rd" "rs1" "rs2"
sail: umin8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umin8: mayLoad = false
sail umin8: mayLoad = false
llvm umin8: mayStore = false
sail umin8: mayStore = false

Report: umsr64
llvm: umsr64 "rd" "rs1" "rs2"
sail: umsr64 "rd" "rs1" "rs2"
llvm umsr64: rs3 - implicit in
umsr64: Different inputs (-1, 0)
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1) (-1, rs3)
sail ins: (2, rs2) (1, rs1) (0, rd)
llvm umsr64: mayLoad = false
sail umsr64: mayLoad = false
llvm umsr64: mayStore = false
sail umsr64: mayStore = false

Report: umul16
llvm: umul16 "rd" "rs1" "rs2"
sail: umul16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umul16: mayLoad = false
sail umul16: mayLoad = false
llvm umul16: mayStore = false
sail umul16: mayStore = false

Report: umul8
llvm: umul8 "rd" "rs1" "rs2"
sail: umul8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umul8: mayLoad = false
sail umul8: mayLoad = false
llvm umul8: mayStore = false
sail umul8: mayStore = false

Report: umulx16
llvm: umulx16 "rd" "rs1" "rs2"
sail: umulx16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umulx16: mayLoad = false
sail umulx16: mayLoad = false
llvm umulx16: mayStore = false
sail umulx16: mayStore = false

Report: umulx8
llvm: umulx8 "rd" "rs1" "rs2"
sail: umulx8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm umulx8: mayLoad = false
sail umulx8: mayLoad = false
llvm umulx8: mayStore = false
sail umulx8: mayStore = false

Report: uradd16
llvm: uradd16 "rd" "rs1" "rs2"
sail: uradd16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uradd16: mayLoad = false
sail uradd16: mayLoad = false
llvm uradd16: mayStore = false
sail uradd16: mayStore = false

Report: uradd32
llvm: uradd32 "rd" "rs1" "rs2"
sail: uradd32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uradd32: mayLoad = false
sail uradd32: mayLoad = false
llvm uradd32: mayStore = false
sail uradd32: mayStore = false

Report: uradd64
llvm: uradd64 "rd" "rs1" "rs2"
sail: uradd64 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uradd64: mayLoad = false
sail uradd64: mayLoad = false
llvm uradd64: mayStore = false
sail uradd64: mayStore = false

Report: uradd8
llvm: uradd8 "rd" "rs1" "rs2"
sail: uradd8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uradd8: mayLoad = false
sail uradd8: mayLoad = false
llvm uradd8: mayStore = false
sail uradd8: mayStore = false

Report: uraddw
llvm: uraddw "rd" "rs1" "rs2"
sail: uraddw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm uraddw: mayLoad = false
sail uraddw: mayLoad = false
llvm uraddw: mayStore = false
sail uraddw: mayStore = false

Report: urcras16
llvm: urcras16 "rd" "rs1" "rs2"
sail: urcras16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urcras16: mayLoad = false
sail urcras16: mayLoad = false
llvm urcras16: mayStore = false
sail urcras16: mayStore = false

Report: urcras32
llvm: urcras32 "rd" "rs1" "rs2"
sail: urcras32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urcras32: mayLoad = false
sail urcras32: mayLoad = false
llvm urcras32: mayStore = false
sail urcras32: mayStore = false

Report: urcrsa16
llvm: urcrsa16 "rd" "rs1" "rs2"
sail: urcrsa16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urcrsa16: mayLoad = false
sail urcrsa16: mayLoad = false
llvm urcrsa16: mayStore = false
sail urcrsa16: mayStore = false

Report: urcrsa32
llvm: urcrsa32 "rd" "rs1" "rs2"
sail: urcrsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urcrsa32: mayLoad = false
sail urcrsa32: mayLoad = false
llvm urcrsa32: mayStore = false
sail urcrsa32: mayStore = false

Report: urstas16
llvm: urstas16 "rd" "rs1" "rs2"
sail: urstas16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urstas16: mayLoad = false
sail urstas16: mayLoad = false
llvm urstas16: mayStore = false
sail urstas16: mayStore = false

Report: urstas32
llvm: urstas32 "rd" "rs1" "rs2"
sail: urstas32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urstas32: mayLoad = false
sail urstas32: mayLoad = false
llvm urstas32: mayStore = false
sail urstas32: mayStore = false

Report: sret
llvm: sret 
sail: sret 
llvm sret: rs1 - implicit in
llvm sret: rs2 - implicit in
sret: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm sret: mayLoad = false
sail sret: mayLoad = false
llvm sret: mayStore = false
sail sret: mayStore = false

Report: srl
llvm: srl "rd" "rs1" "rs2"
sail: srl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urstsa16: mayLoad = false
sail urstsa16: mayLoad = false
llvm urstsa16: mayStore = false
sail urstsa16: mayStore = false

Report: urstsa32
llvm: urstsa32 "rd" "rs1" "rs2"
sail: urstsa32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm urstsa32: mayLoad = false
sail urstsa32: mayLoad = false
llvm urstsa32: mayStore = false
sail urstsa32: mayStore = false

Report: ursub16
llvm: ursub16 "rd" "rs1" "rs2"
sail: ursub16 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ursub16: mayLoad = false
sail ursub16: mayLoad = false
llvm ursub16: mayStore = false
sail ursub16: mayStore = false

Report: ursub32
llvm: ursub32 "rd" "rs1" "rs2"
sail: ursub32 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm subw: mayLoad = false
sail subw: mayLoad = false
llvm subw: mayStore = false
sail subw: mayStore = false

Report: sw
llvm: sw "rs2" "imm12" "rs1"
sail: sw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sw: mayLoad = false
sail sw: mayLoad = false
llvm sw: mayStore = true
sail sw: mayStore = true

Report: sw.aqrl
llvm: sw.aqrl "rs2" "rs1"
sail: sw.aqrl "rs2" "imm" "rs1"
sw.aqrl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sw.aqrl: mayLoad = false
sail sw.aqrl: mayLoad = false
llvm sw.aqrl: mayStore = true
sail sw.aqrl: mayStore = true

Report: sw.rl
llvm: sw.rl "rs2" "rs1"
sail: sw.rl "rs2" "imm" "rs1"
sw.rl: Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sw.rl: mayLoad = false
sail sw.rl: mayLoad = false
llvm sw.rl: mayStore = true
sail sw.rl: mayStore = true

Report: unzip
llvm: unzip "rd" "rs1"
sail: unzip "rd" "rs1"
unzip: Different number of outs
unzip: Different number of inputs
llvm outs: (0, rd)
sail outs: 
llvm ins: (1, rs1)
sail ins: 
llvm unzip: mayLoad = false
sail unzip: mayLoad = false
llvm unzip: mayStore = false
sail unzip: mayStore = false

Report: vaadd.vv
llvm: vaadd.vv "vd" "vs2" "vs1" "vm"
sail: vaadd.vv "vd" "vs2" "vs1" "vm"
sail vaadd.vv: v0 - implicit in
vaadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vaadd.vv: mayLoad = false
sail vaadd.vv: mayLoad = false
llvm vaadd.vv: mayStore = false
sail vaadd.vv: mayStore = false

Report: vaadd.vx
llvm: vaadd.vx "vd" "vs2" "rs1" "vm"
sail: vaadd.vx "vd" "vs2" "rs1" "vm"
sail vaadd.vx: v0 - implicit in
vaadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vaadd.vx: mayLoad = false
sail vaadd.vx: mayLoad = false
llvm vaadd.vx: mayStore = false
sail vaadd.vx: mayStore = false

Report: vaaddu.vv
llvm: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail vaaddu.vv: v0 - implicit in
vaaddu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vaaddu.vv: mayLoad = false
sail vaaddu.vv: mayLoad = false
llvm vaaddu.vv: mayStore = false
sail vaaddu.vv: mayStore = false

Report: vaaddu.vx
llvm: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail vaaddu.vx: v0 - implicit in
vaaddu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vaaddu.vx: mayLoad = false
sail vaaddu.vx: mayLoad = false
llvm vaaddu.vx: mayStore = false
sail vaaddu.vx: mayStore = false

Report: vadc.vim
llvm: vadc.vim "vd" "vs2" "imm" "v0"
sail: vadc.vim "vd" "vs2" "simm" "v0"
vadc.vim: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)
llvm vadc.vim: mayLoad = false
sail vadc.vim: mayLoad = false
llvm vadc.vim: mayStore = false
sail vadc.vim: mayStore = false

Report: vadc.vvm
llvm: vadc.vvm "vd" "vs2" "vs1" "v0"
sail: vadc.vvm "vd" "vs2" "vs1" "v0"
vadc.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vadc.vvm: mayLoad = false
sail vadc.vvm: mayLoad = false
llvm vadc.vvm: mayStore = false
sail vadc.vvm: mayStore = false

Report: vadc.vxm
llvm: vadc.vxm "vd" "vs2" "rs1" "v0"
sail: vadc.vxm "vd" "vs2" "rs1" "v0"
vadc.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vadc.vxm: mayLoad = false
sail vadc.vxm: mayLoad = false
llvm vadc.vxm: mayStore = false
sail vadc.vxm: mayStore = false

Report: vadd.vi
llvm: vadd.vi "vd" "vs2" "imm" "vm"
sail: vadd.vi "vd" "vs2" "simm" "vm"
sail vadd.vi: v0 - implicit in
vadd.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vadd.vi: mayLoad = false
sail vadd.vi: mayLoad = false
llvm vadd.vi: mayStore = false
sail vadd.vi: mayStore = false

Report: vadd.vv
llvm: vadd.vv "vd" "vs2" "vs1" "vm"
sail: vadd.vv "vd" "vs2" "vs1" "vm"
sail vadd.vv: v0 - implicit in
vadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vadd.vv: mayLoad = false
sail vadd.vv: mayLoad = false
llvm vadd.vv: mayStore = false
sail vadd.vv: mayStore = false

Report: vadd.vx
llvm: vadd.vx "vd" "vs2" "rs1" "vm"
sail: vadd.vx "vd" "vs2" "rs1" "vm"
sail vadd.vx: v0 - implicit in
vadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vadd.vx: mayLoad = false
sail vadd.vx: mayLoad = false
llvm vadd.vx: mayStore = false
sail vadd.vx: mayStore = false

Report: vand.vi
llvm: vand.vi "vd" "vs2" "imm" "vm"
sail: vand.vi "vd" "vs2" "simm" "vm"
sail vand.vi: v0 - implicit in
vand.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vand.vi: mayLoad = false
sail vand.vi: mayLoad = false
llvm vand.vi: mayStore = false
sail vand.vi: mayStore = false

Report: vand.vv
llvm: vand.vv "vd" "vs2" "vs1" "vm"
sail: vand.vv "vd" "vs2" "vs1" "vm"
sail vand.vv: v0 - implicit in
vand.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vand.vv: mayLoad = false
sail vand.vv: mayLoad = false
llvm vand.vv: mayStore = false
sail vand.vv: mayStore = false

Report: vand.vx
llvm: vand.vx "vd" "vs2" "rs1" "vm"
sail: vand.vx "vd" "vs2" "rs1" "vm"
sail vand.vx: v0 - implicit in
vand.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vand.vx: mayLoad = false
sail vand.vx: mayLoad = false
llvm vand.vx: mayStore = false
sail vand.vx: mayStore = false

Report: vasub.vv
llvm: vasub.vv "vd" "vs2" "vs1" "vm"
sail: vasub.vv "vd" "vs2" "vs1" "vm"
sail vasub.vv: v0 - implicit in
vasub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vasub.vv: mayLoad = false
sail vasub.vv: mayLoad = false
llvm vasub.vv: mayStore = false
sail vasub.vv: mayStore = false

Report: vasub.vx
llvm: vasub.vx "vd" "vs2" "rs1" "vm"
sail: vasub.vx "vd" "vs2" "rs1" "vm"
sail vasub.vx: v0 - implicit in
vasub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vasub.vx: mayLoad = false
sail vasub.vx: mayLoad = false
llvm vasub.vx: mayStore = false
sail vasub.vx: mayStore = false

Report: vasubu.vv
llvm: vasubu.vv "vd" "vs2" "vs1" "vm"
sail: vasubu.vv "vd" "vs2" "vs1" "vm"
sail vasubu.vv: v0 - implicit in
vasubu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vasubu.vv: mayLoad = false
sail vasubu.vv: mayLoad = false
llvm vasubu.vv: mayStore = false
sail vasubu.vv: mayStore = false

Report: vasubu.vx
llvm: vasubu.vx "vd" "vs2" "rs1" "vm"
sail: vasubu.vx "vd" "vs2" "rs1" "vm"
sail vasubu.vx: v0 - implicit in
vasubu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vasubu.vx: mayLoad = false
sail vasubu.vx: mayLoad = false
llvm vasubu.vx: mayStore = false
sail vasubu.vx: mayStore = false

Report: vcompress.vm
llvm: vcompress.vm "vd" "vs2" "vs1"
sail: vcompress.vm "vd" "vs2" "vs1"
vcompress.vm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vcompress.vm: mayLoad = false
sail vcompress.vm: mayLoad = false
llvm vcompress.vm: mayStore = false
sail vcompress.vm: mayStore = false

Report: vdiv.vv
llvm: vdiv.vv "vd" "vs2" "vs1" "vm"
sail: vdiv.vv "vd" "vs2" "vs1" "vm"
sail vdiv.vv: v0 - implicit in
vdiv.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vdiv.vv: mayLoad = false
sail vdiv.vv: mayLoad = false
llvm vdiv.vv: mayStore = false
sail vdiv.vv: mayStore = false

Report: vdiv.vx
llvm: vdiv.vx "vd" "vs2" "rs1" "vm"
sail: vdiv.vx "vd" "vs2" "rs1" "vm"
sail vdiv.vx: v0 - implicit in
vdiv.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vdiv.vx: mayLoad = false
sail vdiv.vx: mayLoad = false
llvm vdiv.vx: mayStore = false
sail vdiv.vx: mayStore = false

Report: vdivu.vv
llvm: vdivu.vv "vd" "vs2" "vs1" "vm"
sail: vdivu.vv "vd" "vs2" "vs1" "vm"
sail vdivu.vv: v0 - implicit in
vdivu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vdivu.vv: mayLoad = false
sail vdivu.vv: mayLoad = false
llvm vdivu.vv: mayStore = false
sail vdivu.vv: mayStore = false

Report: vdivu.vx
llvm: vdivu.vx "vd" "vs2" "rs1" "vm"
sail: vdivu.vx "vd" "vs2" "rs1" "vm"
sail vdivu.vx: v0 - implicit in
vdivu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vdivu.vx: mayLoad = false
sail vdivu.vx: mayLoad = false
llvm vdivu.vx: mayStore = false
sail vdivu.vx: mayStore = false

Report: vfadd.vf
llvm: vfadd.vf "vd" "vs2" "rs1" "vm"
sail: vfadd.vf "vd" "vs2" "rs1" "vm"
sail vfadd.vf: v0 - implicit in
vfadd.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfadd.vf: mayLoad = false
sail vfadd.vf: mayLoad = false
llvm vfadd.vf: mayStore = false
sail vfadd.vf: mayStore = false

Report: vfadd.vv
llvm: vfadd.vv "vd" "vs2" "vs1" "vm"
sail: vfadd.vv "vd" "vs2" "vs1" "vm"
sail vfadd.vv: v0 - implicit in
vfadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfadd.vv: mayLoad = false
sail vfadd.vv: mayLoad = false
llvm vfadd.vv: mayStore = false
sail vfadd.vv: mayStore = false

Report: vfclass.v
llvm: vfclass.v "vd" "vs2" "vm"
sail: vfclass.v "vd" "vs2" "vm"
sail vfclass.v: v0 - implicit in
vfclass.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfclass.v: mayLoad = false
sail vfclass.v: mayLoad = false
llvm vfclass.v: mayStore = false
sail vfclass.v: mayStore = false

Report: vfcvt.f.x.v
llvm: vfcvt.f.x.v "vd" "vs2" "vm"
sail: vfcvt.f.x.v "vd" "vs2" "vm"
sail vfcvt.f.x.v: v0 - implicit in
vfcvt.f.x.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.f.x.v: mayLoad = false
sail vfcvt.f.x.v: mayLoad = false
llvm vfcvt.f.x.v: mayStore = false
sail vfcvt.f.x.v: mayStore = false

Report: vfcvt.f.xu.v
llvm: vfcvt.f.xu.v "vd" "vs2" "vm"
sail: vfcvt.f.xu.v "vd" "vs2" "vm"
sail vfcvt.f.xu.v: v0 - implicit in
vfcvt.f.xu.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.f.xu.v: mayLoad = false
sail vfcvt.f.xu.v: mayLoad = false
llvm vfcvt.f.xu.v: mayStore = false
sail vfcvt.f.xu.v: mayStore = false

Report: vfcvt.rtz.x.f.v
llvm: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail vfcvt.rtz.x.f.v: v0 - implicit in
vfcvt.rtz.x.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.rtz.x.f.v: mayLoad = false
sail vfcvt.rtz.x.f.v: mayLoad = false
llvm vfcvt.rtz.x.f.v: mayStore = false
sail vfcvt.rtz.x.f.v: mayStore = false

Report: vfcvt.rtz.xu.f.v
llvm: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail vfcvt.rtz.xu.f.v: v0 - implicit in
vfcvt.rtz.xu.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.rtz.xu.f.v: mayLoad = false
sail vfcvt.rtz.xu.f.v: mayLoad = false
llvm vfcvt.rtz.xu.f.v: mayStore = false
sail vfcvt.rtz.xu.f.v: mayStore = false

Report: vfcvt.x.f.v
llvm: vfcvt.x.f.v "vd" "vs2" "vm"
sail: vfcvt.x.f.v "vd" "vs2" "vm"
sail vfcvt.x.f.v: v0 - implicit in
vfcvt.x.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.x.f.v: mayLoad = false
sail vfcvt.x.f.v: mayLoad = false
llvm vfcvt.x.f.v: mayStore = false
sail vfcvt.x.f.v: mayStore = false

Report: vfcvt.xu.f.v
llvm: vfcvt.xu.f.v "vd" "vs2" "vm"
sail: vfcvt.xu.f.v "vd" "vs2" "vm"
sail vfcvt.xu.f.v: v0 - implicit in
vfcvt.xu.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.xu.f.v: mayLoad = false
sail vfcvt.xu.f.v: mayLoad = false
llvm vfcvt.xu.f.v: mayStore = false
sail vfcvt.xu.f.v: mayStore = false

Report: vfdiv.vf
llvm: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail vfdiv.vf: v0 - implicit in
vfdiv.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfdiv.vf: mayLoad = false
sail vfdiv.vf: mayLoad = false
llvm vfdiv.vf: mayStore = false
sail vfdiv.vf: mayStore = false

Report: vfdiv.vv
llvm: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail vfdiv.vv: v0 - implicit in
vfdiv.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfdiv.vv: mayLoad = false
sail vfdiv.vv: mayLoad = false
llvm vfdiv.vv: mayStore = false
sail vfdiv.vv: mayStore = false

Report: vfirst.m
llvm: vfirst.m "vd" "vs2" "vm"
sail: vfirst.m "rd" "vs2" "vm"
sail vfirst.m: v0 - implicit in
vfirst.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (-1, v0)
llvm vfirst.m: mayLoad = false
sail vfirst.m: mayLoad = false
llvm vfirst.m: mayStore = false
sail vfirst.m: mayStore = false

Report: vfmacc.vf
llvm: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail vfmacc.vf: v0 - implicit in
vfmacc.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfmacc.vf: mayLoad = false
sail vfmacc.vf: mayLoad = false
llvm vfmacc.vf: mayStore = false
sail vfmacc.vf: mayStore = false

Report: vfmacc.vv
llvm: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail vfmacc.vv: v0 - implicit in
vfmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfmacc.vv: mayLoad = false
sail vfmacc.vv: mayLoad = false
llvm vfmacc.vv: mayStore = false
sail vfmacc.vv: mayStore = false

Report: vfmadd.vf
llvm: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail vfmadd.vf: v0 - implicit in
vfmadd.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfmadd.vf: mayLoad = false
sail vfmadd.vf: mayLoad = false
llvm vfmadd.vf: mayStore = false
sail vfmadd.vf: mayStore = false

Report: vfmadd.vv
llvm: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail vfmadd.vv: v0 - implicit in
vfmadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfmadd.vv: mayLoad = false
sail vfmadd.vv: mayLoad = false
llvm vfmadd.vv: mayStore = false
sail vfmadd.vv: mayStore = false

Report: vfmax.vf
llvm: vfmax.vf "vd" "vs2" "rs1" "vm"
sail: vfmax.vf "vd" "vs2" "rs1" "vm"
sail vfmax.vf: v0 - implicit in
vfmax.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmax.vf: mayLoad = false
sail vfmax.vf: mayLoad = false
llvm vfmax.vf: mayStore = false
sail vfmax.vf: mayStore = false

Report: vfmax.vv
llvm: vfmax.vv "vd" "vs2" "vs1" "vm"
sail: vfmax.vv "vd" "vs2" "vs1" "vm"
sail vfmax.vv: v0 - implicit in
vfmax.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmax.vv: mayLoad = false
sail vfmax.vv: mayLoad = false
llvm vfmax.vv: mayStore = false
sail vfmax.vv: mayStore = false

Report: vfmerge.vfm
llvm: vfmerge.vfm "vd" "vs2" "rs1" "v0"
sail: vfmerge.vfm "vd" "vs2" "rs1" "v0"
vfmerge.vfm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vfmerge.vfm: mayLoad = false
sail vfmerge.vfm: mayLoad = false
llvm vfmerge.vfm: mayStore = false
sail vfmerge.vfm: mayStore = false

Report: vfmin.vf
llvm: vfmin.vf "vd" "vs2" "rs1" "vm"
sail: vfmin.vf "vd" "vs2" "rs1" "vm"
sail vfmin.vf: v0 - implicit in
vfmin.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmin.vf: mayLoad = false
sail vfmin.vf: mayLoad = false
llvm vfmin.vf: mayStore = false
sail vfmin.vf: mayStore = false

Report: vfmin.vv
llvm: vfmin.vv "vd" "vs2" "vs1" "vm"
sail: vfmin.vv "vd" "vs2" "vs1" "vm"
sail vfmin.vv: v0 - implicit in
vfmin.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmin.vv: mayLoad = false
sail vfmin.vv: mayLoad = false
llvm vfmin.vv: mayStore = false
sail vfmin.vv: mayStore = false

Report: vfmsac.vf
llvm: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail vfmsac.vf: v0 - implicit in
vfmsac.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfmsac.vf: mayLoad = false
sail vfmsac.vf: mayLoad = false
llvm vfmsac.vf: mayStore = false
sail vfmsac.vf: mayStore = false

Report: vfmsac.vv
llvm: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail vfmsac.vv: v0 - implicit in
vfmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfmsac.vv: mayLoad = false
sail vfmsac.vv: mayLoad = false
llvm vfmsac.vv: mayStore = false
sail vfmsac.vv: mayStore = false

Report: vfmsub.vf
llvm: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail vfmsub.vf: v0 - implicit in
vfmsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfmsub.vf: mayLoad = false
sail vfmsub.vf: mayLoad = false
llvm vfmsub.vf: mayStore = false
sail vfmsub.vf: mayStore = false

Report: vfmsub.vv
llvm: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail vfmsub.vv: v0 - implicit in
vfmsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfmsub.vv: mayLoad = false
sail vfmsub.vv: mayLoad = false
llvm vfmsub.vv: mayStore = false
sail vfmsub.vv: mayStore = false

Report: vfmul.vf
llvm: vfmul.vf "vd" "vs2" "rs1" "vm"
sail: vfmul.vf "vd" "vs2" "rs1" "vm"
sail vfmul.vf: v0 - implicit in
vfmul.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmul.vf: mayLoad = false
sail vfmul.vf: mayLoad = false
llvm vfmul.vf: mayStore = false
sail vfmul.vf: mayStore = false

Report: vfmul.vv
llvm: vfmul.vv "vd" "vs2" "vs1" "vm"
sail: vfmul.vv "vd" "vs2" "vs1" "vm"
sail vfmul.vv: v0 - implicit in
vfmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmul.vv: mayLoad = false
sail vfmul.vv: mayLoad = false
llvm vfmul.vv: mayStore = false
sail vfmul.vv: mayStore = false

Report: vfmv.f.s
llvm: vfmv.f.s "vd" "vs2"
sail: vfmv.f.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)
llvm vfmv.f.s: mayLoad = false
sail vfmv.f.s: mayLoad = false
llvm vfmv.f.s: mayStore = false
sail vfmv.f.s: mayStore = false

Report: vfmv.s.f
llvm: vfmv.s.f "vd" "rs1"
sail: vfmv.s.f "vd" "rs1"
sail vfmv.s.f: v0 - implicit in
vfmv.s.f: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)
llvm vfmv.s.f: mayLoad = false
sail vfmv.s.f: mayLoad = false
llvm vfmv.s.f: mayStore = false
sail vfmv.s.f: mayStore = false

Report: vfmv.v.f
llvm: vfmv.v.f "vd" "rs1"
sail: vfmv.v.f "vd" "rs1"
sail vfmv.v.f: v0 - implicit in
vfmv.v.f: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)
llvm vfmv.v.f: mayLoad = false
sail vfmv.v.f: mayLoad = false
llvm vfmv.v.f: mayStore = false
sail vfmv.v.f: mayStore = false

Report: vfncvt.f.f.w
llvm: vfncvt.f.f.w "vd" "vs2" "vm"
sail: vfncvt.f.f.w "vd" "vs2" "vm"
sail vfncvt.f.f.w: v0 - implicit in
vfncvt.f.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.f.f.w: mayLoad = false
sail vfncvt.f.f.w: mayLoad = false
llvm vfncvt.f.f.w: mayStore = false
sail vfncvt.f.f.w: mayStore = false

Report: vfncvt.f.x.w
llvm: vfncvt.f.x.w "vd" "vs2" "vm"
sail: vfncvt.f.x.w "vd" "vs2" "vm"
sail vfncvt.f.x.w: v0 - implicit in
vfncvt.f.x.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.f.x.w: mayLoad = false
sail vfncvt.f.x.w: mayLoad = false
llvm vfncvt.f.x.w: mayStore = false
sail vfncvt.f.x.w: mayStore = false

Report: vfncvt.f.xu.w
llvm: vfncvt.f.xu.w "vd" "vs2" "vm"
sail: vfncvt.f.xu.w "vd" "vs2" "vm"
sail vfncvt.f.xu.w: v0 - implicit in
vfncvt.f.xu.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.f.xu.w: mayLoad = false
sail vfncvt.f.xu.w: mayLoad = false
llvm vfncvt.f.xu.w: mayStore = false
sail vfncvt.f.xu.w: mayStore = false

Report: vfncvt.rod.f.f.w
llvm: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail vfncvt.rod.f.f.w: v0 - implicit in
vfncvt.rod.f.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.rod.f.f.w: mayLoad = false
sail vfncvt.rod.f.f.w: mayLoad = false
llvm vfncvt.rod.f.f.w: mayStore = false
sail vfncvt.rod.f.f.w: mayStore = false

Report: vfncvt.rtz.x.f.w
llvm: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail vfncvt.rtz.x.f.w: v0 - implicit in
vfncvt.rtz.x.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.rtz.x.f.w: mayLoad = false
sail vfncvt.rtz.x.f.w: mayLoad = false
llvm vfncvt.rtz.x.f.w: mayStore = false
sail vfncvt.rtz.x.f.w: mayStore = false

Report: vfncvt.rtz.xu.f.w
llvm: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail vfncvt.rtz.xu.f.w: v0 - implicit in
vfncvt.rtz.xu.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.rtz.xu.f.w: mayLoad = false
sail vfncvt.rtz.xu.f.w: mayLoad = false
llvm vfncvt.rtz.xu.f.w: mayStore = false
sail vfncvt.rtz.xu.f.w: mayStore = false

Report: vfncvt.x.f.w
llvm: vfncvt.x.f.w "vd" "vs2" "vm"
sail: vfncvt.x.f.w "vd" "vs2" "vm"
sail vfncvt.x.f.w: v0 - implicit in
vfncvt.x.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.x.f.w: mayLoad = false
sail vfncvt.x.f.w: mayLoad = false
llvm vfncvt.x.f.w: mayStore = false
sail vfncvt.x.f.w: mayStore = false

Report: vfncvt.xu.f.w
llvm: vfncvt.xu.f.w "vd" "vs2" "vm"
sail: vfncvt.xu.f.w "vd" "vs2" "vm"
sail vfncvt.xu.f.w: v0 - implicit in
vfncvt.xu.f.w: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.xu.f.w: mayLoad = false
sail vfncvt.xu.f.w: mayLoad = false
llvm vfncvt.xu.f.w: mayStore = false
sail vfncvt.xu.f.w: mayStore = false

Report: vfnmacc.vf
llvm: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail vfnmacc.vf: v0 - implicit in
vfnmacc.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfnmacc.vf: mayLoad = false
sail vfnmacc.vf: mayLoad = false
llvm vfnmacc.vf: mayStore = false
sail vfnmacc.vf: mayStore = false

Report: vfnmacc.vv
llvm: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail vfnmacc.vv: v0 - implicit in
vfnmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfnmacc.vv: mayLoad = false
sail vfnmacc.vv: mayLoad = false
llvm vfnmacc.vv: mayStore = false
sail vfnmacc.vv: mayStore = false

Report: vfnmadd.vf
llvm: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail vfnmadd.vf: v0 - implicit in
vfnmadd.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfnmadd.vf: mayLoad = false
sail vfnmadd.vf: mayLoad = false
llvm vfnmadd.vf: mayStore = false
sail vfnmadd.vf: mayStore = false

Report: vfnmadd.vv
llvm: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail vfnmadd.vv: v0 - implicit in
vfnmadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfnmadd.vv: mayLoad = false
sail vfnmadd.vv: mayLoad = false
llvm vfnmadd.vv: mayStore = false
sail vfnmadd.vv: mayStore = false

Report: vfnmsac.vf
llvm: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail vfnmsac.vf: v0 - implicit in
vfnmsac.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfnmsac.vf: mayLoad = false
sail vfnmsac.vf: mayLoad = false
llvm vfnmsac.vf: mayStore = false
sail vfnmsac.vf: mayStore = false

Report: vfnmsac.vv
llvm: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail vfnmsac.vv: v0 - implicit in
vfnmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfnmsac.vv: mayLoad = false
sail vfnmsac.vv: mayLoad = false
llvm vfnmsac.vv: mayStore = false
sail vfnmsac.vv: mayStore = false

Report: vfnmsub.vf
llvm: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail vfnmsub.vf: v0 - implicit in
vfnmsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfnmsub.vf: mayLoad = false
sail vfnmsub.vf: mayLoad = false
llvm vfnmsub.vf: mayStore = false
sail vfnmsub.vf: mayStore = false

Report: vfnmsub.vv
llvm: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail vfnmsub.vv: v0 - implicit in
vfnmsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfnmsub.vv: mayLoad = false
sail vfnmsub.vv: mayLoad = false
llvm vfnmsub.vv: mayStore = false
sail vfnmsub.vv: mayStore = false

Report: vfrdiv.vf
llvm: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail vfrdiv.vf: v0 - implicit in
vfrdiv.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfrdiv.vf: mayLoad = false
sail vfrdiv.vf: mayLoad = false
llvm vfrdiv.vf: mayStore = false
sail vfrdiv.vf: mayStore = false

Report: vfrec7.v
llvm: vfrec7.v "vd" "vs2" "vm"
sail: vfrec7.v "vd" "vs2" "vm"
sail vfrec7.v: v0 - implicit in
vfrec7.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfrec7.v: mayLoad = false
sail vfrec7.v: mayLoad = false
llvm vfrec7.v: mayStore = false
sail vfrec7.v: mayStore = false

Report: vfredmax.vs
llvm: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail vfredmax.vs: v0 - implicit in
vfredmax.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfredmax.vs: mayLoad = false
sail vfredmax.vs: mayLoad = false
llvm vfredmax.vs: mayStore = false
sail vfredmax.vs: mayStore = false

Report: vfredmin.vs
llvm: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail vfredmin.vs: v0 - implicit in
vfredmin.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfredmin.vs: mayLoad = false
sail vfredmin.vs: mayLoad = false
llvm vfredmin.vs: mayStore = false
sail vfredmin.vs: mayStore = false

Report: vfredosum.vs
llvm: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail vfredosum.vs: v0 - implicit in
vfredosum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfredosum.vs: mayLoad = false
sail vfredosum.vs: mayLoad = false
llvm vfredosum.vs: mayStore = false
sail vfredosum.vs: mayStore = false

Report: vfredusum.vs
llvm: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail vfredusum.vs: v0 - implicit in
vfredusum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfredusum.vs: mayLoad = false
sail vfredusum.vs: mayLoad = false
llvm vfredusum.vs: mayStore = false
sail vfredusum.vs: mayStore = false

Report: vfrsqrt7.v
llvm: vfrsqrt7.v "vd" "vs2" "vm"
sail: vfrsqrt7.v "vd" "vs2" "vm"
sail vfrsqrt7.v: v0 - implicit in
vfrsqrt7.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfrsqrt7.v: mayLoad = false
sail vfrsqrt7.v: mayLoad = false
llvm vfrsqrt7.v: mayStore = false
sail vfrsqrt7.v: mayStore = false

Report: vfrsub.vf
llvm: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail vfrsub.vf: v0 - implicit in
vfrsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfrsub.vf: mayLoad = false
sail vfrsub.vf: mayLoad = false
llvm vfrsub.vf: mayStore = false
sail vfrsub.vf: mayStore = false

Report: vfsgnj.vf
llvm: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail vfsgnj.vf: v0 - implicit in
vfsgnj.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnj.vf: mayLoad = false
sail vfsgnj.vf: mayLoad = false
llvm vfsgnj.vf: mayStore = false
sail vfsgnj.vf: mayStore = false

Report: vfsgnj.vv
llvm: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail vfsgnj.vv: v0 - implicit in
vfsgnj.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnj.vv: mayLoad = false
sail vfsgnj.vv: mayLoad = false
llvm vfsgnj.vv: mayStore = false
sail vfsgnj.vv: mayStore = false

Report: vfsgnjn.vf
llvm: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail vfsgnjn.vf: v0 - implicit in
vfsgnjn.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnjn.vf: mayLoad = false
sail vfsgnjn.vf: mayLoad = false
llvm vfsgnjn.vf: mayStore = false
sail vfsgnjn.vf: mayStore = false

Report: vfsgnjn.vv
llvm: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail vfsgnjn.vv: v0 - implicit in
vfsgnjn.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnjn.vv: mayLoad = false
sail vfsgnjn.vv: mayLoad = false
llvm vfsgnjn.vv: mayStore = false
sail vfsgnjn.vv: mayStore = false

Report: vfsgnjx.vf
llvm: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail vfsgnjx.vf: v0 - implicit in
vfsgnjx.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnjx.vf: mayLoad = false
sail vfsgnjx.vf: mayLoad = false
llvm vfsgnjx.vf: mayStore = false
sail vfsgnjx.vf: mayStore = false

Report: vfsgnjx.vv
llvm: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail vfsgnjx.vv: v0 - implicit in
vfsgnjx.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnjx.vv: mayLoad = false
sail vfsgnjx.vv: mayLoad = false
llvm vfsgnjx.vv: mayStore = false
sail vfsgnjx.vv: mayStore = false

Report: vfslide1down.vf
llvm: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail vfslide1down.vf: v0 - implicit in
vfslide1down.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfslide1down.vf: mayLoad = false
sail vfslide1down.vf: mayLoad = false
llvm vfslide1down.vf: mayStore = false
sail vfslide1down.vf: mayStore = false

Report: vfslide1up.vf
llvm: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail vfslide1up.vf: v0 - implicit in
vfslide1up.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfslide1up.vf: mayLoad = false
sail vfslide1up.vf: mayLoad = false
llvm vfslide1up.vf: mayStore = false
sail vfslide1up.vf: mayStore = false

Report: vfsqrt.v
llvm: vfsqrt.v "vd" "vs2" "vm"
sail: vfsqrt.v "vd" "vs2" "vm"
sail vfsqrt.v: v0 - implicit in
vfsqrt.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfsqrt.v: mayLoad = false
sail vfsqrt.v: mayLoad = false
llvm vfsqrt.v: mayStore = false
sail vfsqrt.v: mayStore = false

Report: vfsub.vf
llvm: vfsub.vf "vd" "vs2" "rs1" "vm"
sail: vfsub.vf "vd" "vs2" "rs1" "vm"
sail vfsub.vf: v0 - implicit in
vfsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsub.vf: mayLoad = false
sail vfsub.vf: mayLoad = false
llvm vfsub.vf: mayStore = false
sail vfsub.vf: mayStore = false

Report: vfsub.vv
llvm: vfsub.vv "vd" "vs2" "vs1" "vm"
sail: vfsub.vv "vd" "vs2" "vs1" "vm"
sail vfsub.vv: v0 - implicit in
vfsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsub.vv: mayLoad = false
sail vfsub.vv: mayLoad = false
llvm vfsub.vv: mayStore = false
sail vfsub.vv: mayStore = false

Report: vfwadd.vf
llvm: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail vfwadd.vf: v0 - implicit in
vfwadd.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwadd.vf: mayLoad = false
sail vfwadd.vf: mayLoad = false
llvm vfwadd.vf: mayStore = false
sail vfwadd.vf: mayStore = false

Report: vfwadd.vv
llvm: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail vfwadd.vv: v0 - implicit in
vfwadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwadd.vv: mayLoad = false
sail vfwadd.vv: mayLoad = false
llvm vfwadd.vv: mayStore = false
sail vfwadd.vv: mayStore = false

Report: vfwadd.wf
llvm: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail vfwadd.wf: v0 - implicit in
vfwadd.wf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwadd.wf: mayLoad = false
sail vfwadd.wf: mayLoad = false
llvm vfwadd.wf: mayStore = false
sail vfwadd.wf: mayStore = false

Report: vfwadd.wv
llvm: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail vfwadd.wv: v0 - implicit in
vfwadd.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwadd.wv: mayLoad = false
sail vfwadd.wv: mayLoad = false
llvm vfwadd.wv: mayStore = false
sail vfwadd.wv: mayStore = false

Report: vfwcvt.f.f.v
llvm: vfwcvt.f.f.v "vd" "vs2" "vm"
sail: vfwcvt.f.f.v "vd" "vs2" "vm"
sail vfwcvt.f.f.v: v0 - implicit in
vfwcvt.f.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.f.f.v: mayLoad = false
sail vfwcvt.f.f.v: mayLoad = false
llvm vfwcvt.f.f.v: mayStore = false
sail vfwcvt.f.f.v: mayStore = false

Report: vfwcvt.f.x.v
llvm: vfwcvt.f.x.v "vd" "vs2" "vm"
sail: vfwcvt.f.x.v "vd" "vs2" "vm"
sail vfwcvt.f.x.v: v0 - implicit in
vfwcvt.f.x.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.f.x.v: mayLoad = false
sail vfwcvt.f.x.v: mayLoad = false
llvm vfwcvt.f.x.v: mayStore = false
sail vfwcvt.f.x.v: mayStore = false

Report: vfwcvt.f.xu.v
llvm: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail vfwcvt.f.xu.v: v0 - implicit in
vfwcvt.f.xu.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.f.xu.v: mayLoad = false
sail vfwcvt.f.xu.v: mayLoad = false
llvm vfwcvt.f.xu.v: mayStore = false
sail vfwcvt.f.xu.v: mayStore = false

Report: vfwcvt.rtz.x.f.v
llvm: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail vfwcvt.rtz.x.f.v: v0 - implicit in
vfwcvt.rtz.x.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.rtz.x.f.v: mayLoad = false
sail vfwcvt.rtz.x.f.v: mayLoad = false
llvm vfwcvt.rtz.x.f.v: mayStore = false
sail vfwcvt.rtz.x.f.v: mayStore = false

Report: vfwcvt.rtz.xu.f.v
llvm: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail vfwcvt.rtz.xu.f.v: v0 - implicit in
vfwcvt.rtz.xu.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.rtz.xu.f.v: mayLoad = false
sail vfwcvt.rtz.xu.f.v: mayLoad = false
llvm vfwcvt.rtz.xu.f.v: mayStore = false
sail vfwcvt.rtz.xu.f.v: mayStore = false

Report: vfwcvt.x.f.v
llvm: vfwcvt.x.f.v "vd" "vs2" "vm"
sail: vfwcvt.x.f.v "vd" "vs2" "vm"
sail vfwcvt.x.f.v: v0 - implicit in
vfwcvt.x.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.x.f.v: mayLoad = false
sail vfwcvt.x.f.v: mayLoad = false
llvm vfwcvt.x.f.v: mayStore = false
sail vfwcvt.x.f.v: mayStore = false

Report: vfwcvt.xu.f.v
llvm: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail vfwcvt.xu.f.v: v0 - implicit in
vfwcvt.xu.f.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.xu.f.v: mayLoad = false
sail vfwcvt.xu.f.v: mayLoad = false
llvm vfwcvt.xu.f.v: mayStore = false
sail vfwcvt.xu.f.v: mayStore = false

Report: vfwmacc.vf
llvm: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail vfwmacc.vf: v0 - implicit in
vfwmacc.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfwmacc.vf: mayLoad = false
sail vfwmacc.vf: mayLoad = false
llvm vfwmacc.vf: mayStore = false
sail vfwmacc.vf: mayStore = false

Report: vfwmacc.vv
llvm: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail vfwmacc.vv: v0 - implicit in
vfwmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfwmacc.vv: mayLoad = false
sail vfwmacc.vv: mayLoad = false
llvm vfwmacc.vv: mayStore = false
sail vfwmacc.vv: mayStore = false

Report: vfwmsac.vf
llvm: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail vfwmsac.vf: v0 - implicit in
vfwmsac.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfwmsac.vf: mayLoad = false
sail vfwmsac.vf: mayLoad = false
llvm vfwmsac.vf: mayStore = false
sail vfwmsac.vf: mayStore = false

Report: vfwmsac.vv
llvm: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail vfwmsac.vv: v0 - implicit in
vfwmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfwmsac.vv: mayLoad = false
sail vfwmsac.vv: mayLoad = false
llvm vfwmsac.vv: mayStore = false
sail vfwmsac.vv: mayStore = false

Report: vfwmul.vf
llvm: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail vfwmul.vf: v0 - implicit in
vfwmul.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwmul.vf: mayLoad = false
sail vfwmul.vf: mayLoad = false
llvm vfwmul.vf: mayStore = false
sail vfwmul.vf: mayStore = false

Report: vfwmul.vv
llvm: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail vfwmul.vv: v0 - implicit in
vfwmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwmul.vv: mayLoad = false
sail vfwmul.vv: mayLoad = false
llvm vfwmul.vv: mayStore = false
sail vfwmul.vv: mayStore = false

Report: vfwnmacc.vf
llvm: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail vfwnmacc.vf: v0 - implicit in
vfwnmacc.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfwnmacc.vf: mayLoad = false
sail vfwnmacc.vf: mayLoad = false
llvm vfwnmacc.vf: mayStore = false
sail vfwnmacc.vf: mayStore = false

Report: vfwnmacc.vv
llvm: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail vfwnmacc.vv: v0 - implicit in
vfwnmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfwnmacc.vv: mayLoad = false
sail vfwnmacc.vv: mayLoad = false
llvm vfwnmacc.vv: mayStore = false
sail vfwnmacc.vv: mayStore = false

Report: vfwnmsac.vf
llvm: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail vfwnmsac.vf: v0 - implicit in
vfwnmsac.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfwnmsac.vf: mayLoad = false
sail vfwnmsac.vf: mayLoad = false
llvm vfwnmsac.vf: mayStore = false
sail vfwnmsac.vf: mayStore = false

Report: vfwnmsac.vv
llvm: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail vfwnmsac.vv: v0 - implicit in
vfwnmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfwnmsac.vv: mayLoad = false
sail vfwnmsac.vv: mayLoad = false
llvm vfwnmsac.vv: mayStore = false
sail vfwnmsac.vv: mayStore = false

Report: vfwredosum.vs
llvm: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail vfwredosum.vs: v0 - implicit in
vfwredosum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwredosum.vs: mayLoad = false
sail vfwredosum.vs: mayLoad = false
llvm vfwredosum.vs: mayStore = false
sail vfwredosum.vs: mayStore = false

Report: vfwredusum.vs
llvm: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail vfwredusum.vs: v0 - implicit in
vfwredusum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwredusum.vs: mayLoad = false
sail vfwredusum.vs: mayLoad = false
llvm vfwredusum.vs: mayStore = false
sail vfwredusum.vs: mayStore = false

Report: vfwsub.vf
llvm: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail vfwsub.vf: v0 - implicit in
vfwsub.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwsub.vf: mayLoad = false
sail vfwsub.vf: mayLoad = false
llvm vfwsub.vf: mayStore = false
sail vfwsub.vf: mayStore = false

Report: vfwsub.vv
llvm: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail vfwsub.vv: v0 - implicit in
vfwsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwsub.vv: mayLoad = false
sail vfwsub.vv: mayLoad = false
llvm vfwsub.vv: mayStore = false
sail vfwsub.vv: mayStore = false

Report: vfwsub.wf
llvm: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail vfwsub.wf: v0 - implicit in
vfwsub.wf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwsub.wf: mayLoad = false
sail vfwsub.wf: mayLoad = false
llvm vfwsub.wf: mayStore = false
sail vfwsub.wf: mayStore = false

Report: vfwsub.wv
llvm: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail vfwsub.wv: v0 - implicit in
vfwsub.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwsub.wv: mayLoad = false
sail vfwsub.wv: mayLoad = false
llvm vfwsub.wv: mayStore = false
sail vfwsub.wv: mayStore = false

Report: vid.v
llvm: vid.v "vd" "vm"
sail: vid.v "vd" "vm"
sail vid.v: v0 - implicit in
vid.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vm)
sail ins: (1, vm) (0, vd) (-1, v0)
llvm vid.v: mayLoad = false
sail vid.v: mayLoad = false
llvm vid.v: mayStore = false
sail vid.v: mayStore = false

Report: viota.m
llvm: viota.m "vd" "vs2" "vm"
sail: viota.m "vd" "vs2" "vm"
sail viota.m: v0 - implicit in
viota.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm viota.m: mayLoad = false
sail viota.m: mayLoad = false
llvm viota.m: mayStore = false
sail viota.m: mayStore = false

Report: vle16.v
llvm: vle16.v "vd" "rs1" "vm"
sail: vle16.v "vd" "rs1" "vm"
sail vle16.v: v0 - implicit in
vle16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle16.v: mayLoad = true
sail vle16.v: mayLoad = true
llvm vle16.v: mayStore = false
sail vle16.v: mayStore = false

Report: vle16ff.v
llvm: vle16ff.v "vd" "rs1" "vm"
sail: vle16ff.v "vd" "rs1" "vm"
sail vle16ff.v: v0 - implicit in
vle16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle16ff.v: mayLoad = true
sail vle16ff.v: mayLoad = true
llvm vle16ff.v: mayStore = false
sail vle16ff.v: mayStore = false

Report: vle32.v
llvm: vle32.v "vd" "rs1" "vm"
sail: vle32.v "vd" "rs1" "vm"
sail vle32.v: v0 - implicit in
vle32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle32.v: mayLoad = true
sail vle32.v: mayLoad = true
llvm vle32.v: mayStore = false
sail vle32.v: mayStore = false

Report: vle32ff.v
llvm: vle32ff.v "vd" "rs1" "vm"
sail: vle32ff.v "vd" "rs1" "vm"
sail vle32ff.v: v0 - implicit in
vle32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle32ff.v: mayLoad = true
sail vle32ff.v: mayLoad = true
llvm vle32ff.v: mayStore = false
sail vle32ff.v: mayStore = false

Report: vle64.v
llvm: vle64.v "vd" "rs1" "vm"
sail: vle64.v "vd" "rs1" "vm"
sail vle64.v: v0 - implicit in
vle64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle64.v: mayLoad = true
sail vle64.v: mayLoad = true
llvm vle64.v: mayStore = false
sail vle64.v: mayStore = false

Report: vle64ff.v
llvm: vle64ff.v "vd" "rs1" "vm"
sail: vle64ff.v "vd" "rs1" "vm"
sail vle64ff.v: v0 - implicit in
vle64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle64ff.v: mayLoad = true
sail vle64ff.v: mayLoad = true
llvm vle64ff.v: mayStore = false
sail vle64ff.v: mayStore = false

Report: vle8.v
llvm: vle8.v "vd" "rs1" "vm"
sail: vle8.v "vd" "rs1" "vm"
sail vle8.v: v0 - implicit in
vle8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle8.v: mayLoad = true
sail vle8.v: mayLoad = true
llvm vle8.v: mayStore = false
sail vle8.v: mayStore = false

Report: vle8ff.v
llvm: vle8ff.v "vd" "rs1" "vm"
sail: vle8ff.v "vd" "rs1" "vm"
sail vle8ff.v: v0 - implicit in
vle8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle8ff.v: mayLoad = true
sail vle8ff.v: mayLoad = true
llvm vle8ff.v: mayStore = false
sail vle8ff.v: mayStore = false

Report: vlm.v
llvm: vlm.v "vd" "rs1"
sail: vlm.v "vd_or_vs3" "rs1"
vlm.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd_or_vs3)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd_or_vs3)
llvm vlm.v: mayLoad = true
sail vlm.v: mayLoad = true
llvm vlm.v: mayStore = false
sail vlm.v: mayStore = false

Report: vloxei16.v
llvm: vloxei16.v "vd" "rs1" "vs2" "vm"
sail: vloxei16.v "vd" "rs1" "vs2" "vm"
sail vloxei16.v: v0 - implicit in
vloxei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxei16.v: mayLoad = true
sail vloxei16.v: mayLoad = true
llvm vloxei16.v: mayStore = false
sail vloxei16.v: mayStore = false

Report: vloxei32.v
llvm: vloxei32.v "vd" "rs1" "vs2" "vm"
sail: vloxei32.v "vd" "rs1" "vs2" "vm"
sail vloxei32.v: v0 - implicit in
vloxei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxei32.v: mayLoad = true
sail vloxei32.v: mayLoad = true
llvm vloxei32.v: mayStore = false
sail vloxei32.v: mayStore = false

Report: vloxei64.v
llvm: vloxei64.v "vd" "rs1" "vs2" "vm"
sail: vloxei64.v "vd" "rs1" "vs2" "vm"
sail vloxei64.v: v0 - implicit in
vloxei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxei64.v: mayLoad = true
sail vloxei64.v: mayLoad = true
llvm vloxei64.v: mayStore = false
sail vloxei64.v: mayStore = false

Report: vloxei8.v
llvm: vloxei8.v "vd" "rs1" "vs2" "vm"
sail: vloxei8.v "vd" "rs1" "vs2" "vm"
sail vloxei8.v: v0 - implicit in
vloxei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxei8.v: mayLoad = true
sail vloxei8.v: mayLoad = true
llvm vloxei8.v: mayStore = false
sail vloxei8.v: mayStore = false

Report: vloxseg2ei16.v
llvm: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail vloxseg2ei16.v: v0 - implicit in
vloxseg2ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg2ei16.v: mayLoad = true
sail vloxseg2ei16.v: mayLoad = true
llvm vloxseg2ei16.v: mayStore = false
sail vloxseg2ei16.v: mayStore = false

Report: vloxseg2ei32.v
llvm: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail vloxseg2ei32.v: v0 - implicit in
vloxseg2ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg2ei32.v: mayLoad = true
sail vloxseg2ei32.v: mayLoad = true
llvm vloxseg2ei32.v: mayStore = false
sail vloxseg2ei32.v: mayStore = false

Report: vloxseg2ei64.v
llvm: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail vloxseg2ei64.v: v0 - implicit in
vloxseg2ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg2ei64.v: mayLoad = true
sail vloxseg2ei64.v: mayLoad = true
llvm vloxseg2ei64.v: mayStore = false
sail vloxseg2ei64.v: mayStore = false

Report: vloxseg2ei8.v
llvm: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail vloxseg2ei8.v: v0 - implicit in
vloxseg2ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg2ei8.v: mayLoad = true
sail vloxseg2ei8.v: mayLoad = true
llvm vloxseg2ei8.v: mayStore = false
sail vloxseg2ei8.v: mayStore = false

Report: vloxseg3ei16.v
llvm: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail vloxseg3ei16.v: v0 - implicit in
vloxseg3ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg3ei16.v: mayLoad = true
sail vloxseg3ei16.v: mayLoad = true
llvm vloxseg3ei16.v: mayStore = false
sail vloxseg3ei16.v: mayStore = false

Report: vloxseg3ei32.v
llvm: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail vloxseg3ei32.v: v0 - implicit in
vloxseg3ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg3ei32.v: mayLoad = true
sail vloxseg3ei32.v: mayLoad = true
llvm vloxseg3ei32.v: mayStore = false
sail vloxseg3ei32.v: mayStore = false

Report: vloxseg3ei64.v
llvm: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail vloxseg3ei64.v: v0 - implicit in
vloxseg3ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg3ei64.v: mayLoad = true
sail vloxseg3ei64.v: mayLoad = true
llvm vloxseg3ei64.v: mayStore = false
sail vloxseg3ei64.v: mayStore = false

Report: vloxseg3ei8.v
llvm: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail vloxseg3ei8.v: v0 - implicit in
vloxseg3ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg3ei8.v: mayLoad = true
sail vloxseg3ei8.v: mayLoad = true
llvm vloxseg3ei8.v: mayStore = false
sail vloxseg3ei8.v: mayStore = false

Report: vloxseg4ei16.v
llvm: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail vloxseg4ei16.v: v0 - implicit in
vloxseg4ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg4ei16.v: mayLoad = true
sail vloxseg4ei16.v: mayLoad = true
llvm vloxseg4ei16.v: mayStore = false
sail vloxseg4ei16.v: mayStore = false

Report: vloxseg4ei32.v
llvm: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail vloxseg4ei32.v: v0 - implicit in
vloxseg4ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg4ei32.v: mayLoad = true
sail vloxseg4ei32.v: mayLoad = true
llvm vloxseg4ei32.v: mayStore = false
sail vloxseg4ei32.v: mayStore = false

Report: vloxseg4ei64.v
llvm: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail vloxseg4ei64.v: v0 - implicit in
vloxseg4ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg4ei64.v: mayLoad = true
sail vloxseg4ei64.v: mayLoad = true
llvm vloxseg4ei64.v: mayStore = false
sail vloxseg4ei64.v: mayStore = false

Report: vloxseg4ei8.v
llvm: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail vloxseg4ei8.v: v0 - implicit in
vloxseg4ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg4ei8.v: mayLoad = true
sail vloxseg4ei8.v: mayLoad = true
llvm vloxseg4ei8.v: mayStore = false
sail vloxseg4ei8.v: mayStore = false

Report: vloxseg5ei16.v
llvm: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail vloxseg5ei16.v: v0 - implicit in
vloxseg5ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg5ei16.v: mayLoad = true
sail vloxseg5ei16.v: mayLoad = true
llvm vloxseg5ei16.v: mayStore = false
sail vloxseg5ei16.v: mayStore = false

Report: vloxseg5ei32.v
llvm: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail vloxseg5ei32.v: v0 - implicit in
vloxseg5ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg5ei32.v: mayLoad = true
sail vloxseg5ei32.v: mayLoad = true
llvm vloxseg5ei32.v: mayStore = false
sail vloxseg5ei32.v: mayStore = false

Report: vloxseg5ei64.v
llvm: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail vloxseg5ei64.v: v0 - implicit in
vloxseg5ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg5ei64.v: mayLoad = true
sail vloxseg5ei64.v: mayLoad = true
llvm vloxseg5ei64.v: mayStore = false
sail vloxseg5ei64.v: mayStore = false

Report: vloxseg5ei8.v
llvm: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail vloxseg5ei8.v: v0 - implicit in
vloxseg5ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg5ei8.v: mayLoad = true
sail vloxseg5ei8.v: mayLoad = true
llvm vloxseg5ei8.v: mayStore = false
sail vloxseg5ei8.v: mayStore = false

Report: vloxseg6ei16.v
llvm: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail vloxseg6ei16.v: v0 - implicit in
vloxseg6ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg6ei16.v: mayLoad = true
sail vloxseg6ei16.v: mayLoad = true
llvm vloxseg6ei16.v: mayStore = false
sail vloxseg6ei16.v: mayStore = false

Report: vloxseg6ei32.v
llvm: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail vloxseg6ei32.v: v0 - implicit in
vloxseg6ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg6ei32.v: mayLoad = true
sail vloxseg6ei32.v: mayLoad = true
llvm vloxseg6ei32.v: mayStore = false
sail vloxseg6ei32.v: mayStore = false

Report: vloxseg6ei64.v
llvm: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail vloxseg6ei64.v: v0 - implicit in
vloxseg6ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg6ei64.v: mayLoad = true
sail vloxseg6ei64.v: mayLoad = true
llvm vloxseg6ei64.v: mayStore = false
sail vloxseg6ei64.v: mayStore = false

Report: vloxseg6ei8.v
llvm: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail vloxseg6ei8.v: v0 - implicit in
vloxseg6ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg6ei8.v: mayLoad = true
sail vloxseg6ei8.v: mayLoad = true
llvm vloxseg6ei8.v: mayStore = false
sail vloxseg6ei8.v: mayStore = false

Report: vloxseg7ei16.v
llvm: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail vloxseg7ei16.v: v0 - implicit in
vloxseg7ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg7ei16.v: mayLoad = true
sail vloxseg7ei16.v: mayLoad = true
llvm vloxseg7ei16.v: mayStore = false
sail vloxseg7ei16.v: mayStore = false

Report: vloxseg7ei32.v
llvm: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail vloxseg7ei32.v: v0 - implicit in
vloxseg7ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg7ei32.v: mayLoad = true
sail vloxseg7ei32.v: mayLoad = true
llvm vloxseg7ei32.v: mayStore = false
sail vloxseg7ei32.v: mayStore = false

Report: vloxseg7ei64.v
llvm: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail vloxseg7ei64.v: v0 - implicit in
vloxseg7ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg7ei64.v: mayLoad = true
sail vloxseg7ei64.v: mayLoad = true
llvm vloxseg7ei64.v: mayStore = false
sail vloxseg7ei64.v: mayStore = false

Report: vloxseg7ei8.v
llvm: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail vloxseg7ei8.v: v0 - implicit in
vloxseg7ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg7ei8.v: mayLoad = true
sail vloxseg7ei8.v: mayLoad = true
llvm vloxseg7ei8.v: mayStore = false
sail vloxseg7ei8.v: mayStore = false

Report: vloxseg8ei16.v
llvm: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail vloxseg8ei16.v: v0 - implicit in
vloxseg8ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg8ei16.v: mayLoad = true
sail vloxseg8ei16.v: mayLoad = true
llvm vloxseg8ei16.v: mayStore = false
sail vloxseg8ei16.v: mayStore = false

Report: vloxseg8ei32.v
llvm: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail vloxseg8ei32.v: v0 - implicit in
vloxseg8ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg8ei32.v: mayLoad = true
sail vloxseg8ei32.v: mayLoad = true
llvm vloxseg8ei32.v: mayStore = false
sail vloxseg8ei32.v: mayStore = false

Report: vloxseg8ei64.v
llvm: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail vloxseg8ei64.v: v0 - implicit in
vloxseg8ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg8ei64.v: mayLoad = true
sail vloxseg8ei64.v: mayLoad = true
llvm vloxseg8ei64.v: mayStore = false
sail vloxseg8ei64.v: mayStore = false

Report: vloxseg8ei8.v
llvm: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail vloxseg8ei8.v: v0 - implicit in
vloxseg8ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg8ei8.v: mayLoad = true
sail vloxseg8ei8.v: mayLoad = true
llvm vloxseg8ei8.v: mayStore = false
sail vloxseg8ei8.v: mayStore = false

Report: vlse16.v
llvm: vlse16.v "vd" "rs1" "rs2" "vm"
sail: vlse16.v "vd" "rs1" "rs2" "vm"
sail vlse16.v: v0 - implicit in
vlse16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlse16.v: mayLoad = true
sail vlse16.v: mayLoad = true
llvm vlse16.v: mayStore = false
sail vlse16.v: mayStore = false

Report: vlse32.v
llvm: vlse32.v "vd" "rs1" "rs2" "vm"
sail: vlse32.v "vd" "rs1" "rs2" "vm"
sail vlse32.v: v0 - implicit in
vlse32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlse32.v: mayLoad = true
sail vlse32.v: mayLoad = true
llvm vlse32.v: mayStore = false
sail vlse32.v: mayStore = false

Report: vlse64.v
llvm: vlse64.v "vd" "rs1" "rs2" "vm"
sail: vlse64.v "vd" "rs1" "rs2" "vm"
sail vlse64.v: v0 - implicit in
vlse64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlse64.v: mayLoad = true
sail vlse64.v: mayLoad = true
llvm vlse64.v: mayStore = false
sail vlse64.v: mayStore = false

Report: vlse8.v
llvm: vlse8.v "vd" "rs1" "rs2" "vm"
sail: vlse8.v "vd" "rs1" "rs2" "vm"
sail vlse8.v: v0 - implicit in
vlse8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlse8.v: mayLoad = true
sail vlse8.v: mayLoad = true
llvm vlse8.v: mayStore = false
sail vlse8.v: mayStore = false

Report: vlseg2e16.v
llvm: vlseg2e16.v "vd" "rs1" "vm"
sail: vlseg2e16.v "vd" "rs1" "vm"
sail vlseg2e16.v: v0 - implicit in
vlseg2e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e16.v: mayLoad = true
sail vlseg2e16.v: mayLoad = true
llvm vlseg2e16.v: mayStore = false
sail vlseg2e16.v: mayStore = false

Report: vlseg2e16ff.v
llvm: vlseg2e16ff.v "vd" "rs1" "vm"
sail: vlseg2e16ff.v "vd" "rs1" "vm"
sail vlseg2e16ff.v: v0 - implicit in
vlseg2e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e16ff.v: mayLoad = true
sail vlseg2e16ff.v: mayLoad = true
llvm vlseg2e16ff.v: mayStore = false
sail vlseg2e16ff.v: mayStore = false

Report: vlseg2e32.v
llvm: vlseg2e32.v "vd" "rs1" "vm"
sail: vlseg2e32.v "vd" "rs1" "vm"
sail vlseg2e32.v: v0 - implicit in
vlseg2e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e32.v: mayLoad = true
sail vlseg2e32.v: mayLoad = true
llvm vlseg2e32.v: mayStore = false
sail vlseg2e32.v: mayStore = false

Report: vlseg2e32ff.v
llvm: vlseg2e32ff.v "vd" "rs1" "vm"
sail: vlseg2e32ff.v "vd" "rs1" "vm"
sail vlseg2e32ff.v: v0 - implicit in
vlseg2e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e32ff.v: mayLoad = true
sail vlseg2e32ff.v: mayLoad = true
llvm vlseg2e32ff.v: mayStore = false
sail vlseg2e32ff.v: mayStore = false

Report: vlseg2e64.v
llvm: vlseg2e64.v "vd" "rs1" "vm"
sail: vlseg2e64.v "vd" "rs1" "vm"
sail vlseg2e64.v: v0 - implicit in
vlseg2e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e64.v: mayLoad = true
sail vlseg2e64.v: mayLoad = true
llvm vlseg2e64.v: mayStore = false
sail vlseg2e64.v: mayStore = false

Report: vlseg2e64ff.v
llvm: vlseg2e64ff.v "vd" "rs1" "vm"
sail: vlseg2e64ff.v "vd" "rs1" "vm"
sail vlseg2e64ff.v: v0 - implicit in
vlseg2e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e64ff.v: mayLoad = true
sail vlseg2e64ff.v: mayLoad = true
llvm vlseg2e64ff.v: mayStore = false
sail vlseg2e64ff.v: mayStore = false

Report: vlseg2e8.v
llvm: vlseg2e8.v "vd" "rs1" "vm"
sail: vlseg2e8.v "vd" "rs1" "vm"
sail vlseg2e8.v: v0 - implicit in
vlseg2e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e8.v: mayLoad = true
sail vlseg2e8.v: mayLoad = true
llvm vlseg2e8.v: mayStore = false
sail vlseg2e8.v: mayStore = false

Report: vlseg2e8ff.v
llvm: vlseg2e8ff.v "vd" "rs1" "vm"
sail: vlseg2e8ff.v "vd" "rs1" "vm"
sail vlseg2e8ff.v: v0 - implicit in
vlseg2e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e8ff.v: mayLoad = true
sail vlseg2e8ff.v: mayLoad = true
llvm vlseg2e8ff.v: mayStore = false
sail vlseg2e8ff.v: mayStore = false

Report: vlseg3e16.v
llvm: vlseg3e16.v "vd" "rs1" "vm"
sail: vlseg3e16.v "vd" "rs1" "vm"
sail vlseg3e16.v: v0 - implicit in
vlseg3e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e16.v: mayLoad = true
sail vlseg3e16.v: mayLoad = true
llvm vlseg3e16.v: mayStore = false
sail vlseg3e16.v: mayStore = false

Report: vlseg3e16ff.v
llvm: vlseg3e16ff.v "vd" "rs1" "vm"
sail: vlseg3e16ff.v "vd" "rs1" "vm"
sail vlseg3e16ff.v: v0 - implicit in
vlseg3e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e16ff.v: mayLoad = true
sail vlseg3e16ff.v: mayLoad = true
llvm vlseg3e16ff.v: mayStore = false
sail vlseg3e16ff.v: mayStore = false

Report: vlseg3e32.v
llvm: vlseg3e32.v "vd" "rs1" "vm"
sail: vlseg3e32.v "vd" "rs1" "vm"
sail vlseg3e32.v: v0 - implicit in
vlseg3e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e32.v: mayLoad = true
sail vlseg3e32.v: mayLoad = true
llvm vlseg3e32.v: mayStore = false
sail vlseg3e32.v: mayStore = false

Report: vlseg3e32ff.v
llvm: vlseg3e32ff.v "vd" "rs1" "vm"
sail: vlseg3e32ff.v "vd" "rs1" "vm"
sail vlseg3e32ff.v: v0 - implicit in
vlseg3e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e32ff.v: mayLoad = true
sail vlseg3e32ff.v: mayLoad = true
llvm vlseg3e32ff.v: mayStore = false
sail vlseg3e32ff.v: mayStore = false

Report: vlseg3e64.v
llvm: vlseg3e64.v "vd" "rs1" "vm"
sail: vlseg3e64.v "vd" "rs1" "vm"
sail vlseg3e64.v: v0 - implicit in
vlseg3e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e64.v: mayLoad = true
sail vlseg3e64.v: mayLoad = true
llvm vlseg3e64.v: mayStore = false
sail vlseg3e64.v: mayStore = false

Report: vlseg3e64ff.v
llvm: vlseg3e64ff.v "vd" "rs1" "vm"
sail: vlseg3e64ff.v "vd" "rs1" "vm"
sail vlseg3e64ff.v: v0 - implicit in
vlseg3e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e64ff.v: mayLoad = true
sail vlseg3e64ff.v: mayLoad = true
llvm vlseg3e64ff.v: mayStore = false
sail vlseg3e64ff.v: mayStore = false

Report: vlseg3e8.v
llvm: vlseg3e8.v "vd" "rs1" "vm"
sail: vlseg3e8.v "vd" "rs1" "vm"
sail vlseg3e8.v: v0 - implicit in
vlseg3e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e8.v: mayLoad = true
sail vlseg3e8.v: mayLoad = true
llvm vlseg3e8.v: mayStore = false
sail vlseg3e8.v: mayStore = false

Report: vlseg3e8ff.v
llvm: vlseg3e8ff.v "vd" "rs1" "vm"
sail: vlseg3e8ff.v "vd" "rs1" "vm"
sail vlseg3e8ff.v: v0 - implicit in
vlseg3e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e8ff.v: mayLoad = true
sail vlseg3e8ff.v: mayLoad = true
llvm vlseg3e8ff.v: mayStore = false
sail vlseg3e8ff.v: mayStore = false

Report: vlseg4e16.v
llvm: vlseg4e16.v "vd" "rs1" "vm"
sail: vlseg4e16.v "vd" "rs1" "vm"
sail vlseg4e16.v: v0 - implicit in
vlseg4e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e16.v: mayLoad = true
sail vlseg4e16.v: mayLoad = true
llvm vlseg4e16.v: mayStore = false
sail vlseg4e16.v: mayStore = false

Report: vlseg4e16ff.v
llvm: vlseg4e16ff.v "vd" "rs1" "vm"
sail: vlseg4e16ff.v "vd" "rs1" "vm"
sail vlseg4e16ff.v: v0 - implicit in
vlseg4e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e16ff.v: mayLoad = true
sail vlseg4e16ff.v: mayLoad = true
llvm vlseg4e16ff.v: mayStore = false
sail vlseg4e16ff.v: mayStore = false

Report: vlseg4e32.v
llvm: vlseg4e32.v "vd" "rs1" "vm"
sail: vlseg4e32.v "vd" "rs1" "vm"
sail vlseg4e32.v: v0 - implicit in
vlseg4e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e32.v: mayLoad = true
sail vlseg4e32.v: mayLoad = true
llvm vlseg4e32.v: mayStore = false
sail vlseg4e32.v: mayStore = false

Report: vlseg4e32ff.v
llvm: vlseg4e32ff.v "vd" "rs1" "vm"
sail: vlseg4e32ff.v "vd" "rs1" "vm"
sail vlseg4e32ff.v: v0 - implicit in
vlseg4e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e32ff.v: mayLoad = true
sail vlseg4e32ff.v: mayLoad = true
llvm vlseg4e32ff.v: mayStore = false
sail vlseg4e32ff.v: mayStore = false

Report: vlseg4e64.v
llvm: vlseg4e64.v "vd" "rs1" "vm"
sail: vlseg4e64.v "vd" "rs1" "vm"
sail vlseg4e64.v: v0 - implicit in
vlseg4e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e64.v: mayLoad = true
sail vlseg4e64.v: mayLoad = true
llvm vlseg4e64.v: mayStore = false
sail vlseg4e64.v: mayStore = false

Report: vlseg4e64ff.v
llvm: vlseg4e64ff.v "vd" "rs1" "vm"
sail: vlseg4e64ff.v "vd" "rs1" "vm"
sail vlseg4e64ff.v: v0 - implicit in
vlseg4e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e64ff.v: mayLoad = true
sail vlseg4e64ff.v: mayLoad = true
llvm vlseg4e64ff.v: mayStore = false
sail vlseg4e64ff.v: mayStore = false

Report: vlseg4e8.v
llvm: vlseg4e8.v "vd" "rs1" "vm"
sail: vlseg4e8.v "vd" "rs1" "vm"
sail vlseg4e8.v: v0 - implicit in
vlseg4e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e8.v: mayLoad = true
sail vlseg4e8.v: mayLoad = true
llvm vlseg4e8.v: mayStore = false
sail vlseg4e8.v: mayStore = false

Report: vlseg4e8ff.v
llvm: vlseg4e8ff.v "vd" "rs1" "vm"
sail: vlseg4e8ff.v "vd" "rs1" "vm"
sail vlseg4e8ff.v: v0 - implicit in
vlseg4e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e8ff.v: mayLoad = true
sail vlseg4e8ff.v: mayLoad = true
llvm vlseg4e8ff.v: mayStore = false
sail vlseg4e8ff.v: mayStore = false

Report: vlseg5e16.v
llvm: vlseg5e16.v "vd" "rs1" "vm"
sail: vlseg5e16.v "vd" "rs1" "vm"
sail vlseg5e16.v: v0 - implicit in
vlseg5e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e16.v: mayLoad = true
sail vlseg5e16.v: mayLoad = true
llvm vlseg5e16.v: mayStore = false
sail vlseg5e16.v: mayStore = false

Report: vlseg5e16ff.v
llvm: vlseg5e16ff.v "vd" "rs1" "vm"
sail: vlseg5e16ff.v "vd" "rs1" "vm"
sail vlseg5e16ff.v: v0 - implicit in
vlseg5e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e16ff.v: mayLoad = true
sail vlseg5e16ff.v: mayLoad = true
llvm vlseg5e16ff.v: mayStore = false
sail vlseg5e16ff.v: mayStore = false

Report: vlseg5e32.v
llvm: vlseg5e32.v "vd" "rs1" "vm"
sail: vlseg5e32.v "vd" "rs1" "vm"
sail vlseg5e32.v: v0 - implicit in
vlseg5e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e32.v: mayLoad = true
sail vlseg5e32.v: mayLoad = true
llvm vlseg5e32.v: mayStore = false
sail vlseg5e32.v: mayStore = false

Report: vlseg5e32ff.v
llvm: vlseg5e32ff.v "vd" "rs1" "vm"
sail: vlseg5e32ff.v "vd" "rs1" "vm"
sail vlseg5e32ff.v: v0 - implicit in
vlseg5e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e32ff.v: mayLoad = true
sail vlseg5e32ff.v: mayLoad = true
llvm vlseg5e32ff.v: mayStore = false
sail vlseg5e32ff.v: mayStore = false

Report: vlseg5e64.v
llvm: vlseg5e64.v "vd" "rs1" "vm"
sail: vlseg5e64.v "vd" "rs1" "vm"
sail vlseg5e64.v: v0 - implicit in
vlseg5e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e64.v: mayLoad = true
sail vlseg5e64.v: mayLoad = true
llvm vlseg5e64.v: mayStore = false
sail vlseg5e64.v: mayStore = false

Report: vlseg5e64ff.v
llvm: vlseg5e64ff.v "vd" "rs1" "vm"
sail: vlseg5e64ff.v "vd" "rs1" "vm"
sail vlseg5e64ff.v: v0 - implicit in
vlseg5e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e64ff.v: mayLoad = true
sail vlseg5e64ff.v: mayLoad = true
llvm vlseg5e64ff.v: mayStore = false
sail vlseg5e64ff.v: mayStore = false

Report: vlseg5e8.v
llvm: vlseg5e8.v "vd" "rs1" "vm"
sail: vlseg5e8.v "vd" "rs1" "vm"
sail vlseg5e8.v: v0 - implicit in
vlseg5e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e8.v: mayLoad = true
sail vlseg5e8.v: mayLoad = true
llvm vlseg5e8.v: mayStore = false
sail vlseg5e8.v: mayStore = false

Report: vlseg5e8ff.v
llvm: vlseg5e8ff.v "vd" "rs1" "vm"
sail: vlseg5e8ff.v "vd" "rs1" "vm"
sail vlseg5e8ff.v: v0 - implicit in
vlseg5e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e8ff.v: mayLoad = true
sail vlseg5e8ff.v: mayLoad = true
llvm vlseg5e8ff.v: mayStore = false
sail vlseg5e8ff.v: mayStore = false

Report: vlseg6e16.v
llvm: vlseg6e16.v "vd" "rs1" "vm"
sail: vlseg6e16.v "vd" "rs1" "vm"
sail vlseg6e16.v: v0 - implicit in
vlseg6e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e16.v: mayLoad = true
sail vlseg6e16.v: mayLoad = true
llvm vlseg6e16.v: mayStore = false
sail vlseg6e16.v: mayStore = false

Report: vlseg6e16ff.v
llvm: vlseg6e16ff.v "vd" "rs1" "vm"
sail: vlseg6e16ff.v "vd" "rs1" "vm"
sail vlseg6e16ff.v: v0 - implicit in
vlseg6e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e16ff.v: mayLoad = true
sail vlseg6e16ff.v: mayLoad = true
llvm vlseg6e16ff.v: mayStore = false
sail vlseg6e16ff.v: mayStore = false

Report: vlseg6e32.v
llvm: vlseg6e32.v "vd" "rs1" "vm"
sail: vlseg6e32.v "vd" "rs1" "vm"
sail vlseg6e32.v: v0 - implicit in
vlseg6e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e32.v: mayLoad = true
sail vlseg6e32.v: mayLoad = true
llvm vlseg6e32.v: mayStore = false
sail vlseg6e32.v: mayStore = false

Report: vlseg6e32ff.v
llvm: vlseg6e32ff.v "vd" "rs1" "vm"
sail: vlseg6e32ff.v "vd" "rs1" "vm"
sail vlseg6e32ff.v: v0 - implicit in
vlseg6e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e32ff.v: mayLoad = true
sail vlseg6e32ff.v: mayLoad = true
llvm vlseg6e32ff.v: mayStore = false
sail vlseg6e32ff.v: mayStore = false

Report: vlseg6e64.v
llvm: vlseg6e64.v "vd" "rs1" "vm"
sail: vlseg6e64.v "vd" "rs1" "vm"
sail vlseg6e64.v: v0 - implicit in
vlseg6e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e64.v: mayLoad = true
sail vlseg6e64.v: mayLoad = true
llvm vlseg6e64.v: mayStore = false
sail vlseg6e64.v: mayStore = false

Report: vlseg6e64ff.v
llvm: vlseg6e64ff.v "vd" "rs1" "vm"
sail: vlseg6e64ff.v "vd" "rs1" "vm"
sail vlseg6e64ff.v: v0 - implicit in
vlseg6e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e64ff.v: mayLoad = true
sail vlseg6e64ff.v: mayLoad = true
llvm vlseg6e64ff.v: mayStore = false
sail vlseg6e64ff.v: mayStore = false

Report: vlseg6e8.v
llvm: vlseg6e8.v "vd" "rs1" "vm"
sail: vlseg6e8.v "vd" "rs1" "vm"
sail vlseg6e8.v: v0 - implicit in
vlseg6e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e8.v: mayLoad = true
sail vlseg6e8.v: mayLoad = true
llvm vlseg6e8.v: mayStore = false
sail vlseg6e8.v: mayStore = false

Report: vlseg6e8ff.v
llvm: vlseg6e8ff.v "vd" "rs1" "vm"
sail: vlseg6e8ff.v "vd" "rs1" "vm"
sail vlseg6e8ff.v: v0 - implicit in
vlseg6e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e8ff.v: mayLoad = true
sail vlseg6e8ff.v: mayLoad = true
llvm vlseg6e8ff.v: mayStore = false
sail vlseg6e8ff.v: mayStore = false

Report: vlseg7e16.v
llvm: vlseg7e16.v "vd" "rs1" "vm"
sail: vlseg7e16.v "vd" "rs1" "vm"
sail vlseg7e16.v: v0 - implicit in
vlseg7e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e16.v: mayLoad = true
sail vlseg7e16.v: mayLoad = true
llvm vlseg7e16.v: mayStore = false
sail vlseg7e16.v: mayStore = false

Report: vlseg7e16ff.v
llvm: vlseg7e16ff.v "vd" "rs1" "vm"
sail: vlseg7e16ff.v "vd" "rs1" "vm"
sail vlseg7e16ff.v: v0 - implicit in
vlseg7e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e16ff.v: mayLoad = true
sail vlseg7e16ff.v: mayLoad = true
llvm vlseg7e16ff.v: mayStore = false
sail vlseg7e16ff.v: mayStore = false

Report: vlseg7e32.v
llvm: vlseg7e32.v "vd" "rs1" "vm"
sail: vlseg7e32.v "vd" "rs1" "vm"
sail vlseg7e32.v: v0 - implicit in
vlseg7e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e32.v: mayLoad = true
sail vlseg7e32.v: mayLoad = true
llvm vlseg7e32.v: mayStore = false
sail vlseg7e32.v: mayStore = false

Report: vlseg7e32ff.v
llvm: vlseg7e32ff.v "vd" "rs1" "vm"
sail: vlseg7e32ff.v "vd" "rs1" "vm"
sail vlseg7e32ff.v: v0 - implicit in
vlseg7e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e32ff.v: mayLoad = true
sail vlseg7e32ff.v: mayLoad = true
llvm vlseg7e32ff.v: mayStore = false
sail vlseg7e32ff.v: mayStore = false

Report: vlseg7e64.v
llvm: vlseg7e64.v "vd" "rs1" "vm"
sail: vlseg7e64.v "vd" "rs1" "vm"
sail vlseg7e64.v: v0 - implicit in
vlseg7e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e64.v: mayLoad = true
sail vlseg7e64.v: mayLoad = true
llvm vlseg7e64.v: mayStore = false
sail vlseg7e64.v: mayStore = false

Report: vlseg7e64ff.v
llvm: vlseg7e64ff.v "vd" "rs1" "vm"
sail: vlseg7e64ff.v "vd" "rs1" "vm"
sail vlseg7e64ff.v: v0 - implicit in
vlseg7e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e64ff.v: mayLoad = true
sail vlseg7e64ff.v: mayLoad = true
llvm vlseg7e64ff.v: mayStore = false
sail vlseg7e64ff.v: mayStore = false

Report: vlseg7e8.v
llvm: vlseg7e8.v "vd" "rs1" "vm"
sail: vlseg7e8.v "vd" "rs1" "vm"
sail vlseg7e8.v: v0 - implicit in
vlseg7e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e8.v: mayLoad = true
sail vlseg7e8.v: mayLoad = true
llvm vlseg7e8.v: mayStore = false
sail vlseg7e8.v: mayStore = false

Report: vlseg7e8ff.v
llvm: vlseg7e8ff.v "vd" "rs1" "vm"
sail: vlseg7e8ff.v "vd" "rs1" "vm"
sail vlseg7e8ff.v: v0 - implicit in
vlseg7e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e8ff.v: mayLoad = true
sail vlseg7e8ff.v: mayLoad = true
llvm vlseg7e8ff.v: mayStore = false
sail vlseg7e8ff.v: mayStore = false

Report: vlseg8e16.v
llvm: vlseg8e16.v "vd" "rs1" "vm"
sail: vlseg8e16.v "vd" "rs1" "vm"
sail vlseg8e16.v: v0 - implicit in
vlseg8e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e16.v: mayLoad = true
sail vlseg8e16.v: mayLoad = true
llvm vlseg8e16.v: mayStore = false
sail vlseg8e16.v: mayStore = false

Report: vlseg8e16ff.v
llvm: vlseg8e16ff.v "vd" "rs1" "vm"
sail: vlseg8e16ff.v "vd" "rs1" "vm"
sail vlseg8e16ff.v: v0 - implicit in
vlseg8e16ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e16ff.v: mayLoad = true
sail vlseg8e16ff.v: mayLoad = true
llvm vlseg8e16ff.v: mayStore = false
sail vlseg8e16ff.v: mayStore = false

Report: vlseg8e32.v
llvm: vlseg8e32.v "vd" "rs1" "vm"
sail: vlseg8e32.v "vd" "rs1" "vm"
sail vlseg8e32.v: v0 - implicit in
vlseg8e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e32.v: mayLoad = true
sail vlseg8e32.v: mayLoad = true
llvm vlseg8e32.v: mayStore = false
sail vlseg8e32.v: mayStore = false

Report: vlseg8e32ff.v
llvm: vlseg8e32ff.v "vd" "rs1" "vm"
sail: vlseg8e32ff.v "vd" "rs1" "vm"
sail vlseg8e32ff.v: v0 - implicit in
vlseg8e32ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e32ff.v: mayLoad = true
sail vlseg8e32ff.v: mayLoad = true
llvm vlseg8e32ff.v: mayStore = false
sail vlseg8e32ff.v: mayStore = false

Report: vlseg8e64.v
llvm: vlseg8e64.v "vd" "rs1" "vm"
sail: vlseg8e64.v "vd" "rs1" "vm"
sail vlseg8e64.v: v0 - implicit in
vlseg8e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e64.v: mayLoad = true
sail vlseg8e64.v: mayLoad = true
llvm vlseg8e64.v: mayStore = false
sail vlseg8e64.v: mayStore = false

Report: vlseg8e64ff.v
llvm: vlseg8e64ff.v "vd" "rs1" "vm"
sail: vlseg8e64ff.v "vd" "rs1" "vm"
sail vlseg8e64ff.v: v0 - implicit in
vlseg8e64ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e64ff.v: mayLoad = true
sail vlseg8e64ff.v: mayLoad = true
llvm vlseg8e64ff.v: mayStore = false
sail vlseg8e64ff.v: mayStore = false

Report: vlseg8e8.v
llvm: vlseg8e8.v "vd" "rs1" "vm"
sail: vlseg8e8.v "vd" "rs1" "vm"
sail vlseg8e8.v: v0 - implicit in
vlseg8e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e8.v: mayLoad = true
sail vlseg8e8.v: mayLoad = true
llvm vlseg8e8.v: mayStore = false
sail vlseg8e8.v: mayStore = false

Report: vlseg8e8ff.v
llvm: vlseg8e8ff.v "vd" "rs1" "vm"
sail: vlseg8e8ff.v "vd" "rs1" "vm"
sail vlseg8e8ff.v: v0 - implicit in
vlseg8e8ff.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e8ff.v: mayLoad = true
sail vlseg8e8ff.v: mayLoad = true
llvm vlseg8e8ff.v: mayStore = false
sail vlseg8e8ff.v: mayStore = false

Report: vlsseg2e16.v
llvm: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail vlsseg2e16.v: v0 - implicit in
vlsseg2e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg2e16.v: mayLoad = true
sail vlsseg2e16.v: mayLoad = true
llvm vlsseg2e16.v: mayStore = false
sail vlsseg2e16.v: mayStore = false

Report: vlsseg2e32.v
llvm: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail vlsseg2e32.v: v0 - implicit in
vlsseg2e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg2e32.v: mayLoad = true
sail vlsseg2e32.v: mayLoad = true
llvm vlsseg2e32.v: mayStore = false
sail vlsseg2e32.v: mayStore = false

Report: vlsseg2e64.v
llvm: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail vlsseg2e64.v: v0 - implicit in
vlsseg2e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg2e64.v: mayLoad = true
sail vlsseg2e64.v: mayLoad = true
llvm vlsseg2e64.v: mayStore = false
sail vlsseg2e64.v: mayStore = false

Report: vlsseg2e8.v
llvm: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail vlsseg2e8.v: v0 - implicit in
vlsseg2e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg2e8.v: mayLoad = true
sail vlsseg2e8.v: mayLoad = true
llvm vlsseg2e8.v: mayStore = false
sail vlsseg2e8.v: mayStore = false

Report: vlsseg3e16.v
llvm: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail vlsseg3e16.v: v0 - implicit in
vlsseg3e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg3e16.v: mayLoad = true
sail vlsseg3e16.v: mayLoad = true
llvm vlsseg3e16.v: mayStore = false
sail vlsseg3e16.v: mayStore = false

Report: vlsseg3e32.v
llvm: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail vlsseg3e32.v: v0 - implicit in
vlsseg3e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg3e32.v: mayLoad = true
sail vlsseg3e32.v: mayLoad = true
llvm vlsseg3e32.v: mayStore = false
sail vlsseg3e32.v: mayStore = false

Report: vlsseg3e64.v
llvm: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail vlsseg3e64.v: v0 - implicit in
vlsseg3e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg3e64.v: mayLoad = true
sail vlsseg3e64.v: mayLoad = true
llvm vlsseg3e64.v: mayStore = false
sail vlsseg3e64.v: mayStore = false

Report: vlsseg3e8.v
llvm: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail vlsseg3e8.v: v0 - implicit in
vlsseg3e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg3e8.v: mayLoad = true
sail vlsseg3e8.v: mayLoad = true
llvm vlsseg3e8.v: mayStore = false
sail vlsseg3e8.v: mayStore = false

Report: vlsseg4e16.v
llvm: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail vlsseg4e16.v: v0 - implicit in
vlsseg4e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg4e16.v: mayLoad = true
sail vlsseg4e16.v: mayLoad = true
llvm vlsseg4e16.v: mayStore = false
sail vlsseg4e16.v: mayStore = false

Report: vlsseg4e32.v
llvm: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail vlsseg4e32.v: v0 - implicit in
vlsseg4e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg4e32.v: mayLoad = true
sail vlsseg4e32.v: mayLoad = true
llvm vlsseg4e32.v: mayStore = false
sail vlsseg4e32.v: mayStore = false

Report: vlsseg4e64.v
llvm: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail vlsseg4e64.v: v0 - implicit in
vlsseg4e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg4e64.v: mayLoad = true
sail vlsseg4e64.v: mayLoad = true
llvm vlsseg4e64.v: mayStore = false
sail vlsseg4e64.v: mayStore = false

Report: vlsseg4e8.v
llvm: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail vlsseg4e8.v: v0 - implicit in
vlsseg4e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg4e8.v: mayLoad = true
sail vlsseg4e8.v: mayLoad = true
llvm vlsseg4e8.v: mayStore = false
sail vlsseg4e8.v: mayStore = false

Report: vlsseg5e16.v
llvm: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail vlsseg5e16.v: v0 - implicit in
vlsseg5e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg5e16.v: mayLoad = true
sail vlsseg5e16.v: mayLoad = true
llvm vlsseg5e16.v: mayStore = false
sail vlsseg5e16.v: mayStore = false

Report: vlsseg5e32.v
llvm: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail vlsseg5e32.v: v0 - implicit in
vlsseg5e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg5e32.v: mayLoad = true
sail vlsseg5e32.v: mayLoad = true
llvm vlsseg5e32.v: mayStore = false
sail vlsseg5e32.v: mayStore = false

Report: vlsseg5e64.v
llvm: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail vlsseg5e64.v: v0 - implicit in
vlsseg5e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg5e64.v: mayLoad = true
sail vlsseg5e64.v: mayLoad = true
llvm vlsseg5e64.v: mayStore = false
sail vlsseg5e64.v: mayStore = false

Report: vlsseg5e8.v
llvm: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail vlsseg5e8.v: v0 - implicit in
vlsseg5e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg5e8.v: mayLoad = true
sail vlsseg5e8.v: mayLoad = true
llvm vlsseg5e8.v: mayStore = false
sail vlsseg5e8.v: mayStore = false

Report: vlsseg6e16.v
llvm: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail vlsseg6e16.v: v0 - implicit in
vlsseg6e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg6e16.v: mayLoad = true
sail vlsseg6e16.v: mayLoad = true
llvm vlsseg6e16.v: mayStore = false
sail vlsseg6e16.v: mayStore = false

Report: vlsseg6e32.v
llvm: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail vlsseg6e32.v: v0 - implicit in
vlsseg6e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg6e32.v: mayLoad = true
sail vlsseg6e32.v: mayLoad = true
llvm vlsseg6e32.v: mayStore = false
sail vlsseg6e32.v: mayStore = false

Report: vlsseg6e64.v
llvm: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail vlsseg6e64.v: v0 - implicit in
vlsseg6e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg6e64.v: mayLoad = true
sail vlsseg6e64.v: mayLoad = true
llvm vlsseg6e64.v: mayStore = false
sail vlsseg6e64.v: mayStore = false

Report: vlsseg6e8.v
llvm: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail vlsseg6e8.v: v0 - implicit in
vlsseg6e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg6e8.v: mayLoad = true
sail vlsseg6e8.v: mayLoad = true
llvm vlsseg6e8.v: mayStore = false
sail vlsseg6e8.v: mayStore = false

Report: vlsseg7e16.v
llvm: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail vlsseg7e16.v: v0 - implicit in
vlsseg7e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg7e16.v: mayLoad = true
sail vlsseg7e16.v: mayLoad = true
llvm vlsseg7e16.v: mayStore = false
sail vlsseg7e16.v: mayStore = false

Report: vlsseg7e32.v
llvm: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail vlsseg7e32.v: v0 - implicit in
vlsseg7e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg7e32.v: mayLoad = true
sail vlsseg7e32.v: mayLoad = true
llvm vlsseg7e32.v: mayStore = false
sail vlsseg7e32.v: mayStore = false

Report: vlsseg7e64.v
llvm: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail vlsseg7e64.v: v0 - implicit in
vlsseg7e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg7e64.v: mayLoad = true
sail vlsseg7e64.v: mayLoad = true
llvm vlsseg7e64.v: mayStore = false
sail vlsseg7e64.v: mayStore = false

Report: vlsseg7e8.v
llvm: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail vlsseg7e8.v: v0 - implicit in
vlsseg7e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg7e8.v: mayLoad = true
sail vlsseg7e8.v: mayLoad = true
llvm vlsseg7e8.v: mayStore = false
sail vlsseg7e8.v: mayStore = false

Report: vlsseg8e16.v
llvm: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail vlsseg8e16.v: v0 - implicit in
vlsseg8e16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg8e16.v: mayLoad = true
sail vlsseg8e16.v: mayLoad = true
llvm vlsseg8e16.v: mayStore = false
sail vlsseg8e16.v: mayStore = false

Report: vlsseg8e32.v
llvm: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail vlsseg8e32.v: v0 - implicit in
vlsseg8e32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg8e32.v: mayLoad = true
sail vlsseg8e32.v: mayLoad = true
llvm vlsseg8e32.v: mayStore = false
sail vlsseg8e32.v: mayStore = false

Report: vlsseg8e64.v
llvm: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail vlsseg8e64.v: v0 - implicit in
vlsseg8e64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg8e64.v: mayLoad = true
sail vlsseg8e64.v: mayLoad = true
llvm vlsseg8e64.v: mayStore = false
sail vlsseg8e64.v: mayStore = false

Report: vlsseg8e8.v
llvm: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail vlsseg8e8.v: v0 - implicit in
vlsseg8e8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg8e8.v: mayLoad = true
sail vlsseg8e8.v: mayLoad = true
llvm vlsseg8e8.v: mayStore = false
sail vlsseg8e8.v: mayStore = false

Report: vluxei16.v
llvm: vluxei16.v "vd" "rs1" "vs2" "vm"
sail: vluxei16.v "vd" "rs1" "vs2" "vm"
sail vluxei16.v: v0 - implicit in
vluxei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxei16.v: mayLoad = true
sail vluxei16.v: mayLoad = true
llvm vluxei16.v: mayStore = false
sail vluxei16.v: mayStore = false

Report: vluxei32.v
llvm: vluxei32.v "vd" "rs1" "vs2" "vm"
sail: vluxei32.v "vd" "rs1" "vs2" "vm"
sail vluxei32.v: v0 - implicit in
vluxei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxei32.v: mayLoad = true
sail vluxei32.v: mayLoad = true
llvm vluxei32.v: mayStore = false
sail vluxei32.v: mayStore = false

Report: vluxei64.v
llvm: vluxei64.v "vd" "rs1" "vs2" "vm"
sail: vluxei64.v "vd" "rs1" "vs2" "vm"
sail vluxei64.v: v0 - implicit in
vluxei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxei64.v: mayLoad = true
sail vluxei64.v: mayLoad = true
llvm vluxei64.v: mayStore = false
sail vluxei64.v: mayStore = false

Report: vluxei8.v
llvm: vluxei8.v "vd" "rs1" "vs2" "vm"
sail: vluxei8.v "vd" "rs1" "vs2" "vm"
sail vluxei8.v: v0 - implicit in
vluxei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxei8.v: mayLoad = true
sail vluxei8.v: mayLoad = true
llvm vluxei8.v: mayStore = false
sail vluxei8.v: mayStore = false

Report: vluxseg2ei16.v
llvm: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail vluxseg2ei16.v: v0 - implicit in
vluxseg2ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg2ei16.v: mayLoad = true
sail vluxseg2ei16.v: mayLoad = true
llvm vluxseg2ei16.v: mayStore = false
sail vluxseg2ei16.v: mayStore = false

Report: vluxseg2ei32.v
llvm: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail vluxseg2ei32.v: v0 - implicit in
vluxseg2ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg2ei32.v: mayLoad = true
sail vluxseg2ei32.v: mayLoad = true
llvm vluxseg2ei32.v: mayStore = false
sail vluxseg2ei32.v: mayStore = false

Report: vluxseg2ei64.v
llvm: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail vluxseg2ei64.v: v0 - implicit in
vluxseg2ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg2ei64.v: mayLoad = true
sail vluxseg2ei64.v: mayLoad = true
llvm vluxseg2ei64.v: mayStore = false
sail vluxseg2ei64.v: mayStore = false

Report: vluxseg2ei8.v
llvm: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail vluxseg2ei8.v: v0 - implicit in
vluxseg2ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg2ei8.v: mayLoad = true
sail vluxseg2ei8.v: mayLoad = true
llvm vluxseg2ei8.v: mayStore = false
sail vluxseg2ei8.v: mayStore = false

Report: vluxseg3ei16.v
llvm: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail vluxseg3ei16.v: v0 - implicit in
vluxseg3ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg3ei16.v: mayLoad = true
sail vluxseg3ei16.v: mayLoad = true
llvm vluxseg3ei16.v: mayStore = false
sail vluxseg3ei16.v: mayStore = false

Report: vluxseg3ei32.v
llvm: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail vluxseg3ei32.v: v0 - implicit in
vluxseg3ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg3ei32.v: mayLoad = true
sail vluxseg3ei32.v: mayLoad = true
llvm vluxseg3ei32.v: mayStore = false
sail vluxseg3ei32.v: mayStore = false

Report: vluxseg3ei64.v
llvm: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail vluxseg3ei64.v: v0 - implicit in
vluxseg3ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg3ei64.v: mayLoad = true
sail vluxseg3ei64.v: mayLoad = true
llvm vluxseg3ei64.v: mayStore = false
sail vluxseg3ei64.v: mayStore = false

Report: vluxseg3ei8.v
llvm: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail vluxseg3ei8.v: v0 - implicit in
vluxseg3ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg3ei8.v: mayLoad = true
sail vluxseg3ei8.v: mayLoad = true
llvm vluxseg3ei8.v: mayStore = false
sail vluxseg3ei8.v: mayStore = false

Report: vluxseg4ei16.v
llvm: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail vluxseg4ei16.v: v0 - implicit in
vluxseg4ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg4ei16.v: mayLoad = true
sail vluxseg4ei16.v: mayLoad = true
llvm vluxseg4ei16.v: mayStore = false
sail vluxseg4ei16.v: mayStore = false

Report: vluxseg4ei32.v
llvm: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail vluxseg4ei32.v: v0 - implicit in
vluxseg4ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg4ei32.v: mayLoad = true
sail vluxseg4ei32.v: mayLoad = true
llvm vluxseg4ei32.v: mayStore = false
sail vluxseg4ei32.v: mayStore = false

Report: vluxseg4ei64.v
llvm: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail vluxseg4ei64.v: v0 - implicit in
vluxseg4ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg4ei64.v: mayLoad = true
sail vluxseg4ei64.v: mayLoad = true
llvm vluxseg4ei64.v: mayStore = false
sail vluxseg4ei64.v: mayStore = false

Report: vluxseg4ei8.v
llvm: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail vluxseg4ei8.v: v0 - implicit in
vluxseg4ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg4ei8.v: mayLoad = true
sail vluxseg4ei8.v: mayLoad = true
llvm vluxseg4ei8.v: mayStore = false
sail vluxseg4ei8.v: mayStore = false

Report: vluxseg5ei16.v
llvm: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail vluxseg5ei16.v: v0 - implicit in
vluxseg5ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg5ei16.v: mayLoad = true
sail vluxseg5ei16.v: mayLoad = true
llvm vluxseg5ei16.v: mayStore = false
sail vluxseg5ei16.v: mayStore = false

Report: vluxseg5ei32.v
llvm: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail vluxseg5ei32.v: v0 - implicit in
vluxseg5ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg5ei32.v: mayLoad = true
sail vluxseg5ei32.v: mayLoad = true
llvm vluxseg5ei32.v: mayStore = false
sail vluxseg5ei32.v: mayStore = false

Report: vluxseg5ei64.v
llvm: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail vluxseg5ei64.v: v0 - implicit in
vluxseg5ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg5ei64.v: mayLoad = true
sail vluxseg5ei64.v: mayLoad = true
llvm vluxseg5ei64.v: mayStore = false
sail vluxseg5ei64.v: mayStore = false

Report: vluxseg5ei8.v
llvm: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail vluxseg5ei8.v: v0 - implicit in
vluxseg5ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg5ei8.v: mayLoad = true
sail vluxseg5ei8.v: mayLoad = true
llvm vluxseg5ei8.v: mayStore = false
sail vluxseg5ei8.v: mayStore = false

Report: vluxseg6ei16.v
llvm: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail vluxseg6ei16.v: v0 - implicit in
vluxseg6ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg6ei16.v: mayLoad = true
sail vluxseg6ei16.v: mayLoad = true
llvm vluxseg6ei16.v: mayStore = false
sail vluxseg6ei16.v: mayStore = false

Report: vluxseg6ei32.v
llvm: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail vluxseg6ei32.v: v0 - implicit in
vluxseg6ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg6ei32.v: mayLoad = true
sail vluxseg6ei32.v: mayLoad = true
llvm vluxseg6ei32.v: mayStore = false
sail vluxseg6ei32.v: mayStore = false

Report: vluxseg6ei64.v
llvm: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail vluxseg6ei64.v: v0 - implicit in
vluxseg6ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg6ei64.v: mayLoad = true
sail vluxseg6ei64.v: mayLoad = true
llvm vluxseg6ei64.v: mayStore = false
sail vluxseg6ei64.v: mayStore = false

Report: vluxseg6ei8.v
llvm: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail vluxseg6ei8.v: v0 - implicit in
vluxseg6ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg6ei8.v: mayLoad = true
sail vluxseg6ei8.v: mayLoad = true
llvm vluxseg6ei8.v: mayStore = false
sail vluxseg6ei8.v: mayStore = false

Report: vluxseg7ei16.v
llvm: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail vluxseg7ei16.v: v0 - implicit in
vluxseg7ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg7ei16.v: mayLoad = true
sail vluxseg7ei16.v: mayLoad = true
llvm vluxseg7ei16.v: mayStore = false
sail vluxseg7ei16.v: mayStore = false

Report: vluxseg7ei32.v
llvm: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail vluxseg7ei32.v: v0 - implicit in
vluxseg7ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg7ei32.v: mayLoad = true
sail vluxseg7ei32.v: mayLoad = true
llvm vluxseg7ei32.v: mayStore = false
sail vluxseg7ei32.v: mayStore = false

Report: vluxseg7ei64.v
llvm: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail vluxseg7ei64.v: v0 - implicit in
vluxseg7ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg7ei64.v: mayLoad = true
sail vluxseg7ei64.v: mayLoad = true
llvm vluxseg7ei64.v: mayStore = false
sail vluxseg7ei64.v: mayStore = false

Report: vluxseg7ei8.v
llvm: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail vluxseg7ei8.v: v0 - implicit in
vluxseg7ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg7ei8.v: mayLoad = true
sail vluxseg7ei8.v: mayLoad = true
llvm vluxseg7ei8.v: mayStore = false
sail vluxseg7ei8.v: mayStore = false

Report: vluxseg8ei16.v
llvm: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail vluxseg8ei16.v: v0 - implicit in
vluxseg8ei16.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg8ei16.v: mayLoad = true
sail vluxseg8ei16.v: mayLoad = true
llvm vluxseg8ei16.v: mayStore = false
sail vluxseg8ei16.v: mayStore = false

Report: vluxseg8ei32.v
llvm: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail vluxseg8ei32.v: v0 - implicit in
vluxseg8ei32.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg8ei32.v: mayLoad = true
sail vluxseg8ei32.v: mayLoad = true
llvm vluxseg8ei32.v: mayStore = false
sail vluxseg8ei32.v: mayStore = false

Report: vluxseg8ei64.v
llvm: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail vluxseg8ei64.v: v0 - implicit in
vluxseg8ei64.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg8ei64.v: mayLoad = true
sail vluxseg8ei64.v: mayLoad = true
llvm vluxseg8ei64.v: mayStore = false
sail vluxseg8ei64.v: mayStore = false

Report: vluxseg8ei8.v
llvm: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail vluxseg8ei8.v: v0 - implicit in
vluxseg8ei8.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg8ei8.v: mayLoad = true
sail vluxseg8ei8.v: mayLoad = true
llvm vluxseg8ei8.v: mayStore = false
sail vluxseg8ei8.v: mayStore = false

Report: vmacc.vv
llvm: vmacc.vv "vd" "vs1" "vs2" "vm"
sail: vmacc.vv "vd" "vs1" "vs2" "vm"
sail vmacc.vv: v0 - implicit in
vmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vmacc.vv: mayLoad = false
sail vmacc.vv: mayLoad = false
llvm vmacc.vv: mayStore = false
sail vmacc.vv: mayStore = false

Report: vmacc.vx
llvm: vmacc.vx "vd" "rs1" "vs2" "vm"
sail: vmacc.vx "vd" "rs1" "vs2" "vm"
sail vmacc.vx: v0 - implicit in
vmacc.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vmacc.vx: mayLoad = false
sail vmacc.vx: mayLoad = false
llvm vmacc.vx: mayStore = false
sail vmacc.vx: mayStore = false

Report: vmadc.vi
llvm: vmadc.vi "vd" "vs2" "imm"
sail: vmadc.vi "vd" "vs2" "simm"
vmadc.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, imm) (1, vs2)
sail ins: (2, simm) (1, vs2) (0, vd)
llvm vmadc.vi: mayLoad = false
sail vmadc.vi: mayLoad = false
llvm vmadc.vi: mayStore = false
sail vmadc.vi: mayStore = false

Report: vmadc.vim
llvm: vmadc.vim "vd" "vs2" "imm" "v0"
sail: vmadc.vim "vd" "vs2" "simm" "v0"
vmadc.vim: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)
llvm vmadc.vim: mayLoad = false
sail vmadc.vim: mayLoad = false
llvm vmadc.vim: mayStore = false
sail vmadc.vim: mayStore = false

Report: vmadc.vv
llvm: vmadc.vv "vd" "vs2" "vs1"
sail: vmadc.vv "vd" "vs2" "vs1"
vmadc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmadc.vv: mayLoad = false
sail vmadc.vv: mayLoad = false
llvm vmadc.vv: mayStore = false
sail vmadc.vv: mayStore = false

Report: vmadc.vvm
llvm: vmadc.vvm "vd" "vs2" "vs1" "v0"
sail: vmadc.vvm "vd" "vs2" "vs1" "v0"
vmadc.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vmadc.vvm: mayLoad = false
sail vmadc.vvm: mayLoad = false
llvm vmadc.vvm: mayStore = false
sail vmadc.vvm: mayStore = false

Report: vmadc.vx
llvm: vmadc.vx "vd" "vs2" "rs1"
sail: vmadc.vx "vd" "vs2" "rs1"
vmadc.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)
llvm vmadc.vx: mayLoad = false
sail vmadc.vx: mayLoad = false
llvm vmadc.vx: mayStore = false
sail vmadc.vx: mayStore = false

Report: vmadc.vxm
llvm: vmadc.vxm "vd" "vs2" "rs1" "v0"
sail: vmadc.vxm "vd" "vs2" "rs1" "v0"
vmadc.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vmadc.vxm: mayLoad = false
sail vmadc.vxm: mayLoad = false
llvm vmadc.vxm: mayStore = false
sail vmadc.vxm: mayStore = false

Report: vmadd.vv
llvm: vmadd.vv "vd" "vs1" "vs2" "vm"
sail: vmadd.vv "vd" "vs1" "vs2" "vm"
sail vmadd.vv: v0 - implicit in
vmadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vmadd.vv: mayLoad = false
sail vmadd.vv: mayLoad = false
llvm vmadd.vv: mayStore = false
sail vmadd.vv: mayStore = false

Report: vmadd.vx
llvm: vmadd.vx "vd" "rs1" "vs2" "vm"
sail: vmadd.vx "vd" "rs1" "vs2" "vm"
sail vmadd.vx: v0 - implicit in
vmadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vmadd.vx: mayLoad = false
sail vmadd.vx: mayLoad = false
llvm vmadd.vx: mayStore = false
sail vmadd.vx: mayStore = false

Report: vmand.mm
llvm: vmand.mm "vd" "vs2" "vs1"
sail: vmand.mm "vd" "vs2" "vs1"
vmand.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmand.mm: mayLoad = false
sail vmand.mm: mayLoad = false
llvm vmand.mm: mayStore = false
sail vmand.mm: mayStore = false

Report: vmandn.mm
llvm: vmandn.mm "vd" "vs2" "vs1"
sail: vmandn.mm "vd" "vs2" "vs1"
vmandn.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmandn.mm: mayLoad = false
sail vmandn.mm: mayLoad = false
llvm vmandn.mm: mayStore = false
sail vmandn.mm: mayStore = false

Report: vmax.vv
llvm: vmax.vv "vd" "vs2" "vs1" "vm"
sail: vmax.vv "vd" "vs2" "vs1" "vm"
sail vmax.vv: v0 - implicit in
vmax.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmax.vv: mayLoad = false
sail vmax.vv: mayLoad = false
llvm vmax.vv: mayStore = false
sail vmax.vv: mayStore = false

Report: vmax.vx
llvm: vmax.vx "vd" "vs2" "rs1" "vm"
sail: vmax.vx "vd" "vs2" "rs1" "vm"
sail vmax.vx: v0 - implicit in
vmax.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmax.vx: mayLoad = false
sail vmax.vx: mayLoad = false
llvm vmax.vx: mayStore = false
sail vmax.vx: mayStore = false

Report: vmaxu.vv
llvm: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail vmaxu.vv: v0 - implicit in
vmaxu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmaxu.vv: mayLoad = false
sail vmaxu.vv: mayLoad = false
llvm vmaxu.vv: mayStore = false
sail vmaxu.vv: mayStore = false

Report: vmaxu.vx
llvm: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail vmaxu.vx: v0 - implicit in
vmaxu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmaxu.vx: mayLoad = false
sail vmaxu.vx: mayLoad = false
llvm vmaxu.vx: mayStore = false
sail vmaxu.vx: mayStore = false

Report: vmerge.vim
llvm: vmerge.vim "vd" "vs2" "imm" "v0"
sail: vmerge.vim "vd" "vs2" "simm" "v0"
vmerge.vim: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)
llvm vmerge.vim: mayLoad = false
sail vmerge.vim: mayLoad = false
llvm vmerge.vim: mayStore = false
sail vmerge.vim: mayStore = false

Report: vmerge.vvm
llvm: vmerge.vvm "vd" "vs2" "vs1" "v0"
sail: vmerge.vvm "vd" "vs2" "vs1" "v0"
vmerge.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vmerge.vvm: mayLoad = false
sail vmerge.vvm: mayLoad = false
llvm vmerge.vvm: mayStore = false
sail vmerge.vvm: mayStore = false

Report: vmerge.vxm
llvm: vmerge.vxm "vd" "vs2" "rs1" "v0"
sail: vmerge.vxm "vd" "vs2" "rs1" "v0"
vmerge.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vmerge.vxm: mayLoad = false
sail vmerge.vxm: mayLoad = false
llvm vmerge.vxm: mayStore = false
sail vmerge.vxm: mayStore = false

Report: vmfeq.vf
llvm: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail vmfeq.vf: v0 - implicit in
vmfeq.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfeq.vf: mayLoad = false
sail vmfeq.vf: mayLoad = false
llvm vmfeq.vf: mayStore = false
sail vmfeq.vf: mayStore = false

Report: vmfeq.vv
llvm: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail vmfeq.vv: v0 - implicit in
vmfeq.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfeq.vv: mayLoad = false
sail vmfeq.vv: mayLoad = false
llvm vmfeq.vv: mayStore = false
sail vmfeq.vv: mayStore = false

Report: vmfge.vf
llvm: vmfge.vf "vd" "vs2" "rs1" "vm"
sail: vmfge.vf "vd" "vs2" "rs1" "vm"
sail vmfge.vf: v0 - implicit in
vmfge.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfge.vf: mayLoad = false
sail vmfge.vf: mayLoad = false
llvm vmfge.vf: mayStore = false
sail vmfge.vf: mayStore = false

Report: vmfgt.vf
llvm: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail vmfgt.vf: v0 - implicit in
vmfgt.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfgt.vf: mayLoad = false
sail vmfgt.vf: mayLoad = false
llvm vmfgt.vf: mayStore = false
sail vmfgt.vf: mayStore = false

Report: vmfle.vf
llvm: vmfle.vf "vd" "vs2" "rs1" "vm"
sail: vmfle.vf "vd" "vs2" "rs1" "vm"
sail vmfle.vf: v0 - implicit in
vmfle.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfle.vf: mayLoad = false
sail vmfle.vf: mayLoad = false
llvm vmfle.vf: mayStore = false
sail vmfle.vf: mayStore = false

Report: vmfle.vv
llvm: vmfle.vv "vd" "vs2" "vs1" "vm"
sail: vmfle.vv "vd" "vs2" "vs1" "vm"
sail vmfle.vv: v0 - implicit in
vmfle.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfle.vv: mayLoad = false
sail vmfle.vv: mayLoad = false
llvm vmfle.vv: mayStore = false
sail vmfle.vv: mayStore = false

Report: vmflt.vf
llvm: vmflt.vf "vd" "vs2" "rs1" "vm"
sail: vmflt.vf "vd" "vs2" "rs1" "vm"
sail vmflt.vf: v0 - implicit in
vmflt.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmflt.vf: mayLoad = false
sail vmflt.vf: mayLoad = false
llvm vmflt.vf: mayStore = false
sail vmflt.vf: mayStore = false

Report: vmflt.vv
llvm: vmflt.vv "vd" "vs2" "vs1" "vm"
sail: vmflt.vv "vd" "vs2" "vs1" "vm"
sail vmflt.vv: v0 - implicit in
vmflt.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmflt.vv: mayLoad = false
sail vmflt.vv: mayLoad = false
llvm vmflt.vv: mayStore = false
sail vmflt.vv: mayStore = false

Report: vmfne.vf
llvm: vmfne.vf "vd" "vs2" "rs1" "vm"
sail: vmfne.vf "vd" "vs2" "rs1" "vm"
sail vmfne.vf: v0 - implicit in
vmfne.vf: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfne.vf: mayLoad = false
sail vmfne.vf: mayLoad = false
llvm vmfne.vf: mayStore = false
sail vmfne.vf: mayStore = false

Report: vmfne.vv
llvm: vmfne.vv "vd" "vs2" "vs1" "vm"
sail: vmfne.vv "vd" "vs2" "vs1" "vm"
sail vmfne.vv: v0 - implicit in
vmfne.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfne.vv: mayLoad = false
sail vmfne.vv: mayLoad = false
llvm vmfne.vv: mayStore = false
sail vmfne.vv: mayStore = false

Report: vmin.vv
llvm: vmin.vv "vd" "vs2" "vs1" "vm"
sail: vmin.vv "vd" "vs2" "vs1" "vm"
sail vmin.vv: v0 - implicit in
vmin.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmin.vv: mayLoad = false
sail vmin.vv: mayLoad = false
llvm vmin.vv: mayStore = false
sail vmin.vv: mayStore = false

Report: vmin.vx
llvm: vmin.vx "vd" "vs2" "rs1" "vm"
sail: vmin.vx "vd" "vs2" "rs1" "vm"
sail vmin.vx: v0 - implicit in
vmin.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmin.vx: mayLoad = false
sail vmin.vx: mayLoad = false
llvm vmin.vx: mayStore = false
sail vmin.vx: mayStore = false

Report: vminu.vv
llvm: vminu.vv "vd" "vs2" "vs1" "vm"
sail: vminu.vv "vd" "vs2" "vs1" "vm"
sail vminu.vv: v0 - implicit in
vminu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vminu.vv: mayLoad = false
sail vminu.vv: mayLoad = false
llvm vminu.vv: mayStore = false
sail vminu.vv: mayStore = false

Report: vminu.vx
llvm: vminu.vx "vd" "vs2" "rs1" "vm"
sail: vminu.vx "vd" "vs2" "rs1" "vm"
sail vminu.vx: v0 - implicit in
vminu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vminu.vx: mayLoad = false
sail vminu.vx: mayLoad = false
llvm vminu.vx: mayStore = false
sail vminu.vx: mayStore = false

Report: vmnand.mm
llvm: vmnand.mm "vd" "vs2" "vs1"
sail: vmnand.mm "vd" "vs2" "vs1"
vmnand.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmnand.mm: mayLoad = false
sail vmnand.mm: mayLoad = false
llvm vmnand.mm: mayStore = false
sail vmnand.mm: mayStore = false

Report: vmnor.mm
llvm: vmnor.mm "vd" "vs2" "vs1"
sail: vmnor.mm "vd" "vs2" "vs1"
vmnor.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmnor.mm: mayLoad = false
sail vmnor.mm: mayLoad = false
llvm vmnor.mm: mayStore = false
sail vmnor.mm: mayStore = false

Report: vmor.mm
llvm: vmor.mm "vd" "vs2" "vs1"
sail: vmor.mm "vd" "vs2" "vs1"
vmor.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmor.mm: mayLoad = false
sail vmor.mm: mayLoad = false
llvm vmor.mm: mayStore = false
sail vmor.mm: mayStore = false

Report: vmorn.mm
llvm: vmorn.mm "vd" "vs2" "vs1"
sail: vmorn.mm "vd" "vs2" "vs1"
vmorn.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmorn.mm: mayLoad = false
sail vmorn.mm: mayLoad = false
llvm vmorn.mm: mayStore = false
sail vmorn.mm: mayStore = false

Report: vmsbc.vv
llvm: vmsbc.vv "vd" "vs2" "vs1"
sail: vmsbc.vv "vd" "vs2" "vs1"
vmsbc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmsbc.vv: mayLoad = false
sail vmsbc.vv: mayLoad = false
llvm vmsbc.vv: mayStore = false
sail vmsbc.vv: mayStore = false

Report: vmsbc.vvm
llvm: vmsbc.vvm "vd" "vs2" "vs1" "v0"
sail: vmsbc.vvm "vd" "vs2" "vs1" "v0"
vmsbc.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vmsbc.vvm: mayLoad = false
sail vmsbc.vvm: mayLoad = false
llvm vmsbc.vvm: mayStore = false
sail vmsbc.vvm: mayStore = false

Report: vmsbc.vx
llvm: vmsbc.vx "vd" "vs2" "rs1"
sail: vmsbc.vx "vd" "vs2" "rs1"
vmsbc.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)
llvm vmsbc.vx: mayLoad = false
sail vmsbc.vx: mayLoad = false
llvm vmsbc.vx: mayStore = false
sail vmsbc.vx: mayStore = false

Report: vmsbc.vxm
llvm: vmsbc.vxm "vd" "vs2" "rs1" "v0"
sail: vmsbc.vxm "vd" "vs2" "rs1" "v0"
vmsbc.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vmsbc.vxm: mayLoad = false
sail vmsbc.vxm: mayLoad = false
llvm vmsbc.vxm: mayStore = false
sail vmsbc.vxm: mayStore = false

Report: vmsbf.m
llvm: vmsbf.m "vd" "vs2" "vm"
sail: vmsbf.m "vd" "vs2" "vm"
sail vmsbf.m: v0 - implicit in
vmsbf.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vmsbf.m: mayLoad = false
sail vmsbf.m: mayLoad = false
llvm vmsbf.m: mayStore = false
sail vmsbf.m: mayStore = false

Report: vmseq.vi
llvm: vmseq.vi "vd" "vs2" "imm" "vm"
sail: vmseq.vi "vd" "vs2" "simm" "vm"
sail vmseq.vi: v0 - implicit in
vmseq.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmseq.vi: mayLoad = false
sail vmseq.vi: mayLoad = false
llvm vmseq.vi: mayStore = false
sail vmseq.vi: mayStore = false

Report: vmseq.vv
llvm: vmseq.vv "vd" "vs2" "vs1" "vm"
sail: vmseq.vv "vd" "vs2" "vs1" "vm"
sail vmseq.vv: v0 - implicit in
vmseq.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmseq.vv: mayLoad = false
sail vmseq.vv: mayLoad = false
llvm vmseq.vv: mayStore = false
sail vmseq.vv: mayStore = false

Report: vmseq.vx
llvm: vmseq.vx "vd" "vs2" "rs1" "vm"
sail: vmseq.vx "vd" "vs2" "rs1" "vm"
sail vmseq.vx: v0 - implicit in
vmseq.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmseq.vx: mayLoad = false
sail vmseq.vx: mayLoad = false
llvm vmseq.vx: mayStore = false
sail vmseq.vx: mayStore = false

Report: vmsgt.vi
llvm: vmsgt.vi "vd" "vs2" "imm" "vm"
sail: vmsgt.vi "vd" "vs2" "simm" "vm"
sail vmsgt.vi: v0 - implicit in
vmsgt.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsgt.vi: mayLoad = false
sail vmsgt.vi: mayLoad = false
llvm vmsgt.vi: mayStore = false
sail vmsgt.vi: mayStore = false

Report: vmsgt.vx
llvm: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail vmsgt.vx: v0 - implicit in
vmsgt.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsgt.vx: mayLoad = false
sail vmsgt.vx: mayLoad = false
llvm vmsgt.vx: mayStore = false
sail vmsgt.vx: mayStore = false

Report: vmsgtu.vi
llvm: vmsgtu.vi "vd" "vs2" "imm" "vm"
sail: vmsgtu.vi "vd" "vs2" "simm" "vm"
sail vmsgtu.vi: v0 - implicit in
vmsgtu.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsgtu.vi: mayLoad = false
sail vmsgtu.vi: mayLoad = false
llvm vmsgtu.vi: mayStore = false
sail vmsgtu.vi: mayStore = false

Report: vmsgtu.vx
llvm: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail vmsgtu.vx: v0 - implicit in
vmsgtu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsgtu.vx: mayLoad = false
sail vmsgtu.vx: mayLoad = false
llvm vmsgtu.vx: mayStore = false
sail vmsgtu.vx: mayStore = false

Report: vmsif.m
llvm: vmsif.m "vd" "vs2" "vm"
sail: vmsif.m "vd" "vs2" "vm"
sail vmsif.m: v0 - implicit in
vmsif.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vmsif.m: mayLoad = false
sail vmsif.m: mayLoad = false
llvm vmsif.m: mayStore = false
sail vmsif.m: mayStore = false

Report: vmsle.vi
llvm: vmsle.vi "vd" "vs2" "imm" "vm"
sail: vmsle.vi "vd" "vs2" "simm" "vm"
sail vmsle.vi: v0 - implicit in
vmsle.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsle.vi: mayLoad = false
sail vmsle.vi: mayLoad = false
llvm vmsle.vi: mayStore = false
sail vmsle.vi: mayStore = false

Report: vmsle.vv
llvm: vmsle.vv "vd" "vs2" "vs1" "vm"
sail: vmsle.vv "vd" "vs2" "vs1" "vm"
sail vmsle.vv: v0 - implicit in
vmsle.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsle.vv: mayLoad = false
sail vmsle.vv: mayLoad = false
llvm vmsle.vv: mayStore = false
sail vmsle.vv: mayStore = false

Report: vmsle.vx
llvm: vmsle.vx "vd" "vs2" "rs1" "vm"
sail: vmsle.vx "vd" "vs2" "rs1" "vm"
sail vmsle.vx: v0 - implicit in
vmsle.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsle.vx: mayLoad = false
sail vmsle.vx: mayLoad = false
llvm vmsle.vx: mayStore = false
sail vmsle.vx: mayStore = false

Report: vmsleu.vi
llvm: vmsleu.vi "vd" "vs2" "imm" "vm"
sail: vmsleu.vi "vd" "vs2" "simm" "vm"
sail vmsleu.vi: v0 - implicit in
vmsleu.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsleu.vi: mayLoad = false
sail vmsleu.vi: mayLoad = false
llvm vmsleu.vi: mayStore = false
sail vmsleu.vi: mayStore = false

Report: vmsleu.vv
llvm: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail vmsleu.vv: v0 - implicit in
vmsleu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsleu.vv: mayLoad = false
sail vmsleu.vv: mayLoad = false
llvm vmsleu.vv: mayStore = false
sail vmsleu.vv: mayStore = false

Report: vmsleu.vx
llvm: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail vmsleu.vx: v0 - implicit in
vmsleu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsleu.vx: mayLoad = false
sail vmsleu.vx: mayLoad = false
llvm vmsleu.vx: mayStore = false
sail vmsleu.vx: mayStore = false

Report: vmslt.vv
llvm: vmslt.vv "vd" "vs2" "vs1" "vm"
sail: vmslt.vv "vd" "vs2" "vs1" "vm"
sail vmslt.vv: v0 - implicit in
vmslt.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmslt.vv: mayLoad = false
sail vmslt.vv: mayLoad = false
llvm vmslt.vv: mayStore = false
sail vmslt.vv: mayStore = false

Report: vmslt.vx
llvm: vmslt.vx "vd" "vs2" "rs1" "vm"
sail: vmslt.vx "vd" "vs2" "rs1" "vm"
sail vmslt.vx: v0 - implicit in
vmslt.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmslt.vx: mayLoad = false
sail vmslt.vx: mayLoad = false
llvm vmslt.vx: mayStore = false
sail vmslt.vx: mayStore = false

Report: vmsltu.vv
llvm: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail vmsltu.vv: v0 - implicit in
vmsltu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsltu.vv: mayLoad = false
sail vmsltu.vv: mayLoad = false
llvm vmsltu.vv: mayStore = false
sail vmsltu.vv: mayStore = false

Report: vmsltu.vx
llvm: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail vmsltu.vx: v0 - implicit in
vmsltu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsltu.vx: mayLoad = false
sail vmsltu.vx: mayLoad = false
llvm vmsltu.vx: mayStore = false
sail vmsltu.vx: mayStore = false

Report: vmsne.vi
llvm: vmsne.vi "vd" "vs2" "imm" "vm"
sail: vmsne.vi "vd" "vs2" "simm" "vm"
sail vmsne.vi: v0 - implicit in
vmsne.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsne.vi: mayLoad = false
sail vmsne.vi: mayLoad = false
llvm vmsne.vi: mayStore = false
sail vmsne.vi: mayStore = false

Report: vmsne.vv
llvm: vmsne.vv "vd" "vs2" "vs1" "vm"
sail: vmsne.vv "vd" "vs2" "vs1" "vm"
sail vmsne.vv: v0 - implicit in
vmsne.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsne.vv: mayLoad = false
sail vmsne.vv: mayLoad = false
llvm vmsne.vv: mayStore = false
sail vmsne.vv: mayStore = false

Report: vmsne.vx
llvm: vmsne.vx "vd" "vs2" "rs1" "vm"
sail: vmsne.vx "vd" "vs2" "rs1" "vm"
sail vmsne.vx: v0 - implicit in
vmsne.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsne.vx: mayLoad = false
sail vmsne.vx: mayLoad = false
llvm vmsne.vx: mayStore = false
sail vmsne.vx: mayStore = false

Report: vmsof.m
llvm: vmsof.m "vd" "vs2" "vm"
sail: vmsof.m "vd" "vs2" "vm"
sail vmsof.m: v0 - implicit in
vmsof.m: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vmsof.m: mayLoad = false
sail vmsof.m: mayLoad = false
llvm vmsof.m: mayStore = false
sail vmsof.m: mayStore = false

Report: vmul.vv
llvm: vmul.vv "vd" "vs2" "vs1" "vm"
sail: vmul.vv "vd" "vs2" "vs1" "vm"
sail vmul.vv: v0 - implicit in
vmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmul.vv: mayLoad = false
sail vmul.vv: mayLoad = false
llvm vmul.vv: mayStore = false
sail vmul.vv: mayStore = false

Report: vmul.vx
llvm: vmul.vx "vd" "vs2" "rs1" "vm"
sail: vmul.vx "vd" "vs2" "rs1" "vm"
sail vmul.vx: v0 - implicit in
vmul.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmul.vx: mayLoad = false
sail vmul.vx: mayLoad = false
llvm vmul.vx: mayStore = false
sail vmul.vx: mayStore = false

Report: vmulh.vv
llvm: vmulh.vv "vd" "vs2" "vs1" "vm"
sail: vmulh.vv "vd" "vs2" "vs1" "vm"
sail vmulh.vv: v0 - implicit in
vmulh.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulh.vv: mayLoad = false
sail vmulh.vv: mayLoad = false
llvm vmulh.vv: mayStore = false
sail vmulh.vv: mayStore = false

Report: vmulh.vx
llvm: vmulh.vx "vd" "vs2" "rs1" "vm"
sail: vmulh.vx "vd" "vs2" "rs1" "vm"
sail vmulh.vx: v0 - implicit in
vmulh.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulh.vx: mayLoad = false
sail vmulh.vx: mayLoad = false
llvm vmulh.vx: mayStore = false
sail vmulh.vx: mayStore = false

Report: vmulhsu.vv
llvm: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail vmulhsu.vv: v0 - implicit in
vmulhsu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulhsu.vv: mayLoad = false
sail vmulhsu.vv: mayLoad = false
llvm vmulhsu.vv: mayStore = false
sail vmulhsu.vv: mayStore = false

Report: vmulhsu.vx
llvm: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail vmulhsu.vx: v0 - implicit in
vmulhsu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulhsu.vx: mayLoad = false
sail vmulhsu.vx: mayLoad = false
llvm vmulhsu.vx: mayStore = false
sail vmulhsu.vx: mayStore = false

Report: vmulhu.vv
llvm: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail vmulhu.vv: v0 - implicit in
vmulhu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulhu.vv: mayLoad = false
sail vmulhu.vv: mayLoad = false
llvm vmulhu.vv: mayStore = false
sail vmulhu.vv: mayStore = false

Report: vmulhu.vx
llvm: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail vmulhu.vx: v0 - implicit in
vmulhu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulhu.vx: mayLoad = false
sail vmulhu.vx: mayLoad = false
llvm vmulhu.vx: mayStore = false
sail vmulhu.vx: mayStore = false

Report: vmv.s.x
llvm: vmv.s.x "vd" "rs1"
sail: vmv.s.x "vd" "rs1"
sail vmv.s.x: v0 - implicit in
vmv.s.x: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)
llvm vmv.s.x: mayLoad = false
sail vmv.s.x: mayLoad = false
llvm vmv.s.x: mayStore = false
sail vmv.s.x: mayStore = false

Report: vmv.v.i
llvm: vmv.v.i "vd" "imm"
sail: vmv.v.i "vd" "simm"
sail vmv.v.i: v0 - implicit in
vmv.v.i: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, imm)
sail ins: (1, simm) (0, vd) (-1, v0)
llvm vmv.v.i: mayLoad = false
sail vmv.v.i: mayLoad = false
llvm vmv.v.i: mayStore = false
sail vmv.v.i: mayStore = false

Report: vmv.v.v
llvm: vmv.v.v "vd" "vs1"
sail: vmv.v.v "vd" "vs1"
sail vmv.v.v: v0 - implicit in
vmv.v.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs1)
sail ins: (1, vs1) (0, vd) (-1, v0)
llvm vmv.v.v: mayLoad = false
sail vmv.v.v: mayLoad = false
llvm vmv.v.v: mayStore = false
sail vmv.v.v: mayStore = false

Report: vmv.v.x
llvm: vmv.v.x "vd" "rs1"
sail: vmv.v.x "vd" "rs1"
sail vmv.v.x: v0 - implicit in
vmv.v.x: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)
llvm vmv.v.x: mayLoad = false
sail vmv.v.x: mayLoad = false
llvm vmv.v.x: mayStore = false
sail vmv.v.x: mayStore = false

Report: vmv.x.s
llvm: vmv.x.s "vd" "vs2"
sail: vmv.x.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)
llvm vmv.x.s: mayLoad = false
sail vmv.x.s: mayLoad = false
llvm vmv.x.s: mayStore = false
sail vmv.x.s: mayStore = false

Report: vmv1r.v
llvm: vmv1r.v "vd" "vs2"
sail: vmv1r.v "vd" "vs2"
sail vmv1r.v: v0 - implicit in
vmv1r.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)
llvm vmv1r.v: mayLoad = false
sail vmv1r.v: mayLoad = false
llvm vmv1r.v: mayStore = false
sail vmv1r.v: mayStore = false

Report: vmv2r.v
llvm: vmv2r.v "vd" "vs2"
sail: vmv2r.v "vd" "vs2"
sail vmv2r.v: v0 - implicit in
vmv2r.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)
llvm vmv2r.v: mayLoad = false
sail vmv2r.v: mayLoad = false
llvm vmv2r.v: mayStore = false
sail vmv2r.v: mayStore = false

Report: vmv4r.v
llvm: vmv4r.v "vd" "vs2"
sail: vmv4r.v "vd" "vs2"
sail vmv4r.v: v0 - implicit in
vmv4r.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)
llvm vmv4r.v: mayLoad = false
sail vmv4r.v: mayLoad = false
llvm vmv4r.v: mayStore = false
sail vmv4r.v: mayStore = false

Report: vmv8r.v
llvm: vmv8r.v "vd" "vs2"
sail: vmv8r.v "vd" "vs2"
sail vmv8r.v: v0 - implicit in
vmv8r.v: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)
llvm vmv8r.v: mayLoad = false
sail vmv8r.v: mayLoad = false
llvm vmv8r.v: mayStore = false
sail vmv8r.v: mayStore = false

Report: vmxnor.mm
llvm: vmxnor.mm "vd" "vs2" "vs1"
sail: vmxnor.mm "vd" "vs2" "vs1"
vmxnor.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmxnor.mm: mayLoad = false
sail vmxnor.mm: mayLoad = false
llvm vmxnor.mm: mayStore = false
sail vmxnor.mm: mayStore = false

Report: vmxor.mm
llvm: vmxor.mm "vd" "vs2" "vs1"
sail: vmxor.mm "vd" "vs2" "vs1"
vmxor.mm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmxor.mm: mayLoad = false
sail vmxor.mm: mayLoad = false
llvm vmxor.mm: mayStore = false
sail vmxor.mm: mayStore = false

Report: vnclip.wi
llvm: vnclip.wi "vd" "vs2" "imm" "vm"
sail: vnclip.wi "vd" "vs2" "simm" "vm"
sail vnclip.wi: v0 - implicit in
vnclip.wi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vnclip.wi: mayLoad = false
sail vnclip.wi: mayLoad = false
llvm vnclip.wi: mayStore = false
sail vnclip.wi: mayStore = false

Report: vnclip.wv
llvm: vnclip.wv "vd" "vs2" "vs1" "vm"
sail: vnclip.wv "vd" "vs2" "vs1" "vm"
sail vnclip.wv: v0 - implicit in
vnclip.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vnclip.wv: mayLoad = false
sail vnclip.wv: mayLoad = false
llvm vnclip.wv: mayStore = false
sail vnclip.wv: mayStore = false

Report: vnclip.wx
llvm: vnclip.wx "vd" "vs2" "rs1" "vm"
sail: vnclip.wx "vd" "vs2" "rs1" "vm"
sail vnclip.wx: v0 - implicit in
vnclip.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vnclip.wx: mayLoad = false
sail vnclip.wx: mayLoad = false
llvm vnclip.wx: mayStore = false
sail vnclip.wx: mayStore = false

Report: vnclipu.wi
llvm: vnclipu.wi "vd" "vs2" "imm" "vm"
sail: vnclipu.wi "vd" "vs2" "simm" "vm"
sail vnclipu.wi: v0 - implicit in
vnclipu.wi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vnclipu.wi: mayLoad = false
sail vnclipu.wi: mayLoad = false
llvm vnclipu.wi: mayStore = false
sail vnclipu.wi: mayStore = false

Report: vnclipu.wv
llvm: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail vnclipu.wv: v0 - implicit in
vnclipu.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vnclipu.wv: mayLoad = false
sail vnclipu.wv: mayLoad = false
llvm vnclipu.wv: mayStore = false
sail vnclipu.wv: mayStore = false

Report: vnclipu.wx
llvm: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail vnclipu.wx: v0 - implicit in
vnclipu.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vnclipu.wx: mayLoad = false
sail vnclipu.wx: mayLoad = false
llvm vnclipu.wx: mayStore = false
sail vnclipu.wx: mayStore = false

Report: vnmsac.vv
llvm: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail vnmsac.vv: v0 - implicit in
vnmsac.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vnmsac.vv: mayLoad = false
sail vnmsac.vv: mayLoad = false
llvm vnmsac.vv: mayStore = false
sail vnmsac.vv: mayStore = false

Report: vnmsac.vx
llvm: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail vnmsac.vx: v0 - implicit in
vnmsac.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vnmsac.vx: mayLoad = false
sail vnmsac.vx: mayLoad = false
llvm vnmsac.vx: mayStore = false
sail vnmsac.vx: mayStore = false

Report: vnmsub.vv
llvm: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail vnmsub.vv: v0 - implicit in
vnmsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vnmsub.vv: mayLoad = false
sail vnmsub.vv: mayLoad = false
llvm vnmsub.vv: mayStore = false
sail vnmsub.vv: mayStore = false

Report: vnmsub.vx
llvm: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail vnmsub.vx: v0 - implicit in
vnmsub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vnmsub.vx: mayLoad = false
sail vnmsub.vx: mayLoad = false
llvm vnmsub.vx: mayStore = false
sail vnmsub.vx: mayStore = false

Report: vnsra.wi
llvm: vnsra.wi "vd" "vs2" "imm" "vm"
sail: vnsra.wi "vd" "vs2" "simm" "vm"
sail vnsra.wi: v0 - implicit in
vnsra.wi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vnsra.wi: mayLoad = false
sail vnsra.wi: mayLoad = false
llvm vnsra.wi: mayStore = false
sail vnsra.wi: mayStore = false

Report: vnsra.wv
llvm: vnsra.wv "vd" "vs2" "vs1" "vm"
sail: vnsra.wv "vd" "vs2" "vs1" "vm"
sail vnsra.wv: v0 - implicit in
vnsra.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vnsra.wv: mayLoad = false
sail vnsra.wv: mayLoad = false
llvm vnsra.wv: mayStore = false
sail vnsra.wv: mayStore = false

Report: vnsra.wx
llvm: vnsra.wx "vd" "vs2" "rs1" "vm"
sail: vnsra.wx "vd" "vs2" "rs1" "vm"
sail vnsra.wx: v0 - implicit in
vnsra.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vnsra.wx: mayLoad = false
sail vnsra.wx: mayLoad = false
llvm vnsra.wx: mayStore = false
sail vnsra.wx: mayStore = false

Report: vnsrl.wi
llvm: vnsrl.wi "vd" "vs2" "imm" "vm"
sail: vnsrl.wi "vd" "vs2" "simm" "vm"
sail vnsrl.wi: v0 - implicit in
vnsrl.wi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vnsrl.wi: mayLoad = false
sail vnsrl.wi: mayLoad = false
llvm vnsrl.wi: mayStore = false
sail vnsrl.wi: mayStore = false

Report: vnsrl.wv
llvm: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail vnsrl.wv: v0 - implicit in
vnsrl.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vnsrl.wv: mayLoad = false
sail vnsrl.wv: mayLoad = false
llvm vnsrl.wv: mayStore = false
sail vnsrl.wv: mayStore = false

Report: vnsrl.wx
llvm: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail vnsrl.wx: v0 - implicit in
vnsrl.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vnsrl.wx: mayLoad = false
sail vnsrl.wx: mayLoad = false
llvm vnsrl.wx: mayStore = false
sail vnsrl.wx: mayStore = false

Report: vor.vi
llvm: vor.vi "vd" "vs2" "imm" "vm"
sail: vor.vi "vd" "vs2" "simm" "vm"
sail vor.vi: v0 - implicit in
vor.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vor.vi: mayLoad = false
sail vor.vi: mayLoad = false
llvm vor.vi: mayStore = false
sail vor.vi: mayStore = false

Report: vor.vv
llvm: vor.vv "vd" "vs2" "vs1" "vm"
sail: vor.vv "vd" "vs2" "vs1" "vm"
sail vor.vv: v0 - implicit in
vor.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vor.vv: mayLoad = false
sail vor.vv: mayLoad = false
llvm vor.vv: mayStore = false
sail vor.vv: mayStore = false

Report: vor.vx
llvm: vor.vx "vd" "vs2" "rs1" "vm"
sail: vor.vx "vd" "vs2" "rs1" "vm"
sail vor.vx: v0 - implicit in
vor.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vor.vx: mayLoad = false
sail vor.vx: mayLoad = false
llvm vor.vx: mayStore = false
sail vor.vx: mayStore = false

Report: vredand.vs
llvm: vredand.vs "vd" "vs2" "vs1" "vm"
sail: vredand.vs "vd" "vs2" "vs1" "vm"
sail vredand.vs: v0 - implicit in
vredand.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredand.vs: mayLoad = false
sail vredand.vs: mayLoad = false
llvm vredand.vs: mayStore = false
sail vredand.vs: mayStore = false

Report: vredmax.vs
llvm: vredmax.vs "vd" "vs2" "vs1" "vm"
sail: vredmax.vs "vd" "vs2" "vs1" "vm"
sail vredmax.vs: v0 - implicit in
vredmax.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredmax.vs: mayLoad = false
sail vredmax.vs: mayLoad = false
llvm vredmax.vs: mayStore = false
sail vredmax.vs: mayStore = false

Report: vredmaxu.vs
llvm: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail vredmaxu.vs: v0 - implicit in
vredmaxu.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredmaxu.vs: mayLoad = false
sail vredmaxu.vs: mayLoad = false
llvm vredmaxu.vs: mayStore = false
sail vredmaxu.vs: mayStore = false

Report: vredmin.vs
llvm: vredmin.vs "vd" "vs2" "vs1" "vm"
sail: vredmin.vs "vd" "vs2" "vs1" "vm"
sail vredmin.vs: v0 - implicit in
vredmin.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredmin.vs: mayLoad = false
sail vredmin.vs: mayLoad = false
llvm vredmin.vs: mayStore = false
sail vredmin.vs: mayStore = false

Report: vredminu.vs
llvm: vredminu.vs "vd" "vs2" "vs1" "vm"
sail: vredminu.vs "vd" "vs2" "vs1" "vm"
sail vredminu.vs: v0 - implicit in
vredminu.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredminu.vs: mayLoad = false
sail vredminu.vs: mayLoad = false
llvm vredminu.vs: mayStore = false
sail vredminu.vs: mayStore = false

Report: vredor.vs
llvm: vredor.vs "vd" "vs2" "vs1" "vm"
sail: vredor.vs "vd" "vs2" "vs1" "vm"
sail vredor.vs: v0 - implicit in
vredor.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredor.vs: mayLoad = false
sail vredor.vs: mayLoad = false
llvm vredor.vs: mayStore = false
sail vredor.vs: mayStore = false

Report: vredsum.vs
llvm: vredsum.vs "vd" "vs2" "vs1" "vm"
sail: vredsum.vs "vd" "vs2" "vs1" "vm"
sail vredsum.vs: v0 - implicit in
vredsum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredsum.vs: mayLoad = false
sail vredsum.vs: mayLoad = false
llvm vredsum.vs: mayStore = false
sail vredsum.vs: mayStore = false

Report: vredxor.vs
llvm: vredxor.vs "vd" "vs2" "vs1" "vm"
sail: vredxor.vs "vd" "vs2" "vs1" "vm"
sail vredxor.vs: v0 - implicit in
vredxor.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredxor.vs: mayLoad = false
sail vredxor.vs: mayLoad = false
llvm vredxor.vs: mayStore = false
sail vredxor.vs: mayStore = false

Report: vrem.vv
llvm: vrem.vv "vd" "vs2" "vs1" "vm"
sail: vrem.vv "vd" "vs2" "vs1" "vm"
sail vrem.vv: v0 - implicit in
vrem.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vrem.vv: mayLoad = false
sail vrem.vv: mayLoad = false
llvm vrem.vv: mayStore = false
sail vrem.vv: mayStore = false

Report: vrem.vx
llvm: vrem.vx "vd" "vs2" "rs1" "vm"
sail: vrem.vx "vd" "vs2" "rs1" "vm"
sail vrem.vx: v0 - implicit in
vrem.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vrem.vx: mayLoad = false
sail vrem.vx: mayLoad = false
llvm vrem.vx: mayStore = false
sail vrem.vx: mayStore = false

Report: vremu.vv
llvm: vremu.vv "vd" "vs2" "vs1" "vm"
sail: vremu.vv "vd" "vs2" "vs1" "vm"
sail vremu.vv: v0 - implicit in
vremu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vremu.vv: mayLoad = false
sail vremu.vv: mayLoad = false
llvm vremu.vv: mayStore = false
sail vremu.vv: mayStore = false

Report: vremu.vx
llvm: vremu.vx "vd" "vs2" "rs1" "vm"
sail: vremu.vx "vd" "vs2" "rs1" "vm"
sail vremu.vx: v0 - implicit in
vremu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vremu.vx: mayLoad = false
sail vremu.vx: mayLoad = false
llvm vremu.vx: mayStore = false
sail vremu.vx: mayStore = false

Report: vrgather.vi
llvm: vrgather.vi "vd" "vs2" "imm" "vm"
sail: vrgather.vi "vd" "vs2" "simm" "vm"
sail vrgather.vi: v0 - implicit in
vrgather.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vrgather.vi: mayLoad = false
sail vrgather.vi: mayLoad = false
llvm vrgather.vi: mayStore = false
sail vrgather.vi: mayStore = false

Report: vrgather.vv
llvm: vrgather.vv "vd" "vs2" "vs1" "vm"
sail: vrgather.vv "vd" "vs2" "vs1" "vm"
sail vrgather.vv: v0 - implicit in
vrgather.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vrgather.vv: mayLoad = false
sail vrgather.vv: mayLoad = false
llvm vrgather.vv: mayStore = false
sail vrgather.vv: mayStore = false

Report: vrgather.vx
llvm: vrgather.vx "vd" "vs2" "rs1" "vm"
sail: vrgather.vx "vd" "vs2" "rs1" "vm"
sail vrgather.vx: v0 - implicit in
vrgather.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vrgather.vx: mayLoad = false
sail vrgather.vx: mayLoad = false
llvm vrgather.vx: mayStore = false
sail vrgather.vx: mayStore = false

Report: vrgatherei16.vv
llvm: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail vrgatherei16.vv: v0 - implicit in
vrgatherei16.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vrgatherei16.vv: mayLoad = false
sail vrgatherei16.vv: mayLoad = false
llvm vrgatherei16.vv: mayStore = false
sail vrgatherei16.vv: mayStore = false

Report: vrsub.vi
llvm: vrsub.vi "vd" "vs2" "imm" "vm"
sail: vrsub.vi "vd" "vs2" "simm" "vm"
sail vrsub.vi: v0 - implicit in
vrsub.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vrsub.vi: mayLoad = false
sail vrsub.vi: mayLoad = false
llvm vrsub.vi: mayStore = false
sail vrsub.vi: mayStore = false

Report: vrsub.vx
llvm: vrsub.vx "vd" "vs2" "rs1" "vm"
sail: vrsub.vx "vd" "vs2" "rs1" "vm"
sail vrsub.vx: v0 - implicit in
vrsub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vrsub.vx: mayLoad = false
sail vrsub.vx: mayLoad = false
llvm vrsub.vx: mayStore = false
sail vrsub.vx: mayStore = false

Report: vsadd.vi
llvm: vsadd.vi "vd" "vs2" "imm" "vm"
sail: vsadd.vi "vd" "vs2" "simm" "vm"
sail vsadd.vi: v0 - implicit in
vsadd.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsadd.vi: mayLoad = false
sail vsadd.vi: mayLoad = false
llvm vsadd.vi: mayStore = false
sail vsadd.vi: mayStore = false

Report: vsadd.vv
llvm: vsadd.vv "vd" "vs2" "vs1" "vm"
sail: vsadd.vv "vd" "vs2" "vs1" "vm"
sail vsadd.vv: v0 - implicit in
vsadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsadd.vv: mayLoad = false
sail vsadd.vv: mayLoad = false
llvm vsadd.vv: mayStore = false
sail vsadd.vv: mayStore = false

Report: vsadd.vx
llvm: vsadd.vx "vd" "vs2" "rs1" "vm"
sail: vsadd.vx "vd" "vs2" "rs1" "vm"
sail vsadd.vx: v0 - implicit in
vsadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsadd.vx: mayLoad = false
sail vsadd.vx: mayLoad = false
llvm vsadd.vx: mayStore = false
sail vsadd.vx: mayStore = false

Report: vsaddu.vi
llvm: vsaddu.vi "vd" "vs2" "imm" "vm"
sail: vsaddu.vi "vd" "vs2" "simm" "vm"
sail vsaddu.vi: v0 - implicit in
vsaddu.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsaddu.vi: mayLoad = false
sail vsaddu.vi: mayLoad = false
llvm vsaddu.vi: mayStore = false
sail vsaddu.vi: mayStore = false

Report: vsaddu.vv
llvm: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail vsaddu.vv: v0 - implicit in
vsaddu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsaddu.vv: mayLoad = false
sail vsaddu.vv: mayLoad = false
llvm vsaddu.vv: mayStore = false
sail vsaddu.vv: mayStore = false

Report: vsaddu.vx
llvm: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail vsaddu.vx: v0 - implicit in
vsaddu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsaddu.vx: mayLoad = false
sail vsaddu.vx: mayLoad = false
llvm vsaddu.vx: mayStore = false
sail vsaddu.vx: mayStore = false

Report: vsbc.vvm
llvm: vsbc.vvm "vd" "vs2" "vs1" "v0"
sail: vsbc.vvm "vd" "vs2" "vs1" "v0"
vsbc.vvm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vsbc.vvm: mayLoad = false
sail vsbc.vvm: mayLoad = false
llvm vsbc.vvm: mayStore = false
sail vsbc.vvm: mayStore = false

Report: vsbc.vxm
llvm: vsbc.vxm "vd" "vs2" "rs1" "v0"
sail: vsbc.vxm "vd" "vs2" "rs1" "v0"
vsbc.vxm: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vsbc.vxm: mayLoad = false
sail vsbc.vxm: mayLoad = false
llvm vsbc.vxm: mayStore = false
sail vsbc.vxm: mayStore = false

Report: vse16.v
llvm: vse16.v "vs3" "rs1" "vm"
sail: vse16.v "vs3" "rs1" "vm"
sail vse16.v: v0 - implicit in
vse16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vse16.v: mayLoad = false
sail vse16.v: mayLoad = false
llvm vse16.v: mayStore = true
sail vse16.v: mayStore = true

Report: vse32.v
llvm: vse32.v "vs3" "rs1" "vm"
sail: vse32.v "vs3" "rs1" "vm"
sail vse32.v: v0 - implicit in
vse32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vse32.v: mayLoad = false
sail vse32.v: mayLoad = false
llvm vse32.v: mayStore = true
sail vse32.v: mayStore = true

Report: vse64.v
llvm: vse64.v "vs3" "rs1" "vm"
sail: vse64.v "vs3" "rs1" "vm"
sail vse64.v: v0 - implicit in
vse64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vse64.v: mayLoad = false
sail vse64.v: mayLoad = false
llvm vse64.v: mayStore = true
sail vse64.v: mayStore = true

Report: vse8.v
llvm: vse8.v "vs3" "rs1" "vm"
sail: vse8.v "vs3" "rs1" "vm"
sail vse8.v: v0 - implicit in
vse8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vse8.v: mayLoad = false
sail vse8.v: mayLoad = false
llvm vse8.v: mayStore = true
sail vse8.v: mayStore = true

Report: vsetivli
llvm: vsetivli "rd" "uimm" "vtypei"
sail: vsetivli "rd" "uimm"
vsetivli: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, uimm)
sail ins: (1, uimm)
llvm vsetivli: mayLoad = false
sail vsetivli: mayLoad = false
llvm vsetivli: mayStore = false
sail vsetivli: mayStore = false

Report: vsetvl
llvm: vsetvl "rd" "rs1" "rs2"
sail: vsetvl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm vsetvl: mayLoad = false
sail vsetvl: mayLoad = false
llvm vsetvl: mayStore = false
sail vsetvl: mayStore = false

Report: vsetvli
llvm: vsetvli "rd" "rs1" "vtypei"
sail: vsetvli "rd" "rs1"
vsetvli: Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, rs1)
sail ins: (1, rs1)
llvm vsetvli: mayLoad = false
sail vsetvli: mayLoad = false
llvm vsetvli: mayStore = false
sail vsetvli: mayStore = false

Report: vsext.vf2
llvm: vsext.vf2 "vd" "vs2" "vm"
sail: vsext.vf2 "vd" "vs2" "vm"
sail vsext.vf2: v0 - implicit in
vsext.vf2: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vsext.vf2: mayLoad = false
sail vsext.vf2: mayLoad = false
llvm vsext.vf2: mayStore = false
sail vsext.vf2: mayStore = false

Report: vsext.vf4
llvm: vsext.vf4 "vd" "vs2" "vm"
sail: vsext.vf4 "vd" "vs2" "vm"
sail vsext.vf4: v0 - implicit in
vsext.vf4: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vsext.vf4: mayLoad = false
sail vsext.vf4: mayLoad = false
llvm vsext.vf4: mayStore = false
sail vsext.vf4: mayStore = false

Report: vsext.vf8
llvm: vsext.vf8 "vd" "vs2" "vm"
sail: vsext.vf8 "vd" "vs2" "vm"
sail vsext.vf8: v0 - implicit in
vsext.vf8: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vsext.vf8: mayLoad = false
sail vsext.vf8: mayLoad = false
llvm vsext.vf8: mayStore = false
sail vsext.vf8: mayStore = false

Report: vslide1down.vx
llvm: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail vslide1down.vx: v0 - implicit in
vslide1down.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vslide1down.vx: mayLoad = false
sail vslide1down.vx: mayLoad = false
llvm vslide1down.vx: mayStore = false
sail vslide1down.vx: mayStore = false

Report: vslide1up.vx
llvm: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail vslide1up.vx: v0 - implicit in
vslide1up.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vslide1up.vx: mayLoad = false
sail vslide1up.vx: mayLoad = false
llvm vslide1up.vx: mayStore = false
sail vslide1up.vx: mayStore = false

Report: vslidedown.vi
llvm: vslidedown.vi "vd" "vs2" "imm" "vm"
sail: vslidedown.vi "vd" "vs2" "simm" "vm"
sail vslidedown.vi: v0 - implicit in
vslidedown.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vslidedown.vi: mayLoad = false
sail vslidedown.vi: mayLoad = false
llvm vslidedown.vi: mayStore = false
sail vslidedown.vi: mayStore = false

Report: vslidedown.vx
llvm: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail vslidedown.vx: v0 - implicit in
vslidedown.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vslidedown.vx: mayLoad = false
sail vslidedown.vx: mayLoad = false
llvm vslidedown.vx: mayStore = false
sail vslidedown.vx: mayStore = false

Report: vslideup.vi
llvm: vslideup.vi "vd" "vs2" "imm" "vm"
sail: vslideup.vi "vd" "vs2" "simm" "vm"
sail vslideup.vi: v0 - implicit in
vslideup.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vslideup.vi: mayLoad = false
sail vslideup.vi: mayLoad = false
llvm vslideup.vi: mayStore = false
sail vslideup.vi: mayStore = false

Report: vslideup.vx
llvm: vslideup.vx "vd" "vs2" "rs1" "vm"
sail: vslideup.vx "vd" "vs2" "rs1" "vm"
sail vslideup.vx: v0 - implicit in
vslideup.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vslideup.vx: mayLoad = false
sail vslideup.vx: mayLoad = false
llvm vslideup.vx: mayStore = false
sail vslideup.vx: mayStore = false

Report: vsll.vi
llvm: vsll.vi "vd" "vs2" "imm" "vm"
sail: vsll.vi "vd" "vs2" "simm" "vm"
sail vsll.vi: v0 - implicit in
vsll.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsll.vi: mayLoad = false
sail vsll.vi: mayLoad = false
llvm vsll.vi: mayStore = false
sail vsll.vi: mayStore = false

Report: vsll.vv
llvm: vsll.vv "vd" "vs2" "vs1" "vm"
sail: vsll.vv "vd" "vs2" "vs1" "vm"
sail vsll.vv: v0 - implicit in
vsll.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsll.vv: mayLoad = false
sail vsll.vv: mayLoad = false
llvm vsll.vv: mayStore = false
sail vsll.vv: mayStore = false

Report: vsll.vx
llvm: vsll.vx "vd" "vs2" "rs1" "vm"
sail: vsll.vx "vd" "vs2" "rs1" "vm"
sail vsll.vx: v0 - implicit in
vsll.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsll.vx: mayLoad = false
sail vsll.vx: mayLoad = false
llvm vsll.vx: mayStore = false
sail vsll.vx: mayStore = false

Report: vsm.v
llvm: vsm.v "vs3" "rs1"
sail: vsm.v "vd_or_vs3" "rs1"
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, vs3)
sail ins: (1, rs1) (0, vd_or_vs3)
llvm vsm.v: mayLoad = false
sail vsm.v: mayLoad = false
llvm vsm.v: mayStore = true
sail vsm.v: mayStore = true

Report: vsmul.vv
llvm: vsmul.vv "vd" "vs2" "vs1" "vm"
sail: vsmul.vv "vd" "vs2" "vs1" "vm"
sail vsmul.vv: v0 - implicit in
vsmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsmul.vv: mayLoad = false
sail vsmul.vv: mayLoad = false
llvm vsmul.vv: mayStore = false
sail vsmul.vv: mayStore = false

Report: vsmul.vx
llvm: vsmul.vx "vd" "vs2" "rs1" "vm"
sail: vsmul.vx "vd" "vs2" "rs1" "vm"
sail vsmul.vx: v0 - implicit in
vsmul.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsmul.vx: mayLoad = false
sail vsmul.vx: mayLoad = false
llvm vsmul.vx: mayStore = false
sail vsmul.vx: mayStore = false

Report: vsoxei16.v
llvm: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail vsoxei16.v: v0 - implicit in
vsoxei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxei16.v: mayLoad = false
sail vsoxei16.v: mayLoad = false
llvm vsoxei16.v: mayStore = true
sail vsoxei16.v: mayStore = true

Report: vsoxei32.v
llvm: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail vsoxei32.v: v0 - implicit in
vsoxei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxei32.v: mayLoad = false
sail vsoxei32.v: mayLoad = false
llvm vsoxei32.v: mayStore = true
sail vsoxei32.v: mayStore = true

Report: vsoxei64.v
llvm: vsoxei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei64.v "vs3" "rs1" "vs2" "vm"
sail vsoxei64.v: v0 - implicit in
vsoxei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxei64.v: mayLoad = false
sail vsoxei64.v: mayLoad = false
llvm vsoxei64.v: mayStore = true
sail vsoxei64.v: mayStore = true

Report: vsoxei8.v
llvm: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail vsoxei8.v: v0 - implicit in
vsoxei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxei8.v: mayLoad = false
sail vsoxei8.v: mayLoad = false
llvm vsoxei8.v: mayStore = true
sail vsoxei8.v: mayStore = true

Report: vsoxseg2ei16.v
llvm: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg2ei16.v: v0 - implicit in
vsoxseg2ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg2ei16.v: mayLoad = false
sail vsoxseg2ei16.v: mayLoad = false
llvm vsoxseg2ei16.v: mayStore = true
sail vsoxseg2ei16.v: mayStore = true

Report: vsoxseg2ei32.v
llvm: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg2ei32.v: v0 - implicit in
vsoxseg2ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg2ei32.v: mayLoad = false
sail vsoxseg2ei32.v: mayLoad = false
llvm vsoxseg2ei32.v: mayStore = true
sail vsoxseg2ei32.v: mayStore = true

Report: vsoxseg2ei64.v
llvm: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg2ei64.v: v0 - implicit in
vsoxseg2ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg2ei64.v: mayLoad = false
sail vsoxseg2ei64.v: mayLoad = false
llvm vsoxseg2ei64.v: mayStore = true
sail vsoxseg2ei64.v: mayStore = true

Report: vsoxseg2ei8.v
llvm: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg2ei8.v: v0 - implicit in
vsoxseg2ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg2ei8.v: mayLoad = false
sail vsoxseg2ei8.v: mayLoad = false
llvm vsoxseg2ei8.v: mayStore = true
sail vsoxseg2ei8.v: mayStore = true

Report: vsoxseg3ei16.v
llvm: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg3ei16.v: v0 - implicit in
vsoxseg3ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg3ei16.v: mayLoad = false
sail vsoxseg3ei16.v: mayLoad = false
llvm vsoxseg3ei16.v: mayStore = true
sail vsoxseg3ei16.v: mayStore = true

Report: vsoxseg3ei32.v
llvm: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg3ei32.v: v0 - implicit in
vsoxseg3ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg3ei32.v: mayLoad = false
sail vsoxseg3ei32.v: mayLoad = false
llvm vsoxseg3ei32.v: mayStore = true
sail vsoxseg3ei32.v: mayStore = true

Report: vsoxseg3ei64.v
llvm: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg3ei64.v: v0 - implicit in
vsoxseg3ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg3ei64.v: mayLoad = false
sail vsoxseg3ei64.v: mayLoad = false
llvm vsoxseg3ei64.v: mayStore = true
sail vsoxseg3ei64.v: mayStore = true

Report: vsoxseg3ei8.v
llvm: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg3ei8.v: v0 - implicit in
vsoxseg3ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg3ei8.v: mayLoad = false
sail vsoxseg3ei8.v: mayLoad = false
llvm vsoxseg3ei8.v: mayStore = true
sail vsoxseg3ei8.v: mayStore = true

Report: vsoxseg4ei16.v
llvm: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg4ei16.v: v0 - implicit in
vsoxseg4ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg4ei16.v: mayLoad = false
sail vsoxseg4ei16.v: mayLoad = false
llvm vsoxseg4ei16.v: mayStore = true
sail vsoxseg4ei16.v: mayStore = true

Report: vsoxseg4ei32.v
llvm: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg4ei32.v: v0 - implicit in
vsoxseg4ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg4ei32.v: mayLoad = false
sail vsoxseg4ei32.v: mayLoad = false
llvm vsoxseg4ei32.v: mayStore = true
sail vsoxseg4ei32.v: mayStore = true

Report: vsoxseg4ei64.v
llvm: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg4ei64.v: v0 - implicit in
vsoxseg4ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg4ei64.v: mayLoad = false
sail vsoxseg4ei64.v: mayLoad = false
llvm vsoxseg4ei64.v: mayStore = true
sail vsoxseg4ei64.v: mayStore = true

Report: vsoxseg4ei8.v
llvm: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg4ei8.v: v0 - implicit in
vsoxseg4ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg4ei8.v: mayLoad = false
sail vsoxseg4ei8.v: mayLoad = false
llvm vsoxseg4ei8.v: mayStore = true
sail vsoxseg4ei8.v: mayStore = true

Report: vsoxseg5ei16.v
llvm: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg5ei16.v: v0 - implicit in
vsoxseg5ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg5ei16.v: mayLoad = false
sail vsoxseg5ei16.v: mayLoad = false
llvm vsoxseg5ei16.v: mayStore = true
sail vsoxseg5ei16.v: mayStore = true

Report: vsoxseg5ei32.v
llvm: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg5ei32.v: v0 - implicit in
vsoxseg5ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg5ei32.v: mayLoad = false
sail vsoxseg5ei32.v: mayLoad = false
llvm vsoxseg5ei32.v: mayStore = true
sail vsoxseg5ei32.v: mayStore = true

Report: vsoxseg5ei64.v
llvm: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg5ei64.v: v0 - implicit in
vsoxseg5ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg5ei64.v: mayLoad = false
sail vsoxseg5ei64.v: mayLoad = false
llvm vsoxseg5ei64.v: mayStore = true
sail vsoxseg5ei64.v: mayStore = true

Report: vsoxseg5ei8.v
llvm: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg5ei8.v: v0 - implicit in
vsoxseg5ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg5ei8.v: mayLoad = false
sail vsoxseg5ei8.v: mayLoad = false
llvm vsoxseg5ei8.v: mayStore = true
sail vsoxseg5ei8.v: mayStore = true

Report: vsoxseg6ei16.v
llvm: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg6ei16.v: v0 - implicit in
vsoxseg6ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg6ei16.v: mayLoad = false
sail vsoxseg6ei16.v: mayLoad = false
llvm vsoxseg6ei16.v: mayStore = true
sail vsoxseg6ei16.v: mayStore = true

Report: vsoxseg6ei32.v
llvm: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg6ei32.v: v0 - implicit in
vsoxseg6ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg6ei32.v: mayLoad = false
sail vsoxseg6ei32.v: mayLoad = false
llvm vsoxseg6ei32.v: mayStore = true
sail vsoxseg6ei32.v: mayStore = true

Report: vsoxseg6ei64.v
llvm: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg6ei64.v: v0 - implicit in
vsoxseg6ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg6ei64.v: mayLoad = false
sail vsoxseg6ei64.v: mayLoad = false
llvm vsoxseg6ei64.v: mayStore = true
sail vsoxseg6ei64.v: mayStore = true

Report: vsoxseg6ei8.v
llvm: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg6ei8.v: v0 - implicit in
vsoxseg6ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg6ei8.v: mayLoad = false
sail vsoxseg6ei8.v: mayLoad = false
llvm vsoxseg6ei8.v: mayStore = true
sail vsoxseg6ei8.v: mayStore = true

Report: vsoxseg7ei16.v
llvm: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg7ei16.v: v0 - implicit in
vsoxseg7ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg7ei16.v: mayLoad = false
sail vsoxseg7ei16.v: mayLoad = false
llvm vsoxseg7ei16.v: mayStore = true
sail vsoxseg7ei16.v: mayStore = true

Report: vsoxseg7ei32.v
llvm: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg7ei32.v: v0 - implicit in
vsoxseg7ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg7ei32.v: mayLoad = false
sail vsoxseg7ei32.v: mayLoad = false
llvm vsoxseg7ei32.v: mayStore = true
sail vsoxseg7ei32.v: mayStore = true

Report: vsoxseg7ei64.v
llvm: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg7ei64.v: v0 - implicit in
vsoxseg7ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg7ei64.v: mayLoad = false
sail vsoxseg7ei64.v: mayLoad = false
llvm vsoxseg7ei64.v: mayStore = true
sail vsoxseg7ei64.v: mayStore = true

Report: vsoxseg7ei8.v
llvm: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg7ei8.v: v0 - implicit in
vsoxseg7ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg7ei8.v: mayLoad = false
sail vsoxseg7ei8.v: mayLoad = false
llvm vsoxseg7ei8.v: mayStore = true
sail vsoxseg7ei8.v: mayStore = true

Report: vsoxseg8ei16.v
llvm: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg8ei16.v: v0 - implicit in
vsoxseg8ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg8ei16.v: mayLoad = false
sail vsoxseg8ei16.v: mayLoad = false
llvm vsoxseg8ei16.v: mayStore = true
sail vsoxseg8ei16.v: mayStore = true

Report: vsoxseg8ei32.v
llvm: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg8ei32.v: v0 - implicit in
vsoxseg8ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg8ei32.v: mayLoad = false
sail vsoxseg8ei32.v: mayLoad = false
llvm vsoxseg8ei32.v: mayStore = true
sail vsoxseg8ei32.v: mayStore = true

Report: vsoxseg8ei64.v
llvm: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg8ei64.v: v0 - implicit in
vsoxseg8ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg8ei64.v: mayLoad = false
sail vsoxseg8ei64.v: mayLoad = false
llvm vsoxseg8ei64.v: mayStore = true
sail vsoxseg8ei64.v: mayStore = true

Report: vsoxseg8ei8.v
llvm: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail vsoxseg8ei8.v: v0 - implicit in
vsoxseg8ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg8ei8.v: mayLoad = false
sail vsoxseg8ei8.v: mayLoad = false
llvm vsoxseg8ei8.v: mayStore = true
sail vsoxseg8ei8.v: mayStore = true

Report: vsra.vi
llvm: vsra.vi "vd" "vs2" "imm" "vm"
sail: vsra.vi "vd" "vs2" "simm" "vm"
sail vsra.vi: v0 - implicit in
vsra.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsra.vi: mayLoad = false
sail vsra.vi: mayLoad = false
llvm vsra.vi: mayStore = false
sail vsra.vi: mayStore = false

Report: vsra.vv
llvm: vsra.vv "vd" "vs2" "vs1" "vm"
sail: vsra.vv "vd" "vs2" "vs1" "vm"
sail vsra.vv: v0 - implicit in
vsra.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsra.vv: mayLoad = false
sail vsra.vv: mayLoad = false
llvm vsra.vv: mayStore = false
sail vsra.vv: mayStore = false

Report: vsra.vx
llvm: vsra.vx "vd" "vs2" "rs1" "vm"
sail: vsra.vx "vd" "vs2" "rs1" "vm"
sail vsra.vx: v0 - implicit in
vsra.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsra.vx: mayLoad = false
sail vsra.vx: mayLoad = false
llvm vsra.vx: mayStore = false
sail vsra.vx: mayStore = false

Report: vsrl.vi
llvm: vsrl.vi "vd" "vs2" "imm" "vm"
sail: vsrl.vi "vd" "vs2" "simm" "vm"
sail vsrl.vi: v0 - implicit in
vsrl.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsrl.vi: mayLoad = false
sail vsrl.vi: mayLoad = false
llvm vsrl.vi: mayStore = false
sail vsrl.vi: mayStore = false

Report: vsrl.vv
llvm: vsrl.vv "vd" "vs2" "vs1" "vm"
sail: vsrl.vv "vd" "vs2" "vs1" "vm"
sail vsrl.vv: v0 - implicit in
vsrl.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsrl.vv: mayLoad = false
sail vsrl.vv: mayLoad = false
llvm vsrl.vv: mayStore = false
sail vsrl.vv: mayStore = false

Report: vsrl.vx
llvm: vsrl.vx "vd" "vs2" "rs1" "vm"
sail: vsrl.vx "vd" "vs2" "rs1" "vm"
sail vsrl.vx: v0 - implicit in
vsrl.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsrl.vx: mayLoad = false
sail vsrl.vx: mayLoad = false
llvm vsrl.vx: mayStore = false
sail vsrl.vx: mayStore = false

Report: vsse16.v
llvm: vsse16.v "vs3" "rs1" "rs2" "vm"
sail: vsse16.v "vs3" "rs1" "rs2" "vm"
sail vsse16.v: v0 - implicit in
vsse16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsse16.v: mayLoad = false
sail vsse16.v: mayLoad = false
llvm vsse16.v: mayStore = true
sail vsse16.v: mayStore = true

Report: vsse32.v
llvm: vsse32.v "vs3" "rs1" "rs2" "vm"
sail: vsse32.v "vs3" "rs1" "rs2" "vm"
sail vsse32.v: v0 - implicit in
vsse32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsse32.v: mayLoad = false
sail vsse32.v: mayLoad = false
llvm vsse32.v: mayStore = true
sail vsse32.v: mayStore = true

Report: vsse64.v
llvm: vsse64.v "vs3" "rs1" "rs2" "vm"
sail: vsse64.v "vs3" "rs1" "rs2" "vm"
sail vsse64.v: v0 - implicit in
vsse64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsse64.v: mayLoad = false
sail vsse64.v: mayLoad = false
llvm vsse64.v: mayStore = true
sail vsse64.v: mayStore = true

Report: vsse8.v
llvm: vsse8.v "vs3" "rs1" "rs2" "vm"
sail: vsse8.v "vs3" "rs1" "rs2" "vm"
sail vsse8.v: v0 - implicit in
vsse8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsse8.v: mayLoad = false
sail vsse8.v: mayLoad = false
llvm vsse8.v: mayStore = true
sail vsse8.v: mayStore = true

Report: vsseg2e16.v
llvm: vsseg2e16.v "vs3" "rs1" "vm"
sail: vsseg2e16.v "vs3" "rs1" "vm"
sail vsseg2e16.v: v0 - implicit in
vsseg2e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg2e16.v: mayLoad = false
sail vsseg2e16.v: mayLoad = false
llvm vsseg2e16.v: mayStore = true
sail vsseg2e16.v: mayStore = true

Report: vsseg2e32.v
llvm: vsseg2e32.v "vs3" "rs1" "vm"
sail: vsseg2e32.v "vs3" "rs1" "vm"
sail vsseg2e32.v: v0 - implicit in
vsseg2e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg2e32.v: mayLoad = false
sail vsseg2e32.v: mayLoad = false
llvm vsseg2e32.v: mayStore = true
sail vsseg2e32.v: mayStore = true

Report: vsseg2e64.v
llvm: vsseg2e64.v "vs3" "rs1" "vm"
sail: vsseg2e64.v "vs3" "rs1" "vm"
sail vsseg2e64.v: v0 - implicit in
vsseg2e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg2e64.v: mayLoad = false
sail vsseg2e64.v: mayLoad = false
llvm vsseg2e64.v: mayStore = true
sail vsseg2e64.v: mayStore = true

Report: vsseg2e8.v
llvm: vsseg2e8.v "vs3" "rs1" "vm"
sail: vsseg2e8.v "vs3" "rs1" "vm"
sail vsseg2e8.v: v0 - implicit in
vsseg2e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg2e8.v: mayLoad = false
sail vsseg2e8.v: mayLoad = false
llvm vsseg2e8.v: mayStore = true
sail vsseg2e8.v: mayStore = true

Report: vsseg3e16.v
llvm: vsseg3e16.v "vs3" "rs1" "vm"
sail: vsseg3e16.v "vs3" "rs1" "vm"
sail vsseg3e16.v: v0 - implicit in
vsseg3e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg3e16.v: mayLoad = false
sail vsseg3e16.v: mayLoad = false
llvm vsseg3e16.v: mayStore = true
sail vsseg3e16.v: mayStore = true

Report: vsseg3e32.v
llvm: vsseg3e32.v "vs3" "rs1" "vm"
sail: vsseg3e32.v "vs3" "rs1" "vm"
sail vsseg3e32.v: v0 - implicit in
vsseg3e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg3e32.v: mayLoad = false
sail vsseg3e32.v: mayLoad = false
llvm vsseg3e32.v: mayStore = true
sail vsseg3e32.v: mayStore = true

Report: vsseg3e64.v
llvm: vsseg3e64.v "vs3" "rs1" "vm"
sail: vsseg3e64.v "vs3" "rs1" "vm"
sail vsseg3e64.v: v0 - implicit in
vsseg3e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg3e64.v: mayLoad = false
sail vsseg3e64.v: mayLoad = false
llvm vsseg3e64.v: mayStore = true
sail vsseg3e64.v: mayStore = true

Report: vsseg3e8.v
llvm: vsseg3e8.v "vs3" "rs1" "vm"
sail: vsseg3e8.v "vs3" "rs1" "vm"
sail vsseg3e8.v: v0 - implicit in
vsseg3e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg3e8.v: mayLoad = false
sail vsseg3e8.v: mayLoad = false
llvm vsseg3e8.v: mayStore = true
sail vsseg3e8.v: mayStore = true

Report: vsseg4e16.v
llvm: vsseg4e16.v "vs3" "rs1" "vm"
sail: vsseg4e16.v "vs3" "rs1" "vm"
sail vsseg4e16.v: v0 - implicit in
vsseg4e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg4e16.v: mayLoad = false
sail vsseg4e16.v: mayLoad = false
llvm vsseg4e16.v: mayStore = true
sail vsseg4e16.v: mayStore = true

Report: vsseg4e32.v
llvm: vsseg4e32.v "vs3" "rs1" "vm"
sail: vsseg4e32.v "vs3" "rs1" "vm"
sail vsseg4e32.v: v0 - implicit in
vsseg4e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg4e32.v: mayLoad = false
sail vsseg4e32.v: mayLoad = false
llvm vsseg4e32.v: mayStore = true
sail vsseg4e32.v: mayStore = true

Report: vsseg4e64.v
llvm: vsseg4e64.v "vs3" "rs1" "vm"
sail: vsseg4e64.v "vs3" "rs1" "vm"
sail vsseg4e64.v: v0 - implicit in
vsseg4e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg4e64.v: mayLoad = false
sail vsseg4e64.v: mayLoad = false
llvm vsseg4e64.v: mayStore = true
sail vsseg4e64.v: mayStore = true

Report: vsseg4e8.v
llvm: vsseg4e8.v "vs3" "rs1" "vm"
sail: vsseg4e8.v "vs3" "rs1" "vm"
sail vsseg4e8.v: v0 - implicit in
vsseg4e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg4e8.v: mayLoad = false
sail vsseg4e8.v: mayLoad = false
llvm vsseg4e8.v: mayStore = true
sail vsseg4e8.v: mayStore = true

Report: vsseg5e16.v
llvm: vsseg5e16.v "vs3" "rs1" "vm"
sail: vsseg5e16.v "vs3" "rs1" "vm"
sail vsseg5e16.v: v0 - implicit in
vsseg5e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg5e16.v: mayLoad = false
sail vsseg5e16.v: mayLoad = false
llvm vsseg5e16.v: mayStore = true
sail vsseg5e16.v: mayStore = true

Report: vsseg5e32.v
llvm: vsseg5e32.v "vs3" "rs1" "vm"
sail: vsseg5e32.v "vs3" "rs1" "vm"
sail vsseg5e32.v: v0 - implicit in
vsseg5e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg5e32.v: mayLoad = false
sail vsseg5e32.v: mayLoad = false
llvm vsseg5e32.v: mayStore = true
sail vsseg5e32.v: mayStore = true

Report: vsseg5e64.v
llvm: vsseg5e64.v "vs3" "rs1" "vm"
sail: vsseg5e64.v "vs3" "rs1" "vm"
sail vsseg5e64.v: v0 - implicit in
vsseg5e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg5e64.v: mayLoad = false
sail vsseg5e64.v: mayLoad = false
llvm vsseg5e64.v: mayStore = true
sail vsseg5e64.v: mayStore = true

Report: vsseg5e8.v
llvm: vsseg5e8.v "vs3" "rs1" "vm"
sail: vsseg5e8.v "vs3" "rs1" "vm"
sail vsseg5e8.v: v0 - implicit in
vsseg5e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg5e8.v: mayLoad = false
sail vsseg5e8.v: mayLoad = false
llvm vsseg5e8.v: mayStore = true
sail vsseg5e8.v: mayStore = true

Report: vsseg6e16.v
llvm: vsseg6e16.v "vs3" "rs1" "vm"
sail: vsseg6e16.v "vs3" "rs1" "vm"
sail vsseg6e16.v: v0 - implicit in
vsseg6e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg6e16.v: mayLoad = false
sail vsseg6e16.v: mayLoad = false
llvm vsseg6e16.v: mayStore = true
sail vsseg6e16.v: mayStore = true

Report: vsseg6e32.v
llvm: vsseg6e32.v "vs3" "rs1" "vm"
sail: vsseg6e32.v "vs3" "rs1" "vm"
sail vsseg6e32.v: v0 - implicit in
vsseg6e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg6e32.v: mayLoad = false
sail vsseg6e32.v: mayLoad = false
llvm vsseg6e32.v: mayStore = true
sail vsseg6e32.v: mayStore = true

Report: vsseg6e64.v
llvm: vsseg6e64.v "vs3" "rs1" "vm"
sail: vsseg6e64.v "vs3" "rs1" "vm"
sail vsseg6e64.v: v0 - implicit in
vsseg6e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg6e64.v: mayLoad = false
sail vsseg6e64.v: mayLoad = false
llvm vsseg6e64.v: mayStore = true
sail vsseg6e64.v: mayStore = true

Report: vsseg6e8.v
llvm: vsseg6e8.v "vs3" "rs1" "vm"
sail: vsseg6e8.v "vs3" "rs1" "vm"
sail vsseg6e8.v: v0 - implicit in
vsseg6e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg6e8.v: mayLoad = false
sail vsseg6e8.v: mayLoad = false
llvm vsseg6e8.v: mayStore = true
sail vsseg6e8.v: mayStore = true

Report: vsseg7e16.v
llvm: vsseg7e16.v "vs3" "rs1" "vm"
sail: vsseg7e16.v "vs3" "rs1" "vm"
sail vsseg7e16.v: v0 - implicit in
vsseg7e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg7e16.v: mayLoad = false
sail vsseg7e16.v: mayLoad = false
llvm vsseg7e16.v: mayStore = true
sail vsseg7e16.v: mayStore = true

Report: vsseg7e32.v
llvm: vsseg7e32.v "vs3" "rs1" "vm"
sail: vsseg7e32.v "vs3" "rs1" "vm"
sail vsseg7e32.v: v0 - implicit in
vsseg7e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg7e32.v: mayLoad = false
sail vsseg7e32.v: mayLoad = false
llvm vsseg7e32.v: mayStore = true
sail vsseg7e32.v: mayStore = true

Report: vsseg7e64.v
llvm: vsseg7e64.v "vs3" "rs1" "vm"
sail: vsseg7e64.v "vs3" "rs1" "vm"
sail vsseg7e64.v: v0 - implicit in
vsseg7e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg7e64.v: mayLoad = false
sail vsseg7e64.v: mayLoad = false
llvm vsseg7e64.v: mayStore = true
sail vsseg7e64.v: mayStore = true

Report: vsseg7e8.v
llvm: vsseg7e8.v "vs3" "rs1" "vm"
sail: vsseg7e8.v "vs3" "rs1" "vm"
sail vsseg7e8.v: v0 - implicit in
vsseg7e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg7e8.v: mayLoad = false
sail vsseg7e8.v: mayLoad = false
llvm vsseg7e8.v: mayStore = true
sail vsseg7e8.v: mayStore = true

Report: vsseg8e16.v
llvm: vsseg8e16.v "vs3" "rs1" "vm"
sail: vsseg8e16.v "vs3" "rs1" "vm"
sail vsseg8e16.v: v0 - implicit in
vsseg8e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg8e16.v: mayLoad = false
sail vsseg8e16.v: mayLoad = false
llvm vsseg8e16.v: mayStore = true
sail vsseg8e16.v: mayStore = true

Report: vsseg8e32.v
llvm: vsseg8e32.v "vs3" "rs1" "vm"
sail: vsseg8e32.v "vs3" "rs1" "vm"
sail vsseg8e32.v: v0 - implicit in
vsseg8e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg8e32.v: mayLoad = false
sail vsseg8e32.v: mayLoad = false
llvm vsseg8e32.v: mayStore = true
sail vsseg8e32.v: mayStore = true

Report: vsseg8e64.v
llvm: vsseg8e64.v "vs3" "rs1" "vm"
sail: vsseg8e64.v "vs3" "rs1" "vm"
sail vsseg8e64.v: v0 - implicit in
vsseg8e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg8e64.v: mayLoad = false
sail vsseg8e64.v: mayLoad = false
llvm vsseg8e64.v: mayStore = true
sail vsseg8e64.v: mayStore = true

Report: vsseg8e8.v
llvm: vsseg8e8.v "vs3" "rs1" "vm"
sail: vsseg8e8.v "vs3" "rs1" "vm"
sail vsseg8e8.v: v0 - implicit in
vsseg8e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg8e8.v: mayLoad = false
sail vsseg8e8.v: mayLoad = false
llvm vsseg8e8.v: mayStore = true
sail vsseg8e8.v: mayStore = true

Report: vssra.vi
llvm: vssra.vi "vd" "vs2" "imm" "vm"
sail: vssra.vi "vd" "vs2" "simm" "vm"
sail vssra.vi: v0 - implicit in
vssra.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vssra.vi: mayLoad = false
sail vssra.vi: mayLoad = false
llvm vssra.vi: mayStore = false
sail vssra.vi: mayStore = false

Report: vssra.vv
llvm: vssra.vv "vd" "vs2" "vs1" "vm"
sail: vssra.vv "vd" "vs2" "vs1" "vm"
sail vssra.vv: v0 - implicit in
vssra.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vssra.vv: mayLoad = false
sail vssra.vv: mayLoad = false
llvm vssra.vv: mayStore = false
sail vssra.vv: mayStore = false

Report: vssra.vx
llvm: vssra.vx "vd" "vs2" "rs1" "vm"
sail: vssra.vx "vd" "vs2" "rs1" "vm"
sail vssra.vx: v0 - implicit in
vssra.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vssra.vx: mayLoad = false
sail vssra.vx: mayLoad = false
llvm vssra.vx: mayStore = false
sail vssra.vx: mayStore = false

Report: vssrl.vi
llvm: vssrl.vi "vd" "vs2" "imm" "vm"
sail: vssrl.vi "vd" "vs2" "simm" "vm"
sail vssrl.vi: v0 - implicit in
vssrl.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vssrl.vi: mayLoad = false
sail vssrl.vi: mayLoad = false
llvm vssrl.vi: mayStore = false
sail vssrl.vi: mayStore = false

Report: vssrl.vv
llvm: vssrl.vv "vd" "vs2" "vs1" "vm"
sail: vssrl.vv "vd" "vs2" "vs1" "vm"
sail vssrl.vv: v0 - implicit in
vssrl.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vssrl.vv: mayLoad = false
sail vssrl.vv: mayLoad = false
llvm vssrl.vv: mayStore = false
sail vssrl.vv: mayStore = false

Report: vssrl.vx
llvm: vssrl.vx "vd" "vs2" "rs1" "vm"
sail: vssrl.vx "vd" "vs2" "rs1" "vm"
sail vssrl.vx: v0 - implicit in
vssrl.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vssrl.vx: mayLoad = false
sail vssrl.vx: mayLoad = false
llvm vssrl.vx: mayStore = false
sail vssrl.vx: mayStore = false

Report: vssseg2e16.v
llvm: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail vssseg2e16.v: v0 - implicit in
vssseg2e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg2e16.v: mayLoad = false
sail vssseg2e16.v: mayLoad = false
llvm vssseg2e16.v: mayStore = true
sail vssseg2e16.v: mayStore = true

Report: vssseg2e32.v
llvm: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail vssseg2e32.v: v0 - implicit in
vssseg2e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg2e32.v: mayLoad = false
sail vssseg2e32.v: mayLoad = false
llvm vssseg2e32.v: mayStore = true
sail vssseg2e32.v: mayStore = true

Report: vssseg2e64.v
llvm: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail vssseg2e64.v: v0 - implicit in
vssseg2e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg2e64.v: mayLoad = false
sail vssseg2e64.v: mayLoad = false
llvm vssseg2e64.v: mayStore = true
sail vssseg2e64.v: mayStore = true

Report: vssseg2e8.v
llvm: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail vssseg2e8.v: v0 - implicit in
vssseg2e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg2e8.v: mayLoad = false
sail vssseg2e8.v: mayLoad = false
llvm vssseg2e8.v: mayStore = true
sail vssseg2e8.v: mayStore = true

Report: vssseg3e16.v
llvm: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail vssseg3e16.v: v0 - implicit in
vssseg3e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg3e16.v: mayLoad = false
sail vssseg3e16.v: mayLoad = false
llvm vssseg3e16.v: mayStore = true
sail vssseg3e16.v: mayStore = true

Report: vssseg3e32.v
llvm: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail vssseg3e32.v: v0 - implicit in
vssseg3e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg3e32.v: mayLoad = false
sail vssseg3e32.v: mayLoad = false
llvm vssseg3e32.v: mayStore = true
sail vssseg3e32.v: mayStore = true

Report: vssseg3e64.v
llvm: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail vssseg3e64.v: v0 - implicit in
vssseg3e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg3e64.v: mayLoad = false
sail vssseg3e64.v: mayLoad = false
llvm vssseg3e64.v: mayStore = true
sail vssseg3e64.v: mayStore = true

Report: vssseg3e8.v
llvm: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail vssseg3e8.v: v0 - implicit in
vssseg3e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg3e8.v: mayLoad = false
sail vssseg3e8.v: mayLoad = false
llvm vssseg3e8.v: mayStore = true
sail vssseg3e8.v: mayStore = true

Report: vssseg4e16.v
llvm: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail vssseg4e16.v: v0 - implicit in
vssseg4e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg4e16.v: mayLoad = false
sail vssseg4e16.v: mayLoad = false
llvm vssseg4e16.v: mayStore = true
sail vssseg4e16.v: mayStore = true

Report: vssseg4e32.v
llvm: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail vssseg4e32.v: v0 - implicit in
vssseg4e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg4e32.v: mayLoad = false
sail vssseg4e32.v: mayLoad = false
llvm vssseg4e32.v: mayStore = true
sail vssseg4e32.v: mayStore = true

Report: vssseg4e64.v
llvm: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail vssseg4e64.v: v0 - implicit in
vssseg4e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg4e64.v: mayLoad = false
sail vssseg4e64.v: mayLoad = false
llvm vssseg4e64.v: mayStore = true
sail vssseg4e64.v: mayStore = true

Report: vssseg4e8.v
llvm: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail vssseg4e8.v: v0 - implicit in
vssseg4e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg4e8.v: mayLoad = false
sail vssseg4e8.v: mayLoad = false
llvm vssseg4e8.v: mayStore = true
sail vssseg4e8.v: mayStore = true

Report: vssseg5e16.v
llvm: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail vssseg5e16.v: v0 - implicit in
vssseg5e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg5e16.v: mayLoad = false
sail vssseg5e16.v: mayLoad = false
llvm vssseg5e16.v: mayStore = true
sail vssseg5e16.v: mayStore = true

Report: vssseg5e32.v
llvm: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail vssseg5e32.v: v0 - implicit in
vssseg5e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg5e32.v: mayLoad = false
sail vssseg5e32.v: mayLoad = false
llvm vssseg5e32.v: mayStore = true
sail vssseg5e32.v: mayStore = true

Report: vssseg5e64.v
llvm: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail vssseg5e64.v: v0 - implicit in
vssseg5e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg5e64.v: mayLoad = false
sail vssseg5e64.v: mayLoad = false
llvm vssseg5e64.v: mayStore = true
sail vssseg5e64.v: mayStore = true

Report: vssseg5e8.v
llvm: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail vssseg5e8.v: v0 - implicit in
vssseg5e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg5e8.v: mayLoad = false
sail vssseg5e8.v: mayLoad = false
llvm vssseg5e8.v: mayStore = true
sail vssseg5e8.v: mayStore = true

Report: vssseg6e16.v
llvm: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail vssseg6e16.v: v0 - implicit in
vssseg6e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg6e16.v: mayLoad = false
sail vssseg6e16.v: mayLoad = false
llvm vssseg6e16.v: mayStore = true
sail vssseg6e16.v: mayStore = true

Report: vssseg6e32.v
llvm: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail vssseg6e32.v: v0 - implicit in
vssseg6e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg6e32.v: mayLoad = false
sail vssseg6e32.v: mayLoad = false
llvm vssseg6e32.v: mayStore = true
sail vssseg6e32.v: mayStore = true

Report: vssseg6e64.v
llvm: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail vssseg6e64.v: v0 - implicit in
vssseg6e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg6e64.v: mayLoad = false
sail vssseg6e64.v: mayLoad = false
llvm vssseg6e64.v: mayStore = true
sail vssseg6e64.v: mayStore = true

Report: vssseg6e8.v
llvm: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail vssseg6e8.v: v0 - implicit in
vssseg6e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg6e8.v: mayLoad = false
sail vssseg6e8.v: mayLoad = false
llvm vssseg6e8.v: mayStore = true
sail vssseg6e8.v: mayStore = true

Report: vssseg7e16.v
llvm: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail vssseg7e16.v: v0 - implicit in
vssseg7e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg7e16.v: mayLoad = false
sail vssseg7e16.v: mayLoad = false
llvm vssseg7e16.v: mayStore = true
sail vssseg7e16.v: mayStore = true

Report: vssseg7e32.v
llvm: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail vssseg7e32.v: v0 - implicit in
vssseg7e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg7e32.v: mayLoad = false
sail vssseg7e32.v: mayLoad = false
llvm vssseg7e32.v: mayStore = true
sail vssseg7e32.v: mayStore = true

Report: vssseg7e64.v
llvm: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail vssseg7e64.v: v0 - implicit in
vssseg7e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg7e64.v: mayLoad = false
sail vssseg7e64.v: mayLoad = false
llvm vssseg7e64.v: mayStore = true
sail vssseg7e64.v: mayStore = true

Report: vssseg7e8.v
llvm: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail vssseg7e8.v: v0 - implicit in
vssseg7e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg7e8.v: mayLoad = false
sail vssseg7e8.v: mayLoad = false
llvm vssseg7e8.v: mayStore = true
sail vssseg7e8.v: mayStore = true

Report: vssseg8e16.v
llvm: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail vssseg8e16.v: v0 - implicit in
vssseg8e16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg8e16.v: mayLoad = false
sail vssseg8e16.v: mayLoad = false
llvm vssseg8e16.v: mayStore = true
sail vssseg8e16.v: mayStore = true

Report: vssseg8e32.v
llvm: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail vssseg8e32.v: v0 - implicit in
vssseg8e32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg8e32.v: mayLoad = false
sail vssseg8e32.v: mayLoad = false
llvm vssseg8e32.v: mayStore = true
sail vssseg8e32.v: mayStore = true

Report: vssseg8e64.v
llvm: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail vssseg8e64.v: v0 - implicit in
vssseg8e64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg8e64.v: mayLoad = false
sail vssseg8e64.v: mayLoad = false
llvm vssseg8e64.v: mayStore = true
sail vssseg8e64.v: mayStore = true

Report: vssseg8e8.v
llvm: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail vssseg8e8.v: v0 - implicit in
vssseg8e8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg8e8.v: mayLoad = false
sail vssseg8e8.v: mayLoad = false
llvm vssseg8e8.v: mayStore = true
sail vssseg8e8.v: mayStore = true

Report: vssub.vv
llvm: vssub.vv "vd" "vs2" "vs1" "vm"
sail: vssub.vv "vd" "vs2" "vs1" "vm"
sail vssub.vv: v0 - implicit in
vssub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vssub.vv: mayLoad = false
sail vssub.vv: mayLoad = false
llvm vssub.vv: mayStore = false
sail vssub.vv: mayStore = false

Report: vssub.vx
llvm: vssub.vx "vd" "vs2" "rs1" "vm"
sail: vssub.vx "vd" "vs2" "rs1" "vm"
sail vssub.vx: v0 - implicit in
vssub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vssub.vx: mayLoad = false
sail vssub.vx: mayLoad = false
llvm vssub.vx: mayStore = false
sail vssub.vx: mayStore = false

Report: vssubu.vv
llvm: vssubu.vv "vd" "vs2" "vs1" "vm"
sail: vssubu.vv "vd" "vs2" "vs1" "vm"
sail vssubu.vv: v0 - implicit in
vssubu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vssubu.vv: mayLoad = false
sail vssubu.vv: mayLoad = false
llvm vssubu.vv: mayStore = false
sail vssubu.vv: mayStore = false

Report: vssubu.vx
llvm: vssubu.vx "vd" "vs2" "rs1" "vm"
sail: vssubu.vx "vd" "vs2" "rs1" "vm"
sail vssubu.vx: v0 - implicit in
vssubu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vssubu.vx: mayLoad = false
sail vssubu.vx: mayLoad = false
llvm vssubu.vx: mayStore = false
sail vssubu.vx: mayStore = false

Report: vsub.vv
llvm: vsub.vv "vd" "vs2" "vs1" "vm"
sail: vsub.vv "vd" "vs2" "vs1" "vm"
sail vsub.vv: v0 - implicit in
vsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsub.vv: mayLoad = false
sail vsub.vv: mayLoad = false
llvm vsub.vv: mayStore = false
sail vsub.vv: mayStore = false

Report: vsub.vx
llvm: vsub.vx "vd" "vs2" "rs1" "vm"
sail: vsub.vx "vd" "vs2" "rs1" "vm"
sail vsub.vx: v0 - implicit in
vsub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsub.vx: mayLoad = false
sail vsub.vx: mayLoad = false
llvm vsub.vx: mayStore = false
sail vsub.vx: mayStore = false

Report: vsuxei16.v
llvm: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail vsuxei16.v: v0 - implicit in
vsuxei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxei16.v: mayLoad = false
sail vsuxei16.v: mayLoad = false
llvm vsuxei16.v: mayStore = true
sail vsuxei16.v: mayStore = true

Report: vsuxei32.v
llvm: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail vsuxei32.v: v0 - implicit in
vsuxei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxei32.v: mayLoad = false
sail vsuxei32.v: mayLoad = false
llvm vsuxei32.v: mayStore = true
sail vsuxei32.v: mayStore = true

Report: vsuxei64.v
llvm: vsuxei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei64.v "vs3" "rs1" "vs2" "vm"
sail vsuxei64.v: v0 - implicit in
vsuxei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxei64.v: mayLoad = false
sail vsuxei64.v: mayLoad = false
llvm vsuxei64.v: mayStore = true
sail vsuxei64.v: mayStore = true

Report: vsuxei8.v
llvm: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail vsuxei8.v: v0 - implicit in
vsuxei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxei8.v: mayLoad = false
sail vsuxei8.v: mayLoad = false
llvm vsuxei8.v: mayStore = true
sail vsuxei8.v: mayStore = true

Report: vsuxseg2ei16.v
llvm: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg2ei16.v: v0 - implicit in
vsuxseg2ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg2ei16.v: mayLoad = false
sail vsuxseg2ei16.v: mayLoad = false
llvm vsuxseg2ei16.v: mayStore = true
sail vsuxseg2ei16.v: mayStore = true

Report: vsuxseg2ei32.v
llvm: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg2ei32.v: v0 - implicit in
vsuxseg2ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg2ei32.v: mayLoad = false
sail vsuxseg2ei32.v: mayLoad = false
llvm vsuxseg2ei32.v: mayStore = true
sail vsuxseg2ei32.v: mayStore = true

Report: vsuxseg2ei64.v
llvm: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg2ei64.v: v0 - implicit in
vsuxseg2ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg2ei64.v: mayLoad = false
sail vsuxseg2ei64.v: mayLoad = false
llvm vsuxseg2ei64.v: mayStore = true
sail vsuxseg2ei64.v: mayStore = true

Report: vsuxseg2ei8.v
llvm: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg2ei8.v: v0 - implicit in
vsuxseg2ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg2ei8.v: mayLoad = false
sail vsuxseg2ei8.v: mayLoad = false
llvm vsuxseg2ei8.v: mayStore = true
sail vsuxseg2ei8.v: mayStore = true

Report: vsuxseg3ei16.v
llvm: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg3ei16.v: v0 - implicit in
vsuxseg3ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg3ei16.v: mayLoad = false
sail vsuxseg3ei16.v: mayLoad = false
llvm vsuxseg3ei16.v: mayStore = true
sail vsuxseg3ei16.v: mayStore = true

Report: vsuxseg3ei32.v
llvm: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg3ei32.v: v0 - implicit in
vsuxseg3ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg3ei32.v: mayLoad = false
sail vsuxseg3ei32.v: mayLoad = false
llvm vsuxseg3ei32.v: mayStore = true
sail vsuxseg3ei32.v: mayStore = true

Report: vsuxseg3ei64.v
llvm: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg3ei64.v: v0 - implicit in
vsuxseg3ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg3ei64.v: mayLoad = false
sail vsuxseg3ei64.v: mayLoad = false
llvm vsuxseg3ei64.v: mayStore = true
sail vsuxseg3ei64.v: mayStore = true

Report: vsuxseg3ei8.v
llvm: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg3ei8.v: v0 - implicit in
vsuxseg3ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg3ei8.v: mayLoad = false
sail vsuxseg3ei8.v: mayLoad = false
llvm vsuxseg3ei8.v: mayStore = true
sail vsuxseg3ei8.v: mayStore = true

Report: vsuxseg4ei16.v
llvm: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg4ei16.v: v0 - implicit in
vsuxseg4ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg4ei16.v: mayLoad = false
sail vsuxseg4ei16.v: mayLoad = false
llvm vsuxseg4ei16.v: mayStore = true
sail vsuxseg4ei16.v: mayStore = true

Report: vsuxseg4ei32.v
llvm: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg4ei32.v: v0 - implicit in
vsuxseg4ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg4ei32.v: mayLoad = false
sail vsuxseg4ei32.v: mayLoad = false
llvm vsuxseg4ei32.v: mayStore = true
sail vsuxseg4ei32.v: mayStore = true

Report: vsuxseg4ei64.v
llvm: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg4ei64.v: v0 - implicit in
vsuxseg4ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg4ei64.v: mayLoad = false
sail vsuxseg4ei64.v: mayLoad = false
llvm vsuxseg4ei64.v: mayStore = true
sail vsuxseg4ei64.v: mayStore = true

Report: vsuxseg4ei8.v
llvm: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg4ei8.v: v0 - implicit in
vsuxseg4ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg4ei8.v: mayLoad = false
sail vsuxseg4ei8.v: mayLoad = false
llvm vsuxseg4ei8.v: mayStore = true
sail vsuxseg4ei8.v: mayStore = true

Report: vsuxseg5ei16.v
llvm: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg5ei16.v: v0 - implicit in
vsuxseg5ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg5ei16.v: mayLoad = false
sail vsuxseg5ei16.v: mayLoad = false
llvm vsuxseg5ei16.v: mayStore = true
sail vsuxseg5ei16.v: mayStore = true

Report: vsuxseg5ei32.v
llvm: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg5ei32.v: v0 - implicit in
vsuxseg5ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg5ei32.v: mayLoad = false
sail vsuxseg5ei32.v: mayLoad = false
llvm vsuxseg5ei32.v: mayStore = true
sail vsuxseg5ei32.v: mayStore = true

Report: vsuxseg5ei64.v
llvm: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg5ei64.v: v0 - implicit in
vsuxseg5ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg5ei64.v: mayLoad = false
sail vsuxseg5ei64.v: mayLoad = false
llvm vsuxseg5ei64.v: mayStore = true
sail vsuxseg5ei64.v: mayStore = true

Report: vsuxseg5ei8.v
llvm: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg5ei8.v: v0 - implicit in
vsuxseg5ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg5ei8.v: mayLoad = false
sail vsuxseg5ei8.v: mayLoad = false
llvm vsuxseg5ei8.v: mayStore = true
sail vsuxseg5ei8.v: mayStore = true

Report: vsuxseg6ei16.v
llvm: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg6ei16.v: v0 - implicit in
vsuxseg6ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg6ei16.v: mayLoad = false
sail vsuxseg6ei16.v: mayLoad = false
llvm vsuxseg6ei16.v: mayStore = true
sail vsuxseg6ei16.v: mayStore = true

Report: vsuxseg6ei32.v
llvm: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg6ei32.v: v0 - implicit in
vsuxseg6ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg6ei32.v: mayLoad = false
sail vsuxseg6ei32.v: mayLoad = false
llvm vsuxseg6ei32.v: mayStore = true
sail vsuxseg6ei32.v: mayStore = true

Report: vsuxseg6ei64.v
llvm: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg6ei64.v: v0 - implicit in
vsuxseg6ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg6ei64.v: mayLoad = false
sail vsuxseg6ei64.v: mayLoad = false
llvm vsuxseg6ei64.v: mayStore = true
sail vsuxseg6ei64.v: mayStore = true

Report: vsuxseg6ei8.v
llvm: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg6ei8.v: v0 - implicit in
vsuxseg6ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg6ei8.v: mayLoad = false
sail vsuxseg6ei8.v: mayLoad = false
llvm vsuxseg6ei8.v: mayStore = true
sail vsuxseg6ei8.v: mayStore = true

Report: vsuxseg7ei16.v
llvm: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg7ei16.v: v0 - implicit in
vsuxseg7ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg7ei16.v: mayLoad = false
sail vsuxseg7ei16.v: mayLoad = false
llvm vsuxseg7ei16.v: mayStore = true
sail vsuxseg7ei16.v: mayStore = true

Report: vsuxseg7ei32.v
llvm: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg7ei32.v: v0 - implicit in
vsuxseg7ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg7ei32.v: mayLoad = false
sail vsuxseg7ei32.v: mayLoad = false
llvm vsuxseg7ei32.v: mayStore = true
sail vsuxseg7ei32.v: mayStore = true

Report: vsuxseg7ei64.v
llvm: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg7ei64.v: v0 - implicit in
vsuxseg7ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg7ei64.v: mayLoad = false
sail vsuxseg7ei64.v: mayLoad = false
llvm vsuxseg7ei64.v: mayStore = true
sail vsuxseg7ei64.v: mayStore = true

Report: vsuxseg7ei8.v
llvm: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg7ei8.v: v0 - implicit in
vsuxseg7ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg7ei8.v: mayLoad = false
sail vsuxseg7ei8.v: mayLoad = false
llvm vsuxseg7ei8.v: mayStore = true
sail vsuxseg7ei8.v: mayStore = true

Report: vsuxseg8ei16.v
llvm: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg8ei16.v: v0 - implicit in
vsuxseg8ei16.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg8ei16.v: mayLoad = false
sail vsuxseg8ei16.v: mayLoad = false
llvm vsuxseg8ei16.v: mayStore = true
sail vsuxseg8ei16.v: mayStore = true

Report: vsuxseg8ei32.v
llvm: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg8ei32.v: v0 - implicit in
vsuxseg8ei32.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg8ei32.v: mayLoad = false
sail vsuxseg8ei32.v: mayLoad = false
llvm vsuxseg8ei32.v: mayStore = true
sail vsuxseg8ei32.v: mayStore = true

Report: vsuxseg8ei64.v
llvm: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg8ei64.v: v0 - implicit in
vsuxseg8ei64.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg8ei64.v: mayLoad = false
sail vsuxseg8ei64.v: mayLoad = false
llvm vsuxseg8ei64.v: mayStore = true
sail vsuxseg8ei64.v: mayStore = true

Report: vsuxseg8ei8.v
llvm: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail vsuxseg8ei8.v: v0 - implicit in
vsuxseg8ei8.v: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg8ei8.v: mayLoad = false
sail vsuxseg8ei8.v: mayLoad = false
llvm vsuxseg8ei8.v: mayStore = true
sail vsuxseg8ei8.v: mayStore = true

Report: vwadd.vv
llvm: vwadd.vv "vd" "vs2" "vs1" "vm"
sail: vwadd.vv "vd" "vs2" "vs1" "vm"
sail vwadd.vv: v0 - implicit in
vwadd.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwadd.vv: mayLoad = false
sail vwadd.vv: mayLoad = false
llvm vwadd.vv: mayStore = false
sail vwadd.vv: mayStore = false

Report: vwadd.vx
llvm: vwadd.vx "vd" "vs2" "rs1" "vm"
sail: vwadd.vx "vd" "vs2" "rs1" "vm"
sail vwadd.vx: v0 - implicit in
vwadd.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwadd.vx: mayLoad = false
sail vwadd.vx: mayLoad = false
llvm vwadd.vx: mayStore = false
sail vwadd.vx: mayStore = false

Report: vwadd.wv
llvm: vwadd.wv "vd" "vs2" "vs1" "vm"
sail: vwadd.wv "vd" "vs2" "vs1" "vm"
sail vwadd.wv: v0 - implicit in
vwadd.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwadd.wv: mayLoad = false
sail vwadd.wv: mayLoad = false
llvm vwadd.wv: mayStore = false
sail vwadd.wv: mayStore = false

Report: vwadd.wx
llvm: vwadd.wx "vd" "vs2" "rs1" "vm"
sail: vwadd.wx "vd" "vs2" "rs1" "vm"
sail vwadd.wx: v0 - implicit in
vwadd.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwadd.wx: mayLoad = false
sail vwadd.wx: mayLoad = false
llvm vwadd.wx: mayStore = false
sail vwadd.wx: mayStore = false

Report: vwaddu.vv
llvm: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail vwaddu.vv: v0 - implicit in
vwaddu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwaddu.vv: mayLoad = false
sail vwaddu.vv: mayLoad = false
llvm vwaddu.vv: mayStore = false
sail vwaddu.vv: mayStore = false

Report: vwaddu.vx
llvm: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail vwaddu.vx: v0 - implicit in
vwaddu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwaddu.vx: mayLoad = false
sail vwaddu.vx: mayLoad = false
llvm vwaddu.vx: mayStore = false
sail vwaddu.vx: mayStore = false

Report: vwaddu.wv
llvm: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail vwaddu.wv: v0 - implicit in
vwaddu.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwaddu.wv: mayLoad = false
sail vwaddu.wv: mayLoad = false
llvm vwaddu.wv: mayStore = false
sail vwaddu.wv: mayStore = false

Report: vwaddu.wx
llvm: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail vwaddu.wx: v0 - implicit in
vwaddu.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwaddu.wx: mayLoad = false
sail vwaddu.wx: mayLoad = false
llvm vwaddu.wx: mayStore = false
sail vwaddu.wx: mayStore = false

Report: vwmacc.vv
llvm: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail vwmacc.vv: v0 - implicit in
vwmacc.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vwmacc.vv: mayLoad = false
sail vwmacc.vv: mayLoad = false
llvm vwmacc.vv: mayStore = false
sail vwmacc.vv: mayStore = false

Report: vwmacc.vx
llvm: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail vwmacc.vx: v0 - implicit in
vwmacc.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vwmacc.vx: mayLoad = false
sail vwmacc.vx: mayLoad = false
llvm vwmacc.vx: mayStore = false
sail vwmacc.vx: mayStore = false

Report: vwmaccsu.vv
llvm: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail vwmaccsu.vv: v0 - implicit in
vwmaccsu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vwmaccsu.vv: mayLoad = false
sail vwmaccsu.vv: mayLoad = false
llvm vwmaccsu.vv: mayStore = false
sail vwmaccsu.vv: mayStore = false

Report: vwmaccsu.vx
llvm: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail vwmaccsu.vx: v0 - implicit in
vwmaccsu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vwmaccsu.vx: mayLoad = false
sail vwmaccsu.vx: mayLoad = false
llvm vwmaccsu.vx: mayStore = false
sail vwmaccsu.vx: mayStore = false

Report: vwmaccu.vv
llvm: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail vwmaccu.vv: v0 - implicit in
vwmaccu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vwmaccu.vv: mayLoad = false
sail vwmaccu.vv: mayLoad = false
llvm vwmaccu.vv: mayStore = false
sail vwmaccu.vv: mayStore = false

Report: vwmaccu.vx
llvm: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail vwmaccu.vx: v0 - implicit in
vwmaccu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vwmaccu.vx: mayLoad = false
sail vwmaccu.vx: mayLoad = false
llvm vwmaccu.vx: mayStore = false
sail vwmaccu.vx: mayStore = false

Report: vwmaccus.vx
llvm: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail vwmaccus.vx: v0 - implicit in
vwmaccus.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vwmaccus.vx: mayLoad = false
sail vwmaccus.vx: mayLoad = false
llvm vwmaccus.vx: mayStore = false
sail vwmaccus.vx: mayStore = false

Report: vwmul.vv
llvm: vwmul.vv "vd" "vs2" "vs1" "vm"
sail: vwmul.vv "vd" "vs2" "vs1" "vm"
sail vwmul.vv: v0 - implicit in
vwmul.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmul.vv: mayLoad = false
sail vwmul.vv: mayLoad = false
llvm vwmul.vv: mayStore = false
sail vwmul.vv: mayStore = false

Report: vwmul.vx
llvm: vwmul.vx "vd" "vs2" "rs1" "vm"
sail: vwmul.vx "vd" "vs2" "rs1" "vm"
sail vwmul.vx: v0 - implicit in
vwmul.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmul.vx: mayLoad = false
sail vwmul.vx: mayLoad = false
llvm vwmul.vx: mayStore = false
sail vwmul.vx: mayStore = false

Report: vwmulsu.vv
llvm: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail vwmulsu.vv: v0 - implicit in
vwmulsu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmulsu.vv: mayLoad = false
sail vwmulsu.vv: mayLoad = false
llvm vwmulsu.vv: mayStore = false
sail vwmulsu.vv: mayStore = false

Report: vwmulsu.vx
llvm: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail vwmulsu.vx: v0 - implicit in
vwmulsu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmulsu.vx: mayLoad = false
sail vwmulsu.vx: mayLoad = false
llvm vwmulsu.vx: mayStore = false
sail vwmulsu.vx: mayStore = false

Report: vwmulu.vv
llvm: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail vwmulu.vv: v0 - implicit in
vwmulu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmulu.vv: mayLoad = false
sail vwmulu.vv: mayLoad = false
llvm vwmulu.vv: mayStore = false
sail vwmulu.vv: mayStore = false

Report: vwmulu.vx
llvm: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail vwmulu.vx: v0 - implicit in
vwmulu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmulu.vx: mayLoad = false
sail vwmulu.vx: mayLoad = false
llvm vwmulu.vx: mayStore = false
sail vwmulu.vx: mayStore = false

Report: vwredsum.vs
llvm: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail vwredsum.vs: v0 - implicit in
vwredsum.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwredsum.vs: mayLoad = false
sail vwredsum.vs: mayLoad = false
llvm vwredsum.vs: mayStore = false
sail vwredsum.vs: mayStore = false

Report: vwredsumu.vs
llvm: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail vwredsumu.vs: v0 - implicit in
vwredsumu.vs: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwredsumu.vs: mayLoad = false
sail vwredsumu.vs: mayLoad = false
llvm vwredsumu.vs: mayStore = false
sail vwredsumu.vs: mayStore = false

Report: vwsub.vv
llvm: vwsub.vv "vd" "vs2" "vs1" "vm"
sail: vwsub.vv "vd" "vs2" "vs1" "vm"
sail vwsub.vv: v0 - implicit in
vwsub.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsub.vv: mayLoad = false
sail vwsub.vv: mayLoad = false
llvm vwsub.vv: mayStore = false
sail vwsub.vv: mayStore = false

Report: vwsub.vx
llvm: vwsub.vx "vd" "vs2" "rs1" "vm"
sail: vwsub.vx "vd" "vs2" "rs1" "vm"
sail vwsub.vx: v0 - implicit in
vwsub.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsub.vx: mayLoad = false
sail vwsub.vx: mayLoad = false
llvm vwsub.vx: mayStore = false
sail vwsub.vx: mayStore = false

Report: vwsub.wv
llvm: vwsub.wv "vd" "vs2" "vs1" "vm"
sail: vwsub.wv "vd" "vs2" "vs1" "vm"
sail vwsub.wv: v0 - implicit in
vwsub.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsub.wv: mayLoad = false
sail vwsub.wv: mayLoad = false
llvm vwsub.wv: mayStore = false
sail vwsub.wv: mayStore = false

Report: vwsub.wx
llvm: vwsub.wx "vd" "vs2" "rs1" "vm"
sail: vwsub.wx "vd" "vs2" "rs1" "vm"
sail vwsub.wx: v0 - implicit in
vwsub.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsub.wx: mayLoad = false
sail vwsub.wx: mayLoad = false
llvm vwsub.wx: mayStore = false
sail vwsub.wx: mayStore = false

Report: vwsubu.vv
llvm: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail vwsubu.vv: v0 - implicit in
vwsubu.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsubu.vv: mayLoad = false
sail vwsubu.vv: mayLoad = false
llvm vwsubu.vv: mayStore = false
sail vwsubu.vv: mayStore = false

Report: vwsubu.vx
llvm: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail vwsubu.vx: v0 - implicit in
vwsubu.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsubu.vx: mayLoad = false
sail vwsubu.vx: mayLoad = false
llvm vwsubu.vx: mayStore = false
sail vwsubu.vx: mayStore = false

Report: vwsubu.wv
llvm: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail vwsubu.wv: v0 - implicit in
vwsubu.wv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsubu.wv: mayLoad = false
sail vwsubu.wv: mayLoad = false
llvm vwsubu.wv: mayStore = false
sail vwsubu.wv: mayStore = false

Report: vwsubu.wx
llvm: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail vwsubu.wx: v0 - implicit in
vwsubu.wx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsubu.wx: mayLoad = false
sail vwsubu.wx: mayLoad = false
llvm vwsubu.wx: mayStore = false
sail vwsubu.wx: mayStore = false

Report: vxor.vi
llvm: vxor.vi "vd" "vs2" "imm" "vm"
sail: vxor.vi "vd" "vs2" "simm" "vm"
sail vxor.vi: v0 - implicit in
vxor.vi: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vxor.vi: mayLoad = false
sail vxor.vi: mayLoad = false
llvm vxor.vi: mayStore = false
sail vxor.vi: mayStore = false

Report: vxor.vv
llvm: vxor.vv "vd" "vs2" "vs1" "vm"
sail: vxor.vv "vd" "vs2" "vs1" "vm"
sail vxor.vv: v0 - implicit in
vxor.vv: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vxor.vv: mayLoad = false
sail vxor.vv: mayLoad = false
llvm vxor.vv: mayStore = false
sail vxor.vv: mayStore = false

Report: vxor.vx
llvm: vxor.vx "vd" "vs2" "rs1" "vm"
sail: vxor.vx "vd" "vs2" "rs1" "vm"
sail vxor.vx: v0 - implicit in
vxor.vx: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vxor.vx: mayLoad = false
sail vxor.vx: mayLoad = false
llvm vxor.vx: mayStore = false
sail vxor.vx: mayStore = false

Report: vzext.vf2
llvm: vzext.vf2 "vd" "vs2" "vm"
sail: vzext.vf2 "vd" "vs2" "vm"
sail vzext.vf2: v0 - implicit in
vzext.vf2: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vzext.vf2: mayLoad = false
sail vzext.vf2: mayLoad = false
llvm vzext.vf2: mayStore = false
sail vzext.vf2: mayStore = false

Report: vzext.vf4
llvm: vzext.vf4 "vd" "vs2" "vm"
sail: vzext.vf4 "vd" "vs2" "vm"
sail vzext.vf4: v0 - implicit in
vzext.vf4: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vzext.vf4: mayLoad = false
sail vzext.vf4: mayLoad = false
llvm vzext.vf4: mayStore = false
sail vzext.vf4: mayStore = false

Report: vzext.vf8
llvm: vzext.vf8 "vd" "vs2" "vm"
sail: vzext.vf8 "vd" "vs2" "vm"
sail vzext.vf8: v0 - implicit in
vzext.vf8: Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vzext.vf8: mayLoad = false
sail vzext.vf8: mayLoad = false
llvm vzext.vf8: mayStore = false
sail vzext.vf8: mayStore = false

Report: wfi
llvm: wfi 
sail: wfi 
llvm wfi: rs1 - implicit in
llvm wfi: rs2 - implicit in
wfi: Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm wfi: mayLoad = false
sail wfi: mayLoad = false
llvm wfi: mayStore = false
sail wfi: mayStore = false

Report: xnor
llvm: xnor "rd" "rs1" "rs2"
sail: xnor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ursub8: mayLoad = false
sail ursub8: mayLoad = false
llvm ursub8: mayStore = false
sail ursub8: mayStore = false

Report: ursubw
llvm: ursubw "rd" "rs1" "rs2"
sail: ursubw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ursubw: mayLoad = false
sail ursubw: mayLoad = false
llvm ursubw: mayStore = false
sail ursubw: mayStore = false

Report: zunpkd810
llvm: zunpkd810 "rd" "rs1"
sail: zunpkd810 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd810: mayLoad = false
sail zunpkd810: mayLoad = false
llvm zunpkd810: mayStore = false
sail zunpkd810: mayStore = false

Report: zunpkd820
llvm: zunpkd820 "rd" "rs1"
sail: zunpkd820 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd820: mayLoad = false
sail zunpkd820: mayLoad = false
llvm zunpkd820: mayStore = false
sail zunpkd820: mayStore = false

Report: zunpkd830
llvm: zunpkd830 "rd" "rs1"
sail: zunpkd830 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd830: mayLoad = false
sail zunpkd830: mayLoad = false
llvm zunpkd830: mayStore = false
sail zunpkd830: mayStore = false

Report: zunpkd831
llvm: zunpkd831 "rd" "rs1"
sail: zunpkd831 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd831: mayLoad = false
sail zunpkd831: mayLoad = false
llvm zunpkd831: mayStore = false
sail zunpkd831: mayStore = false

Report: zip
llvm: zip "rd" "rs1"
sail: zip "rd" "rs1"
zip: Different number of outs
zip: Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zunpkd832: mayLoad = false
sail zunpkd832: mayLoad = false
llvm zunpkd832: mayStore = false
sail zunpkd832: mayStore = false

