// Seed: 994979841
module module_0 (
    input tri id_0,
    output wor id_1,
    output tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri0 id_6,
    output wor id_7,
    input tri0 id_8
    , id_22,
    output tri0 id_9,
    output tri0 id_10,
    input wand id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wor id_14,
    output uwire id_15,
    output wand id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri0 id_19,
    input wire id_20
);
  assign id_16 = id_8;
  wire module_0;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    inout wor id_2,
    output tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    input wand id_10,
    input wand id_11
    , id_21,
    output uwire id_12,
    input tri0 id_13,
    output supply1 id_14,
    input wand id_15,
    input wand id_16,
    input supply0 id_17,
    output tri id_18,
    input uwire id_19
);
  assign id_18 = id_2;
  module_0(
      id_19,
      id_18,
      id_14,
      id_8,
      id_19,
      id_3,
      id_6,
      id_18,
      id_15,
      id_2,
      id_12,
      id_15,
      id_18,
      id_13,
      id_10,
      id_2,
      id_12,
      id_7,
      id_1,
      id_8,
      id_8
  );
endmodule
