.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* XBEE_CTS */
.set XBEE_CTS__0__MASK, 0x10
.set XBEE_CTS__0__PC, CYREG_PRT4_PC4
.set XBEE_CTS__0__PORT, 4
.set XBEE_CTS__0__SHIFT, 4
.set XBEE_CTS__AG, CYREG_PRT4_AG
.set XBEE_CTS__AMUX, CYREG_PRT4_AMUX
.set XBEE_CTS__BIE, CYREG_PRT4_BIE
.set XBEE_CTS__BIT_MASK, CYREG_PRT4_BIT_MASK
.set XBEE_CTS__BYP, CYREG_PRT4_BYP
.set XBEE_CTS__CTL, CYREG_PRT4_CTL
.set XBEE_CTS__DM0, CYREG_PRT4_DM0
.set XBEE_CTS__DM1, CYREG_PRT4_DM1
.set XBEE_CTS__DM2, CYREG_PRT4_DM2
.set XBEE_CTS__DR, CYREG_PRT4_DR
.set XBEE_CTS__INP_DIS, CYREG_PRT4_INP_DIS
.set XBEE_CTS__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set XBEE_CTS__LCD_EN, CYREG_PRT4_LCD_EN
.set XBEE_CTS__MASK, 0x10
.set XBEE_CTS__PORT, 4
.set XBEE_CTS__PRT, CYREG_PRT4_PRT
.set XBEE_CTS__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set XBEE_CTS__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set XBEE_CTS__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set XBEE_CTS__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set XBEE_CTS__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set XBEE_CTS__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set XBEE_CTS__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set XBEE_CTS__PS, CYREG_PRT4_PS
.set XBEE_CTS__SHIFT, 4
.set XBEE_CTS__SLW, CYREG_PRT4_SLW

/* XBEE_RESET */
.set XBEE_RESET__0__MASK, 0x10
.set XBEE_RESET__0__PC, CYREG_PRT0_PC4
.set XBEE_RESET__0__PORT, 0
.set XBEE_RESET__0__SHIFT, 4
.set XBEE_RESET__AG, CYREG_PRT0_AG
.set XBEE_RESET__AMUX, CYREG_PRT0_AMUX
.set XBEE_RESET__BIE, CYREG_PRT0_BIE
.set XBEE_RESET__BIT_MASK, CYREG_PRT0_BIT_MASK
.set XBEE_RESET__BYP, CYREG_PRT0_BYP
.set XBEE_RESET__CTL, CYREG_PRT0_CTL
.set XBEE_RESET__DM0, CYREG_PRT0_DM0
.set XBEE_RESET__DM1, CYREG_PRT0_DM1
.set XBEE_RESET__DM2, CYREG_PRT0_DM2
.set XBEE_RESET__DR, CYREG_PRT0_DR
.set XBEE_RESET__INP_DIS, CYREG_PRT0_INP_DIS
.set XBEE_RESET__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set XBEE_RESET__LCD_EN, CYREG_PRT0_LCD_EN
.set XBEE_RESET__MASK, 0x10
.set XBEE_RESET__PORT, 0
.set XBEE_RESET__PRT, CYREG_PRT0_PRT
.set XBEE_RESET__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set XBEE_RESET__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set XBEE_RESET__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set XBEE_RESET__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set XBEE_RESET__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set XBEE_RESET__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set XBEE_RESET__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set XBEE_RESET__PS, CYREG_PRT0_PS
.set XBEE_RESET__SHIFT, 4
.set XBEE_RESET__SLW, CYREG_PRT0_SLW

/* XBEE_RTS */
.set XBEE_RTS__0__MASK, 0x40
.set XBEE_RTS__0__PC, CYREG_PRT4_PC6
.set XBEE_RTS__0__PORT, 4
.set XBEE_RTS__0__SHIFT, 6
.set XBEE_RTS__AG, CYREG_PRT4_AG
.set XBEE_RTS__AMUX, CYREG_PRT4_AMUX
.set XBEE_RTS__BIE, CYREG_PRT4_BIE
.set XBEE_RTS__BIT_MASK, CYREG_PRT4_BIT_MASK
.set XBEE_RTS__BYP, CYREG_PRT4_BYP
.set XBEE_RTS__CTL, CYREG_PRT4_CTL
.set XBEE_RTS__DM0, CYREG_PRT4_DM0
.set XBEE_RTS__DM1, CYREG_PRT4_DM1
.set XBEE_RTS__DM2, CYREG_PRT4_DM2
.set XBEE_RTS__DR, CYREG_PRT4_DR
.set XBEE_RTS__INP_DIS, CYREG_PRT4_INP_DIS
.set XBEE_RTS__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set XBEE_RTS__LCD_EN, CYREG_PRT4_LCD_EN
.set XBEE_RTS__MASK, 0x40
.set XBEE_RTS__PORT, 4
.set XBEE_RTS__PRT, CYREG_PRT4_PRT
.set XBEE_RTS__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set XBEE_RTS__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set XBEE_RTS__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set XBEE_RTS__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set XBEE_RTS__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set XBEE_RTS__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set XBEE_RTS__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set XBEE_RTS__PS, CYREG_PRT4_PS
.set XBEE_RTS__SHIFT, 6
.set XBEE_RTS__SLW, CYREG_PRT4_SLW

/* XBEE_RX */
.set XBEE_RX__0__MASK, 0x80
.set XBEE_RX__0__PC, CYREG_PRT0_PC7
.set XBEE_RX__0__PORT, 0
.set XBEE_RX__0__SHIFT, 7
.set XBEE_RX__AG, CYREG_PRT0_AG
.set XBEE_RX__AMUX, CYREG_PRT0_AMUX
.set XBEE_RX__BIE, CYREG_PRT0_BIE
.set XBEE_RX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set XBEE_RX__BYP, CYREG_PRT0_BYP
.set XBEE_RX__CTL, CYREG_PRT0_CTL
.set XBEE_RX__DM0, CYREG_PRT0_DM0
.set XBEE_RX__DM1, CYREG_PRT0_DM1
.set XBEE_RX__DM2, CYREG_PRT0_DM2
.set XBEE_RX__DR, CYREG_PRT0_DR
.set XBEE_RX__INP_DIS, CYREG_PRT0_INP_DIS
.set XBEE_RX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set XBEE_RX__LCD_EN, CYREG_PRT0_LCD_EN
.set XBEE_RX__MASK, 0x80
.set XBEE_RX__PORT, 0
.set XBEE_RX__PRT, CYREG_PRT0_PRT
.set XBEE_RX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set XBEE_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set XBEE_RX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set XBEE_RX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set XBEE_RX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set XBEE_RX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set XBEE_RX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set XBEE_RX__PS, CYREG_PRT0_PS
.set XBEE_RX__SHIFT, 7
.set XBEE_RX__SLW, CYREG_PRT0_SLW

/* XBEE_RX_INT */
.set XBEE_RX_INT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set XBEE_RX_INT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set XBEE_RX_INT__INTC_MASK, 0x01
.set XBEE_RX_INT__INTC_NUMBER, 0
.set XBEE_RX_INT__INTC_PRIOR_NUM, 7
.set XBEE_RX_INT__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set XBEE_RX_INT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set XBEE_RX_INT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* XBEE_SLEEP_RQ */
.set XBEE_SLEEP_RQ__0__MASK, 0x01
.set XBEE_SLEEP_RQ__0__PC, CYREG_PRT0_PC0
.set XBEE_SLEEP_RQ__0__PORT, 0
.set XBEE_SLEEP_RQ__0__SHIFT, 0
.set XBEE_SLEEP_RQ__AG, CYREG_PRT0_AG
.set XBEE_SLEEP_RQ__AMUX, CYREG_PRT0_AMUX
.set XBEE_SLEEP_RQ__BIE, CYREG_PRT0_BIE
.set XBEE_SLEEP_RQ__BIT_MASK, CYREG_PRT0_BIT_MASK
.set XBEE_SLEEP_RQ__BYP, CYREG_PRT0_BYP
.set XBEE_SLEEP_RQ__CTL, CYREG_PRT0_CTL
.set XBEE_SLEEP_RQ__DM0, CYREG_PRT0_DM0
.set XBEE_SLEEP_RQ__DM1, CYREG_PRT0_DM1
.set XBEE_SLEEP_RQ__DM2, CYREG_PRT0_DM2
.set XBEE_SLEEP_RQ__DR, CYREG_PRT0_DR
.set XBEE_SLEEP_RQ__INP_DIS, CYREG_PRT0_INP_DIS
.set XBEE_SLEEP_RQ__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set XBEE_SLEEP_RQ__LCD_EN, CYREG_PRT0_LCD_EN
.set XBEE_SLEEP_RQ__MASK, 0x01
.set XBEE_SLEEP_RQ__PORT, 0
.set XBEE_SLEEP_RQ__PRT, CYREG_PRT0_PRT
.set XBEE_SLEEP_RQ__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set XBEE_SLEEP_RQ__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set XBEE_SLEEP_RQ__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set XBEE_SLEEP_RQ__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set XBEE_SLEEP_RQ__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set XBEE_SLEEP_RQ__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set XBEE_SLEEP_RQ__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set XBEE_SLEEP_RQ__PS, CYREG_PRT0_PS
.set XBEE_SLEEP_RQ__SHIFT, 0
.set XBEE_SLEEP_RQ__SLW, CYREG_PRT0_SLW

/* XBEE_TX */
.set XBEE_TX__0__MASK, 0x20
.set XBEE_TX__0__PC, CYREG_PRT0_PC5
.set XBEE_TX__0__PORT, 0
.set XBEE_TX__0__SHIFT, 5
.set XBEE_TX__AG, CYREG_PRT0_AG
.set XBEE_TX__AMUX, CYREG_PRT0_AMUX
.set XBEE_TX__BIE, CYREG_PRT0_BIE
.set XBEE_TX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set XBEE_TX__BYP, CYREG_PRT0_BYP
.set XBEE_TX__CTL, CYREG_PRT0_CTL
.set XBEE_TX__DM0, CYREG_PRT0_DM0
.set XBEE_TX__DM1, CYREG_PRT0_DM1
.set XBEE_TX__DM2, CYREG_PRT0_DM2
.set XBEE_TX__DR, CYREG_PRT0_DR
.set XBEE_TX__INP_DIS, CYREG_PRT0_INP_DIS
.set XBEE_TX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set XBEE_TX__LCD_EN, CYREG_PRT0_LCD_EN
.set XBEE_TX__MASK, 0x20
.set XBEE_TX__PORT, 0
.set XBEE_TX__PRT, CYREG_PRT0_PRT
.set XBEE_TX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set XBEE_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set XBEE_TX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set XBEE_TX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set XBEE_TX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set XBEE_TX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set XBEE_TX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set XBEE_TX__PS, CYREG_PRT0_PS
.set XBEE_TX__SHIFT, 5
.set XBEE_TX__SLW, CYREG_PRT0_SLW

/* XBEE_UART_BUART */
.set XBEE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set XBEE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set XBEE_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set XBEE_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set XBEE_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set XBEE_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set XBEE_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set XBEE_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set XBEE_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set XBEE_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set XBEE_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set XBEE_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set XBEE_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set XBEE_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set XBEE_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set XBEE_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set XBEE_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set XBEE_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set XBEE_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set XBEE_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set XBEE_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set XBEE_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set XBEE_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set XBEE_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set XBEE_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set XBEE_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set XBEE_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set XBEE_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set XBEE_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set XBEE_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set XBEE_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set XBEE_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set XBEE_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set XBEE_UART_BUART_sRX_RxSts__3__POS, 3
.set XBEE_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set XBEE_UART_BUART_sRX_RxSts__4__POS, 4
.set XBEE_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set XBEE_UART_BUART_sRX_RxSts__5__POS, 5
.set XBEE_UART_BUART_sRX_RxSts__MASK, 0x38
.set XBEE_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set XBEE_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set XBEE_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB03_A0
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB03_A1
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB03_D0
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB03_D1
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB03_F0
.set XBEE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB03_F1
.set XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set XBEE_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set XBEE_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set XBEE_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set XBEE_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set XBEE_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set XBEE_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set XBEE_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set XBEE_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set XBEE_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set XBEE_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set XBEE_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set XBEE_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set XBEE_UART_BUART_sTX_TxSts__0__POS, 0
.set XBEE_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set XBEE_UART_BUART_sTX_TxSts__1__POS, 1
.set XBEE_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set XBEE_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set XBEE_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set XBEE_UART_BUART_sTX_TxSts__2__POS, 2
.set XBEE_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set XBEE_UART_BUART_sTX_TxSts__3__POS, 3
.set XBEE_UART_BUART_sTX_TxSts__MASK, 0x0F
.set XBEE_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set XBEE_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set XBEE_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB01_ST

/* XBEE_UART_IntClock */
.set XBEE_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set XBEE_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set XBEE_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set XBEE_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set XBEE_UART_IntClock__INDEX, 0x00
.set XBEE_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set XBEE_UART_IntClock__PM_ACT_MSK, 0x01
.set XBEE_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set XBEE_UART_IntClock__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E16C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
