
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12736
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 984.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/top.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detect' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/edge_detect.vhd:45]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/d_ff_rst.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (1#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/d_ff_rst.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detect' (2#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/edge_detect.vhd:45]
INFO: [Synth 8-638] synthesizing module 'stopwatch_seconds' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/stopwatch_seconds.vhd:39]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (3#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_seconds' (4#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/stopwatch_seconds.vhd:39]
INFO: [Synth 8-638] synthesizing module 'stopwatch_seconds2' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/stopwatch_seconds2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_seconds2' (5#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/stopwatch_seconds2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/decoder.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder' (6#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/decoder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'decoder2' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/decoder2.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'decoder2' (7#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/decoder2.vhd:51]
INFO: [Synth 8-638] synthesizing module 'morse_to_8bit_shifter' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/shifter_s.vhd:48]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/shifter_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'morse_to_8bit_shifter' (8#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/shifter_s.vhd:48]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (9#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/sources_1/new/top.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 984.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 984.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 984.707 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 984.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 997.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 997.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 997.539 ; gain = 12.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 997.539 ; gain = 12.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 997.539 ; gain = 12.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 997.539 ; gain = 12.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 997.539 ; gain = 12.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|hex_7seg    | seg_o          | 64x7          | LUT            | 
|top         | hex_7seg/seg_o | 64x7          | LUT            | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 997.539 ; gain = 12.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 997.539 ; gain = 12.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1007.906 ; gain = 23.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1007.906 ; gain = 23.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1007.906 ; gain = 23.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1007.906 ; gain = 23.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1007.906 ; gain = 23.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1007.906 ; gain = 23.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1007.906 ; gain = 23.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     8|
|4     |LUT2   |    12|
|5     |LUT3   |    17|
|6     |LUT4   |    20|
|7     |LUT5   |    19|
|8     |LUT6   |    28|
|9     |FDCE   |    14|
|10    |FDPE   |     2|
|11    |FDRE   |   104|
|12    |IBUF   |     5|
|13    |OBUF   |    15|
|14    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1007.906 ; gain = 23.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.906 ; gain = 10.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1007.906 ; gain = 23.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1016.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1016.746 ; gain = 32.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/Adam/Desktop/FEKT/2nd year/LS/DE1/project_receiver/morse_code_receiver/morse_code_receiver.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  4 21:39:36 2022...
