/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Mar 25 08:46:24 2015
 *                 Full Compile MD5 Checksum  a181250974e98b8143b0ed06018529db
 *                     (minus title and desc)
 *                 MD5 Checksum               168304fdae2d9a925d84016900779a2d
 *
 * Compiled with:  RDB Utility                bvce_generate_hw_reglist.pl
 *                 RDB.pm                     15917
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              ./bvce_generate_hw_reglist.pl
 *                 DVTSWVER                   n/a
 *
 *
 * Spec Versions:  VICE2_CABAC                20100226
 *                 VICE2_CME
 *                 VICE2_DBLK                 00
 *                 VICE2_FME                  00
 *                 VICE2_HA                   00
 *                 VICE2_IMD                  00
 *                 VICE2_INTR2                03
 *                 VICE2_MAU                  0001
 *                 VICE2_MC                   00
 *                 VICE2_REGSET_ARCSS_ADI0    01
 *                 VICE2_REGSET_ARCSS_ADI1    01
 *                 VICE2_REGSET_ARCSS_DCCM    00010002
 *                 VICE2_REGSET_ARCSS_ESS_CTRL 01
 *                 VICE2_REGSET_ARCSS_ESS_FLAG_INTR2 03
 *                 VICE2_REGSET_ARCSS_ESS_P1_INTR2 03
 *                 VICE2_REGSET_ARCSS_HOSTIF  00010002
 *                 VICE2_REGSET_ARCSS_MISC    01
 *                 VICE2_REGSET_MISC          01
 *                 VICE2_RGR_BRIDGE           2
 *                 VICE2_SG                   20100226
 *                 VICE2_VIP                  00
 *                 VICE2_XQ                   00
 *
 * RDB Files:  /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/top/rdb/vice2_blockdef.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_blockdef0.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_blockdef.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_ctrl.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_flag_int.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_intp1.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_dmem.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_hostif.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/top/rdb/vice2_hardware_blockdef.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/vip/rdb/vice2_vip.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/cme/rdb/vice2_cme.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/fme/rdb/vice2_fme.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/mc/rdb/vice2_mc.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/imd/rdb/vice2_imd.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/xq/rdb/vice2_xq.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/ha/rdb/vice2_ha.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/sg/rdb/vice2_sg.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/cabac/rdb/vice2_cabac.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/dblk/rdb/vice2_dblk.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/mau/rdb/vice2_mau.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_adi0.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_blockdef1.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_blockdef.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_ctrl.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_flag_int.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_intp1.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_dmem.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_ess_hostif.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_adi1.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/arcss/rdb/vice2_arcss_misc.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/top/rdb/vice2_misc.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/common/rdb/vice2_common.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/top/rdb/vice2_rgr_bridge.rdb
 *             /projects/crdbe/silver/rdb/bcm7435_b0/current/src/design/vice2/top/rdb/vice2_intr_ctrl2.rdb
 *
 ***************************************************************************/

#include "bvce_platform.h"

const BVCE_Platform_P_Register s_astViceHardwareRegisters[]=
{
#if BDBG_DEBUG_BUILD
/***************************************************************************
 *VICE2_CME_0 - Coarse Motion Estimation Registers
 ***************************************************************************/
	{ 0x00000800, BDBG_STRING("VICE2_CME_0_FW_CONTROL"),	BDBG_STRING("CME Firmware Control") },
	{ 0x00000804, BDBG_STRING("VICE2_CME_0_CONFIG"),	BDBG_STRING("CME Top Configuration") },
	{ 0x00000808, BDBG_STRING("VICE2_CME_0_SEARCH_CONFIG"),	BDBG_STRING("CME Search Control") },
	{ 0x0000080c, BDBG_STRING("VICE2_CME_0_LOW_LATENCY_CONFIG"),	BDBG_STRING("CME Low Latency Control") },
	{ 0x00000810, BDBG_STRING("VICE2_CME_0_PICTURE_SIZE"),	BDBG_STRING("Current and Reference Picture Size in MB") },
	{ 0x00000814, BDBG_STRING("VICE2_CME_0_DRAM_MAPPING"),	BDBG_STRING("DRAM image mapping") },
	{ 0x00000818, BDBG_STRING("VICE2_CME_0_CSC_PITCH"),	BDBG_STRING("CSC Memory Pitch Size") },
	{ 0x0000081c, BDBG_STRING("VICE2_CME_0_CUR_SCAN_SETTING"),	BDBG_STRING("Current Picture Scan Setting") },
	{ 0x00000820, BDBG_STRING("VICE2_CME_0_CUR_MSTART_TOP_FRAME"),	BDBG_STRING("Current Picture Top Field Memory Start address") },
	{ 0x00000824, BDBG_STRING("VICE2_CME_0_CUR_MSTART_BOTTOM"),	BDBG_STRING("Current Picture Bottom Field Memory Start address") },
	{ 0x00000828, BDBG_STRING("VICE2_CME_0_REF0_SCAN_SETTING"),	BDBG_STRING("Reference Picture 0 Scan Setting") },
	{ 0x0000082c, BDBG_STRING("VICE2_CME_0_REF0_MSTART_TOP_FRAME"),	BDBG_STRING("Reference Picture 0 Top Field Memory Start address") },
	{ 0x00000830, BDBG_STRING("VICE2_CME_0_REF0_MSTART_BOTTOM"),	BDBG_STRING("Reference Picture 0 Bottom Field Memory Start address") },
	{ 0x00000834, BDBG_STRING("VICE2_CME_0_REF0_MSTART_CSC"),	BDBG_STRING("Reference Picture 0 CSC Memory Start address") },
	{ 0x00000838, BDBG_STRING("VICE2_CME_0_REF1_SCAN_SETTING"),	BDBG_STRING("Reference Picture 1 Scan Setting") },
	{ 0x0000083c, BDBG_STRING("VICE2_CME_0_REF1_MSTART_TOP_FRAME"),	BDBG_STRING("Reference Picture 1 Top Field Memory Start address") },
	{ 0x00000840, BDBG_STRING("VICE2_CME_0_REF1_MSTART_BOTTOM"),	BDBG_STRING("Reference Picture 1 Bottom Field Memory Start address") },
	{ 0x00000844, BDBG_STRING("VICE2_CME_0_REF1_MSTART_CSC"),	BDBG_STRING("Reference Picture 1 CSC Memory Start address") },
	{ 0x00000848, BDBG_STRING("VICE2_CME_0_REF2_SCAN_SETTING"),	BDBG_STRING("Reference Picture 2 Scan Setting") },
	{ 0x0000084c, BDBG_STRING("VICE2_CME_0_REF2_MSTART_TOP_FRAME"),	BDBG_STRING("Reference Picture 2 Top Field Memory Start address") },
	{ 0x00000850, BDBG_STRING("VICE2_CME_0_REF2_MSTART_BOTTOM"),	BDBG_STRING("Reference Picture 2 Bottom Field Memory Start address") },
	{ 0x00000854, BDBG_STRING("VICE2_CME_0_REF2_MSTART_CSC"),	BDBG_STRING("Reference Picture 2 CSC Memory Start address") },
	{ 0x00000858, BDBG_STRING("VICE2_CME_0_REF3_SCAN_SETTING"),	BDBG_STRING("Reference Picture 3 Scan Setting") },
	{ 0x0000085c, BDBG_STRING("VICE2_CME_0_REF3_MSTART_TOP_FRAME"),	BDBG_STRING("Reference Picture 3 Top Field Memory Start address") },
	{ 0x00000860, BDBG_STRING("VICE2_CME_0_REF3_MSTART_BOTTOM"),	BDBG_STRING("Reference Picture 3 Bottom Field Memory Start address") },
	{ 0x00000864, BDBG_STRING("VICE2_CME_0_REF3_MSTART_CSC"),	BDBG_STRING("Reference Picture 3 CSC Memory Start address") },
	{ 0x00000868, BDBG_STRING("VICE2_CME_0_SCRATCH"),	BDBG_STRING("Scratch Register") },
	{ 0x0000086c, BDBG_STRING("VICE2_CME_0_REF0_PIC_SAD"),	BDBG_STRING("Reference Picture 0 Accumulated SAD Value") },
	{ 0x00000870, BDBG_STRING("VICE2_CME_0_REF0_PIC_CONFIDENCE"),	BDBG_STRING("Reference Picture 0 Accumulated Confidence Value") },
	{ 0x00000874, BDBG_STRING("VICE2_CME_0_REF1_PIC_SAD"),	BDBG_STRING("Reference Picture 1 Accumulated SAD Value") },
	{ 0x00000878, BDBG_STRING("VICE2_CME_0_REF1_PIC_CONFIDENCE"),	BDBG_STRING("Reference Picture 1 Accumulated Confidence Value") },
	{ 0x0000087c, BDBG_STRING("VICE2_CME_0_REF2_PIC_SAD"),	BDBG_STRING("Reference Picture 2 Accumulated SAD Value") },
	{ 0x00000880, BDBG_STRING("VICE2_CME_0_REF2_PIC_CONFIDENCE"),	BDBG_STRING("Reference Picture 2 Accumulated Confidence Value") },
	{ 0x00000884, BDBG_STRING("VICE2_CME_0_REF3_PIC_SAD"),	BDBG_STRING("Reference Picture 3 Accumulated SAD Value") },
	{ 0x00000888, BDBG_STRING("VICE2_CME_0_REF3_PIC_CONFIDENCE"),	BDBG_STRING("Reference Picture 3 Accumulated Confidence Value") },
	{ 0x0000088c, BDBG_STRING("VICE2_CME_0_SHADOW_REG_STATE"),	BDBG_STRING("CME Shadow Registers State") },
	{ 0x00000890, BDBG_STRING("VICE2_CME_0_PICTURE_INDEX"),	BDBG_STRING("Index of Latest Completeted Picture in CME.") },
	{ 0x00000894, BDBG_STRING("VICE2_CME_0_DEBUG_STATUS"),	BDBG_STRING("Internal Status for Debugging in CME.") },
	{ 0x00000898, BDBG_STRING("VICE2_CME_0_ERROR_CONTROL"),	BDBG_STRING("Internal Error Status Control in CME.") },
	{ 0x0000089c, BDBG_STRING("VICE2_CME_0_STATUS"),	BDBG_STRING("CME core status.") },

/***************************************************************************
 *VICE2_FME_0 - Fine Motion Estimation Registers
 ***************************************************************************/
	{ 0x00000c00, BDBG_STRING("VICE2_FME_0_FW_CONTROL"),	BDBG_STRING("FME FW control") },
	{ 0x00000c04, BDBG_STRING("VICE2_FME_0_CONFIG"),	BDBG_STRING("FME configuration") },
	{ 0x00000c08, BDBG_STRING("VICE2_FME_0_REF_CONFIGURE"),	BDBG_STRING("FME reference picture configuration") },
	{ 0x00000c0c, BDBG_STRING("VICE2_FME_0_PICTURE_SIZE"),	BDBG_STRING("Current and reference picture size") },
	{ 0x00000c10, BDBG_STRING("VICE2_FME_0_LUMA_ADDR_TOP_FRAME"),	BDBG_STRING("DRAM starting address for current picture Luma data (top field or frame)") },
	{ 0x00000c14, BDBG_STRING("VICE2_FME_0_LUMA_ADDR_BOTTOM"),	BDBG_STRING("DRAM starting address for current picture Luma data (bottom field)") },
	{ 0x00000c18, BDBG_STRING("VICE2_FME_0_CHROMA_ADDR_TOP_FRAME"),	BDBG_STRING("DRAM starting address for current picture Chroma data (top field or frame)") },
	{ 0x00000c1c, BDBG_STRING("VICE2_FME_0_CHROMA_ADDR_BOTTOM"),	BDBG_STRING("DRAM starting address for current picture Chroma data (bottom field)") },
	{ 0x00000c20, BDBG_STRING("VICE2_FME_0_CSC_ADDR_REF0"),	BDBG_STRING("DRAM starting address for reference picture 0 CSC data") },
	{ 0x00000c24, BDBG_STRING("VICE2_FME_0_CSC_ADDR_REF1"),	BDBG_STRING("DRAM starting address for reference picture 1 CSC data") },
	{ 0x00000c28, BDBG_STRING("VICE2_FME_0_CODING_STD"),	BDBG_STRING("FME coding standard") },
	{ 0x00000c2c, BDBG_STRING("VICE2_FME_0_LAMBDA"),	BDBG_STRING("MVD weighting factor (lambda) for cost computation") },
	{ 0x00000c30, BDBG_STRING("VICE2_FME_0_BOUNDARY_CHECK_CTRL"),	BDBG_STRING("Picture and motion vector boundary check control") },
	{ 0x00000c34, BDBG_STRING("VICE2_FME_0_PICTURE_H_BOUNDARY"),	BDBG_STRING("Out-of-picture horizontal boundary") },
	{ 0x00000c38, BDBG_STRING("VICE2_FME_0_PICTURE_V_BOUNDARY"),	BDBG_STRING("Out-of-picture vertical boundary") },
	{ 0x00000c3c, BDBG_STRING("VICE2_FME_0_RANGE_H_BOUNDARY"),	BDBG_STRING("Motion vector horizontal boundary") },
	{ 0x00000c40, BDBG_STRING("VICE2_FME_0_RANGE_V_BOUNDARY"),	BDBG_STRING("Motion vector vertical boundary") },
	{ 0x00000c44, BDBG_STRING("VICE2_FME_0_CMV_PRIORITY_0_7"),	BDBG_STRING("CMV priority (1st to 8th)") },
	{ 0x00000c48, BDBG_STRING("VICE2_FME_0_CMV_PRIORITY_8_9"),	BDBG_STRING("CMV priority (9th and 10th)") },
	{ 0x00000c4c, BDBG_STRING("VICE2_FME_0_DRAM_MAPPING"),	BDBG_STRING("DRAM image mapping") },
	{ 0x00000c50, BDBG_STRING("VICE2_FME_0_SCRATCH"),	BDBG_STRING("Scratch Register") },
	{ 0x00000c54, BDBG_STRING("VICE2_FME_0_FME_DEBUG_SEL"),	BDBG_STRING("FME debug information select register") },
	{ 0x00000c58, BDBG_STRING("VICE2_FME_0_ERR_ENABLE"),	BDBG_STRING("FME error status enable register") },
	{ 0x00000c60, BDBG_STRING("VICE2_FME_0_REG_STATUS"),	BDBG_STRING("FME shadow register status") },
	{ 0x00000c64, BDBG_STRING("VICE2_FME_0_STATUS"),	BDBG_STRING("FME core status") },
	{ 0x00000c68, BDBG_STRING("VICE2_FME_0_DINO_DEBUG_MC"),	BDBG_STRING("DINO debug register (FME to MC)") },
	{ 0x00000c6c, BDBG_STRING("VICE2_FME_0_DINO_DEBUG_IMD"),	BDBG_STRING("DINO debug register (FME to IMD)") },
	{ 0x00000c70, BDBG_STRING("VICE2_FME_0_FME_DEBUG_INFO_0"),	BDBG_STRING("FME debug information data register 0") },
	{ 0x00000c74, BDBG_STRING("VICE2_FME_0_FME_DEBUG_INFO_1"),	BDBG_STRING("FME debug information data register 1") },
	{ 0x00000c78, BDBG_STRING("VICE2_FME_0_FME_DEBUG_INFO_2"),	BDBG_STRING("FME debug information data register 2") },
	{ 0x00000c7c, BDBG_STRING("VICE2_FME_0_FME_DEBUG_INFO_3"),	BDBG_STRING("FME debug information data register 3") },
	{ 0x00000c80, BDBG_STRING("VICE2_FME_0_ERR_STATUS"),	BDBG_STRING("FME error status register") },

/***************************************************************************
 *VICE2_MC_0 - Motion Compensation Registers
 ***************************************************************************/
	{ 0x00001000, BDBG_STRING("VICE2_MC_0_FW_CONTROL"),	BDBG_STRING("MC FW Control Register") },
	{ 0x00001004, BDBG_STRING("VICE2_MC_0_CONFIG"),	BDBG_STRING("MC Config Register") },
	{ 0x00001008, BDBG_STRING("VICE2_MC_0_PMV_CONFIG"),	BDBG_STRING("PMV Configuration Register") },
	{ 0x0000100c, BDBG_STRING("VICE2_MC_0_REF_IDX_L0_0_CONFIG"),	BDBG_STRING("Configuration of the Reference Picture of Index 0 in List 0 Register") },
	{ 0x00001010, BDBG_STRING("VICE2_MC_0_PICTURE_SIZE_CONFIG"),	BDBG_STRING("Picture Size Register") },
	{ 0x00001014, BDBG_STRING("VICE2_MC_0_VC1_CONFIG"),	BDBG_STRING("VC1 Configuration Register") },
	{ 0x00001018, BDBG_STRING("VICE2_MC_0_PMV_BIAS"),	BDBG_STRING("PMV Bias Register") },
	{ 0x0000101c, BDBG_STRING("VICE2_MC_0_LAMBDA"),	BDBG_STRING("Lambda Register") },
	{ 0x00001020, BDBG_STRING("VICE2_MC_0_INTRA_BIAS"),	BDBG_STRING("Intra Bias Register") },
	{ 0x00001024, BDBG_STRING("VICE2_MC_0_INTRA_INTER_VAR_TEST"),	BDBG_STRING("Intra Inter Varience Test Register") },
	{ 0x00001040, BDBG_STRING("VICE2_MC_0_SCRATCH"),	BDBG_STRING("Scratch Register") },
	{ 0x00001044, BDBG_STRING("VICE2_MC_0_REG_STATUS"),	BDBG_STRING("MC shadow register status") },
	{ 0x00001048, BDBG_STRING("VICE2_MC_0_STATUS"),	BDBG_STRING("MC Core Status") },
	{ 0x0000104c, BDBG_STRING("VICE2_MC_0_DINO_DEBUG_FME"),	BDBG_STRING("DINO Debug Register (FME to CM)") },
	{ 0x00001050, BDBG_STRING("VICE2_MC_0_DINO_DEBUG_IMD"),	BDBG_STRING("DINO Debug Register (IMD to MC)") },
	{ 0x00001054, BDBG_STRING("VICE2_MC_0_DINO_DEBUG_XQ"),	BDBG_STRING("DINO Debug Register (MC to XQ)") },
	{ 0x00001058, BDBG_STRING("VICE2_MC_0_DINO_DEBUG_ARCSS"),	BDBG_STRING("DINO Debug Register (MC to ARCSS)") },
	{ 0x00001060, BDBG_STRING("VICE2_MC_0_MC_DEBUG_SEL"),	BDBG_STRING("MC Debug Information Select Register") },
	{ 0x00001064, BDBG_STRING("VICE2_MC_0_MC_DEBUG_INFO_0"),	BDBG_STRING("MC Debug Information Data Register 0") },
	{ 0x00001068, BDBG_STRING("VICE2_MC_0_MC_DEBUG_INFO_1"),	BDBG_STRING("MC Debug Information Data Register 1") },
	{ 0x0000106c, BDBG_STRING("VICE2_MC_0_MC_DEBUG_INFO_2"),	BDBG_STRING("MC Debug Information Data Register 2") },
	{ 0x00001070, BDBG_STRING("VICE2_MC_0_MC_DEBUG_INFO_3"),	BDBG_STRING("MC Debug Information Data Register 3") },
	{ 0x0000107c, BDBG_STRING("VICE2_MC_0_ERROR_ENABLE"),	BDBG_STRING("MC Error Status Enable") },
	{ 0x00001080, BDBG_STRING("VICE2_MC_0_ERROR_STATUS"),	BDBG_STRING("MC Error Status Register") },

/***************************************************************************
 *VICE2_MAU_0 - Memory Access Unit Registers
 ***************************************************************************/
	{ 0x00001400, BDBG_STRING("VICE2_MAU_0_FW_CONTROL"),	BDBG_STRING("MAU FW control") },
	{ 0x00001404, BDBG_STRING("VICE2_MAU_0_CONFIG"),	BDBG_STRING("MAU configuration") },
	{ 0x00001408, BDBG_STRING("VICE2_MAU_0_DRAM_CONFIG"),	BDBG_STRING("DRAM configuration") },
	{ 0x0000140c, BDBG_STRING("VICE2_MAU_0_DRAM_MAPPING"),	BDBG_STRING("DRAM image mapping register") },
	{ 0x00001410, BDBG_STRING("VICE2_MAU_0_PICTURE_SIZE"),	BDBG_STRING("Current and reference picture size") },
	{ 0x00001414, BDBG_STRING("VICE2_MAU_0_MB_TIMING"),	BDBG_STRING("Macroblock level timing control") },
	{ 0x00001418, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_0"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 0") },
	{ 0x0000141c, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_1"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 1") },
	{ 0x00001420, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_2"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 2") },
	{ 0x00001424, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_3"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 3") },
	{ 0x00001428, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_4"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 4") },
	{ 0x0000142c, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_5"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 5") },
	{ 0x00001430, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_6"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 6") },
	{ 0x00001434, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_7"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 7") },
	{ 0x00001438, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_8"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 8") },
	{ 0x0000143c, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_9"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 9") },
	{ 0x00001440, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_10"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 10") },
	{ 0x00001444, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_11"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 11") },
	{ 0x00001448, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_12"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 12") },
	{ 0x0000144c, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_13"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 13") },
	{ 0x00001450, BDBG_STRING("VICE2_MAU_0_LUMA_DRAM_BASE_PIC_14"),	BDBG_STRING("Luma DRAM base address for reference frame buffer 14") },
	{ 0x00001454, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_0"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 0") },
	{ 0x00001458, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_1"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 1") },
	{ 0x0000145c, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_2"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 2") },
	{ 0x00001460, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_3"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 3") },
	{ 0x00001464, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_4"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 4") },
	{ 0x00001468, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_5"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 5") },
	{ 0x0000146c, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_6"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 6") },
	{ 0x00001470, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_7"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 7") },
	{ 0x00001474, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_8"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 8") },
	{ 0x00001478, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_9"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 9") },
	{ 0x0000147c, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_10"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 10") },
	{ 0x00001480, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_11"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 11") },
	{ 0x00001484, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_12"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 12") },
	{ 0x00001488, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_13"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 13") },
	{ 0x0000148c, BDBG_STRING("VICE2_MAU_0_CHROMA_DRAM_BASE_PIC_14"),	BDBG_STRING("Chroma DRAM base address for reference frame buffer 14") },
	{ 0x00001490, BDBG_STRING("VICE2_MAU_0_MAU_DEBUG_SEL"),	BDBG_STRING("MAU debug information select register") },
	{ 0x00001494, BDBG_STRING("VICE2_MAU_0_ERR_ENABLE"),	BDBG_STRING("MAU error status enable register") },
	{ 0x00001498, BDBG_STRING("VICE2_MAU_0_SCRATCH"),	BDBG_STRING("Scratch Register") },
	{ 0x0000149c, BDBG_STRING("VICE2_MAU_0_REG_STATUS"),	BDBG_STRING("MAU shadow register status") },
	{ 0x000014a0, BDBG_STRING("VICE2_MAU_0_STATUS"),	BDBG_STRING("MAU core status") },
	{ 0x000014a4, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_CACHE_RD_FME_REQ"),	BDBG_STRING("Status Register : Prediction Cache read count for current picture (FME Required Patch)") },
	{ 0x000014a8, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_CACHE_RD_FME_OPT"),	BDBG_STRING("Status Register : Prediction Cache read count for current picture (FME Optional Patch)") },
	{ 0x000014ac, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_CACHE_RD_MC_LUMA"),	BDBG_STRING("Status Register : Prediction Cache read count for current picture (MC Luma Patch)") },
	{ 0x000014b0, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_CACHE_RD_MC_CHROMA"),	BDBG_STRING("Status Register : Prediction Cache read count for current picture (MC Chroma Patch)") },
	{ 0x000014b4, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_CACHE_WR"),	BDBG_STRING("Status Register : Prediction Cache write count for current picture") },
	{ 0x000014b8, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ"),	BDBG_STRING("Status Register : Prediction Cache hit count for current picture (FME Required Patch)") },
	{ 0x000014bc, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT"),	BDBG_STRING("Status Register : Prediction Cache hit count for current picture (FME Optional Patch)") },
	{ 0x000014c0, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA"),	BDBG_STRING("Status Register : Prediction Cache hit count for current picture (MC Luma Patch)") },
	{ 0x000014c4, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA"),	BDBG_STRING("Status Register : Prediction Cache hit count for current picture (MC Chroma Patch)") },
	{ 0x000014c8, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME"),	BDBG_STRING("Status Register : Optional patch flush count for FME") },
	{ 0x000014cc, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC"),	BDBG_STRING("Status Register : Optional patch flush count for MC") },
	{ 0x000014d0, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME"),	BDBG_STRING("Status Register : Optional patch process count for FME") },
	{ 0x000014d4, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC"),	BDBG_STRING("Status Register : Optional patch process count for MC") },
	{ 0x000014d8, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME"),	BDBG_STRING("Status Register : Optional patch return count for FME") },
	{ 0x000014dc, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC"),	BDBG_STRING("Status Register : Optional patch return count for MC") },
	{ 0x000014e0, BDBG_STRING("VICE2_MAU_0_PERFORMANCE_LOG_TB_OVERFLOW"),	BDBG_STRING("Status Register : Prediction Cache Tag Block overflow count for current picture") },
	{ 0x000014e4, BDBG_STRING("VICE2_MAU_0_MAU_DEBUG_INFO_0"),	BDBG_STRING("MAU debug information data register 0") },
	{ 0x000014e8, BDBG_STRING("VICE2_MAU_0_MAU_DEBUG_INFO_1"),	BDBG_STRING("MAU debug information data register 1") },
	{ 0x000014ec, BDBG_STRING("VICE2_MAU_0_MAU_DEBUG_INFO_2"),	BDBG_STRING("MAU debug information data register 2") },
	{ 0x000014f0, BDBG_STRING("VICE2_MAU_0_MAU_DEBUG_INFO_3"),	BDBG_STRING("MAU debug information data register 3") },
	{ 0x000014f4, BDBG_STRING("VICE2_MAU_0_ERR_STATUS"),	BDBG_STRING("MAU error status register") },

/***************************************************************************
 *VICE2_IMD_0 - Intra Mode Decision Registers
 ***************************************************************************/
	{ 0x00001800, BDBG_STRING("VICE2_IMD_0_FW_CONTROL"),	BDBG_STRING("IMD FW control") },
	{ 0x00001804, BDBG_STRING("VICE2_IMD_0_PICTURE_SIZE"),	BDBG_STRING("Current and reference picture size") },
	{ 0x00001808, BDBG_STRING("VICE2_IMD_0_CONFIG"),	BDBG_STRING("IMD control") },
	{ 0x0000180c, BDBG_STRING("VICE2_IMD_0_INTRA_LUMA_4X4_CONFIG"),	BDBG_STRING("Intra prediction mode Luma 4x4 configuration") },
	{ 0x00001810, BDBG_STRING("VICE2_IMD_0_INTRA_LUMA_8X8_CONFIG"),	BDBG_STRING("Intra prediction mode Luma 8x8 configuration") },
	{ 0x00001814, BDBG_STRING("VICE2_IMD_0_INTRA_LUMA_16X16_CONFIG"),	BDBG_STRING("Intra prediction mode Luma 16x16 configuration") },
	{ 0x00001818, BDBG_STRING("VICE2_IMD_0_INTRA_CHROMA_CONFIG"),	BDBG_STRING("Intra prediction mode Chroma 8x8 configuration") },
	{ 0x0000181c, BDBG_STRING("VICE2_IMD_0_MODE_BIT_0"),	BDBG_STRING("Mode bit configuration for luma 4x4 and 8x8 blocks") },
	{ 0x00001820, BDBG_STRING("VICE2_IMD_0_MODE_BIT_1"),	BDBG_STRING("Mode bit configuration for luma 16x16 and chroma 8x8 blocks") },
	{ 0x0000185c, BDBG_STRING("VICE2_IMD_0_SCRATCH"),	BDBG_STRING("Scratch Register") },
	{ 0x00001860, BDBG_STRING("VICE2_IMD_0_STATUS"),	BDBG_STRING("IMD status") },
	{ 0x00001864, BDBG_STRING("VICE2_IMD_0_ERR_ENABLE"),	BDBG_STRING("IMD error enable") },
	{ 0x00001868, BDBG_STRING("VICE2_IMD_0_ERR_STATUS_CLR"),	BDBG_STRING("IMD status and clear") },
	{ 0x0000186c, BDBG_STRING("VICE2_IMD_0_DINO_DEBUG_FME"),	BDBG_STRING("DINO debug register (IMD from FME)") },
	{ 0x00001870, BDBG_STRING("VICE2_IMD_0_DINO_DEBUG_MC"),	BDBG_STRING("DINO debug register (IMD to MC)") },
	{ 0x00001874, BDBG_STRING("VICE2_IMD_0_DINO_DEBUG_XQ"),	BDBG_STRING("DINO debug register (IMD from XQ)") },
	{ 0x00001878, BDBG_STRING("VICE2_IMD_0_IMD_DEBUG_SEL"),	BDBG_STRING("IMD debug information select register") },
	{ 0x0000187c, BDBG_STRING("VICE2_IMD_0_IMD_DEBUG_INFO"),	BDBG_STRING("IMD debug information data register") },

/***************************************************************************
 *VICE2_CABAC_0 - Context Adaptive Binary Arithmetic Coding Registers
 ***************************************************************************/
	{ 0x00001c00, BDBG_STRING("VICE2_CABAC_0_DEBUG"),	BDBG_STRING("CABAC Debug") },
	{ 0x00001c04, BDBG_STRING("VICE2_CABAC_0_FW_CONTROL"),	BDBG_STRING("CABAC Control") },
	{ 0x00001c08, BDBG_STRING("VICE2_CABAC_0_CMD_BUFF_START_ADDR"),	BDBG_STRING("CMD Buffer Start Address") },
	{ 0x00001c0c, BDBG_STRING("VICE2_CABAC_0_CMD_BUFF_END_ADDR"),	BDBG_STRING("CMD Buffer End Address") },
	{ 0x00001c10, BDBG_STRING("VICE2_CABAC_0_CMD_BUFF_RD_ADDR"),	BDBG_STRING("CMD Buffer Read Address") },
	{ 0x00001c14, BDBG_STRING("VICE2_CABAC_0_CMD_BUFF_WR_ADDR"),	BDBG_STRING("CMD Buffer Write Address") },
	{ 0x00001c18, BDBG_STRING("VICE2_CABAC_0_BIN_BUFF0_START_ADDR"),	BDBG_STRING("BIN Buffer 0 Start Address") },
	{ 0x00001c1c, BDBG_STRING("VICE2_CABAC_0_BIN_BUFF0_END_ADDR"),	BDBG_STRING("BIN Buffer 0 End Address") },
	{ 0x00001c20, BDBG_STRING("VICE2_CABAC_0_CDB_CTX0_BASE_PTR"),	BDBG_STRING("CDB Buffer 0 Start Address") },
	{ 0x00001c24, BDBG_STRING("VICE2_CABAC_0_CDB_CTX0_END_PTR"),	BDBG_STRING("CDB Buffer 0 End Address") },
	{ 0x00001c28, BDBG_STRING("VICE2_CABAC_0_CDB_CTX0_READ_PTR"),	BDBG_STRING("CDB Buffer 0 Read Address") },
	{ 0x00001c2c, BDBG_STRING("VICE2_CABAC_0_CDB_CTX0_WRITE_PTR"),	BDBG_STRING("CDB Buffer 0 Write Address") },
	{ 0x00001c30, BDBG_STRING("VICE2_CABAC_0_CDB_CTX0_VALID_PTR"),	BDBG_STRING("CDB Buffer 0 Valid Address") },
	{ 0x00001c34, BDBG_STRING("VICE2_CABAC_0_ITB_CTX0_BASE_PTR"),	BDBG_STRING("ITB Buffer 0 Start Address") },
	{ 0x00001c38, BDBG_STRING("VICE2_CABAC_0_ITB_CTX0_END_PTR"),	BDBG_STRING("ITB Buffer 0 End Address") },
	{ 0x00001c3c, BDBG_STRING("VICE2_CABAC_0_ITB_CTX0_READ_PTR"),	BDBG_STRING("ITB Buffer 0 Read Address") },
	{ 0x00001c40, BDBG_STRING("VICE2_CABAC_0_ITB_CTX0_WRITE_PTR"),	BDBG_STRING("ITB Buffer 0 Write Address") },
	{ 0x00001c44, BDBG_STRING("VICE2_CABAC_0_ITB_CTX0_VALID_PTR"),	BDBG_STRING("ITB Buffer 0 Valid Address") },
	{ 0x00001c48, BDBG_STRING("VICE2_CABAC_0_BIN_BUFF1_START_ADDR"),	BDBG_STRING("BIN Buffer 1 Start Address") },
	{ 0x00001c4c, BDBG_STRING("VICE2_CABAC_0_BIN_BUFF1_END_ADDR"),	BDBG_STRING("BIN Buffer 1 End Address") },
	{ 0x00001c50, BDBG_STRING("VICE2_CABAC_0_CDB_CTX1_BASE_PTR"),	BDBG_STRING("CDB Buffer 1 Start Address") },
	{ 0x00001c54, BDBG_STRING("VICE2_CABAC_0_CDB_CTX1_END_PTR"),	BDBG_STRING("CDB Buffer 1 End Address") },
	{ 0x00001c58, BDBG_STRING("VICE2_CABAC_0_CDB_CTX1_READ_PTR"),	BDBG_STRING("CDB Buffer 1 Read Address") },
	{ 0x00001c5c, BDBG_STRING("VICE2_CABAC_0_CDB_CTX1_WRITE_PTR"),	BDBG_STRING("CDB Buffer 1 Write Address") },
	{ 0x00001c60, BDBG_STRING("VICE2_CABAC_0_CDB_CTX1_VALID_PTR"),	BDBG_STRING("CDB Buffer 1 Valid Address") },
	{ 0x00001c64, BDBG_STRING("VICE2_CABAC_0_ITB_CTX1_BASE_PTR"),	BDBG_STRING("ITB Buffer 1 Start Address") },
	{ 0x00001c68, BDBG_STRING("VICE2_CABAC_0_ITB_CTX1_END_PTR"),	BDBG_STRING("ITB Buffer 1 End Address") },
	{ 0x00001c6c, BDBG_STRING("VICE2_CABAC_0_ITB_CTX1_READ_PTR"),	BDBG_STRING("ITB Buffer 1 Read Address") },
	{ 0x00001c70, BDBG_STRING("VICE2_CABAC_0_ITB_CTX1_WRITE_PTR"),	BDBG_STRING("ITB Buffer 1 Write Address") },
	{ 0x00001c74, BDBG_STRING("VICE2_CABAC_0_ITB_CTX1_VALID_PTR"),	BDBG_STRING("ITB Buffer 1 Valid Address") },
	{ 0x00001c78, BDBG_STRING("VICE2_CABAC_0_SW_INIT_STR0"),	BDBG_STRING("CABAC Stream 0 sw_init") },
	{ 0x00001c7c, BDBG_STRING("VICE2_CABAC_0_SW_INIT_STR1"),	BDBG_STRING("CABAC Stream 1 sw_init") },
	{ 0x00001c80, BDBG_STRING("VICE2_CABAC_0_CDB0_FULL_WATERMARK"),	BDBG_STRING("CDB0 Fullness watermark") },
	{ 0x00001c84, BDBG_STRING("VICE2_CABAC_0_CDB0_EMPTY_WATERMARK"),	BDBG_STRING("CDB0 Emptiness watermark") },
	{ 0x00001c88, BDBG_STRING("VICE2_CABAC_0_CDB1_FULL_WATERMARK"),	BDBG_STRING("CDB1 Fullness watermark") },
	{ 0x00001c8c, BDBG_STRING("VICE2_CABAC_0_CDB1_EMPTY_WATERMARK"),	BDBG_STRING("CDB1 Emptiness watermark") },
	{ 0x00001c90, BDBG_STRING("VICE2_CABAC_0_ITB0_FULL_WATERMARK"),	BDBG_STRING("ITB0 Fullness watermark") },
	{ 0x00001c94, BDBG_STRING("VICE2_CABAC_0_ITB0_EMPTY_WATERMARK"),	BDBG_STRING("ITB0 Emptiness watermark") },
	{ 0x00001c98, BDBG_STRING("VICE2_CABAC_0_ITB1_FULL_WATERMARK"),	BDBG_STRING("ITB1 Fullness watermark") },
	{ 0x00001c9c, BDBG_STRING("VICE2_CABAC_0_ITB1_EMPTY_WATERMARK"),	BDBG_STRING("ITB1 Emptiness watermark") },
	{ 0x00001ca0, BDBG_STRING("VICE2_CABAC_0_ENDIAN"),	BDBG_STRING("CABAC ENDIANNESS Register") },
	{ 0x00001ca4, BDBG_STRING("VICE2_CABAC_0_SCRATCH"),	BDBG_STRING("CABAC Scratch") },
	{ 0x00001ca8, BDBG_STRING("VICE2_CABAC_0_CDB0_DEBUG_CRC"),	BDBG_STRING("CABAC CDB0 CRC debug Register") },
	{ 0x00001cac, BDBG_STRING("VICE2_CABAC_0_CDB1_DEBUG_CRC"),	BDBG_STRING("CABAC CDB1 CRC debug Register") },
	{ 0x00001cb0, BDBG_STRING("VICE2_CABAC_0_ITB0_DEBUG_CRC"),	BDBG_STRING("CABAC ITB0 CRC debug Register") },
	{ 0x00001cb4, BDBG_STRING("VICE2_CABAC_0_ITB1_DEBUG_CRC"),	BDBG_STRING("CABAC ITB1 CRC debug Register") },
	{ 0x00001cb8, BDBG_STRING("VICE2_CABAC_0_BIN_BUFF0_RD_ADDR"),	BDBG_STRING("BIN Buffer 0 Read Address") },
	{ 0x00001cbc, BDBG_STRING("VICE2_CABAC_0_BIN_BUFF0_WR_ADDR"),	BDBG_STRING("BIN Buffer 0 Write Address") },
	{ 0x00001cc0, BDBG_STRING("VICE2_CABAC_0_CDB_CTX0_DEPTH"),	BDBG_STRING("CDB Buffer 0 Fullness") },
	{ 0x00001cc4, BDBG_STRING("VICE2_CABAC_0_ITB_CTX0_DEPTH"),	BDBG_STRING("ITB Buffer 0 Fullness") },
	{ 0x00001cc8, BDBG_STRING("VICE2_CABAC_0_BIN_BUFF1_RD_ADDR"),	BDBG_STRING("BIN Buffer 1 Read Address") },
	{ 0x00001ccc, BDBG_STRING("VICE2_CABAC_0_BIN_BUFF1_WR_ADDR"),	BDBG_STRING("BIN Buffer 1 Write Address") },
	{ 0x00001cd0, BDBG_STRING("VICE2_CABAC_0_CDB_CTX1_DEPTH"),	BDBG_STRING("CDB Buffer 1 Fullness") },
	{ 0x00001cd4, BDBG_STRING("VICE2_CABAC_0_ITB_CTX1_DEPTH"),	BDBG_STRING("ITB Buffer 1 Fullness") },
	{ 0x00001cd8, BDBG_STRING("VICE2_CABAC_0_STATUS"),	BDBG_STRING("CABAC Status") },
	{ 0x00001cdc, BDBG_STRING("VICE2_CABAC_0_STR0_ACTIVE"),	BDBG_STRING("CABAC Stream 0 active") },
	{ 0x00001ce0, BDBG_STRING("VICE2_CABAC_0_STR1_ACTIVE"),	BDBG_STRING("CABAC Stream 1 active") },
	{ 0x00001ce4, BDBG_STRING("VICE2_CABAC_0_DEBUG_0"),	BDBG_STRING("CABAC Debug 0 register") },
	{ 0x00001ce8, BDBG_STRING("VICE2_CABAC_0_DEBUG_1"),	BDBG_STRING("CABAC Debug 1 register") },
	{ 0x00001cec, BDBG_STRING("VICE2_CABAC_0_DEBUG_CLEAR_CABAC_ERROR"),	BDBG_STRING("CABAC Debug Clear Error register") },

/***************************************************************************
 *VICE2_HA_0 - Header Acceleration Registers
 ***************************************************************************/
	{ 0x00002000, BDBG_STRING("VICE2_HA_0_FW_CONTROL"),	BDBG_STRING("HA control") },
	{ 0x00002004, BDBG_STRING("VICE2_HA_0_CONFIG"),	BDBG_STRING("HA config") },
	{ 0x00002008, BDBG_STRING("VICE2_HA_0_PICTURE_SIZE"),	BDBG_STRING("Current picture size") },
	{ 0x0000200c, BDBG_STRING("VICE2_HA_0_REFPIC_REFID"),	BDBG_STRING("HA Refpic_refid") },
	{ 0x00002060, BDBG_STRING("VICE2_HA_0_SCRATCH"),	BDBG_STRING("HA scratch register") },
	{ 0x00002064, BDBG_STRING("VICE2_HA_0_DINO_DEBUG0"),	BDBG_STRING("HA debug register from XQ") },
	{ 0x00002068, BDBG_STRING("VICE2_HA_0_DINO_DEBUG1"),	BDBG_STRING("HA debug register to SG") },
	{ 0x0000206c, BDBG_STRING("VICE2_HA_0_DINO_DEBUG2"),	BDBG_STRING("HA debug register to DBLK") },
	{ 0x00002080, BDBG_STRING("VICE2_HA_0_REG_STATUS"),	BDBG_STRING("HA status") },
	{ 0x00002084, BDBG_STRING("VICE2_HA_0_ERR_STATUS_ENABLE"),	BDBG_STRING("HA Error Status enable") },
	{ 0x00002088, BDBG_STRING("VICE2_HA_0_ERR_STATUS_CLR"),	BDBG_STRING("HA ERR Status Clear") },

/***************************************************************************
 *VICE2_SG_0 - Symbol Generation Registers
 ***************************************************************************/
	{ 0x00002400, BDBG_STRING("VICE2_SG_0_FW_CONTROL"),	BDBG_STRING("SG Control") },
	{ 0x00002404, BDBG_STRING("VICE2_SG_0_CONFIG"),	BDBG_STRING("SG Configuration") },
	{ 0x00002408, BDBG_STRING("VICE2_SG_0_CODEC"),	BDBG_STRING("Codec Select Shadow Register") },
	{ 0x0000240c, BDBG_STRING("VICE2_SG_0_PICTURE_SIZE"),	BDBG_STRING("Picture Size Shadow Register") },
	{ 0x00002410, BDBG_STRING("VICE2_SG_0_PICTURE_CFG"),	BDBG_STRING("Picture Configuration Shadow Register") },
	{ 0x00002414, BDBG_STRING("VICE2_SG_0_SCRATCH"),	BDBG_STRING("Scratch Register") },
	{ 0x00002418, BDBG_STRING("VICE2_SG_0_BUFF0_START"),	BDBG_STRING("Stream 0 Buffer Start Address") },
	{ 0x0000241c, BDBG_STRING("VICE2_SG_0_BUFF0_END"),	BDBG_STRING("Stream 0 Buffer End Address") },
	{ 0x00002420, BDBG_STRING("VICE2_SG_0_BUFF0_RD_ADDR"),	BDBG_STRING("Stream 0 Buffer Read Address") },
	{ 0x00002424, BDBG_STRING("VICE2_SG_0_BUFF0_WR_ADDR"),	BDBG_STRING("Stream 0 Buffer Write Address") },
	{ 0x00002428, BDBG_STRING("VICE2_SG_0_BUFF0_FULLNESS"),	BDBG_STRING("Stream 0 Buffer Fullness") },
	{ 0x0000242c, BDBG_STRING("VICE2_SG_0_BUFF1_START"),	BDBG_STRING("Stream 1 Buffer Start Address") },
	{ 0x00002430, BDBG_STRING("VICE2_SG_0_BUFF1_END"),	BDBG_STRING("Stream 1 Buffer End Address") },
	{ 0x00002434, BDBG_STRING("VICE2_SG_0_BUFF1_RD_ADDR"),	BDBG_STRING("Stream 1 Buffer Read Address") },
	{ 0x00002438, BDBG_STRING("VICE2_SG_0_BUFF1_WR_ADDR"),	BDBG_STRING("Stream 1 Buffer Write Address") },
	{ 0x0000243c, BDBG_STRING("VICE2_SG_0_BUFF1_FULLNESS"),	BDBG_STRING("Stream 1 Buffer Fullness") },
	{ 0x00002440, BDBG_STRING("VICE2_SG_0_CMD_START"),	BDBG_STRING("Command Buffer Start Address") },
	{ 0x00002444, BDBG_STRING("VICE2_SG_0_CMD_END"),	BDBG_STRING("Command Buffer End Address") },
	{ 0x00002448, BDBG_STRING("VICE2_SG_0_CMD_RD_ADDR"),	BDBG_STRING("Command Buffer Read Address") },
	{ 0x0000244c, BDBG_STRING("VICE2_SG_0_CMD_WR_ADDR"),	BDBG_STRING("Command Buffer Write Address") },
	{ 0x00002450, BDBG_STRING("VICE2_SG_0_CMD_FULLNESS"),	BDBG_STRING("Command Buffer Fullness") },
	{ 0x00002454, BDBG_STRING("VICE2_SG_0_MPEG_CONFIG"),	BDBG_STRING("MPEG-2/4 Encoding Configuration Shadow Register") },
	{ 0x00002458, BDBG_STRING("VICE2_SG_0_AVC_CONFIG"),	BDBG_STRING("AVC Encoding Configuration Shadow Register") },
	{ 0x0000245c, BDBG_STRING("VICE2_SG_0_VC1_CONFIG0"),	BDBG_STRING("VC1 Encoding Configuration 0 Shadow Register") },
	{ 0x00002460, BDBG_STRING("VICE2_SG_0_VC1_CONFIG1"),	BDBG_STRING("VC1 Encoding Configuration 1 Shadow Register") },
	{ 0x00002464, BDBG_STRING("VICE2_SG_0_VC1_ALT_CFG"),	BDBG_STRING("VC1 Alternate Table Configuration Shadow Register") },
	{ 0x00002468, BDBG_STRING("VICE2_SG_0_STATUS"),	BDBG_STRING("SG Status") },
	{ 0x0000246c, BDBG_STRING("VICE2_SG_0_DINO_DEBUG0"),	BDBG_STRING("HA-to-SG DINO Debug Register") },
	{ 0x00002470, BDBG_STRING("VICE2_SG_0_DINO_DEBUG1"),	BDBG_STRING("XQ-to-SG DINO Debug Register") },
	{ 0x00002474, BDBG_STRING("VICE2_SG_0_TEST_CFG"),	BDBG_STRING("Test Configuration Register") },

/***************************************************************************
 *VICE2_DBLK_0 - De-Blocking Registers
 ***************************************************************************/
	{ 0x00002800, BDBG_STRING("VICE2_DBLK_0_FW_CONTROL"),	BDBG_STRING("DBLK Write Action control") },
	{ 0x00002804, BDBG_STRING("VICE2_DBLK_0_CONFIG"),	BDBG_STRING("DBLK config") },
	{ 0x00002808, BDBG_STRING("VICE2_DBLK_0_PICTURE_SIZE"),	BDBG_STRING("Current picture size") },
	{ 0x0000280c, BDBG_STRING("VICE2_DBLK_0_AVC_FILTEROFFSET"),	BDBG_STRING("DBLK H.264 Filter Offset") },
	{ 0x00002810, BDBG_STRING("VICE2_DBLK_0_VC1_CTRL"),	BDBG_STRING("DBLK VC1 Control") },
	{ 0x00002814, BDBG_STRING("VICE2_DBLK_0_LUMA_BUF_BASE_ADDR"),	BDBG_STRING("DBLK Luma Buffer Base Address") },
	{ 0x00002818, BDBG_STRING("VICE2_DBLK_0_LUMA_BUF_PARAM"),	BDBG_STRING("DBLK Luma Buffer DRAM Mapping") },
	{ 0x0000281c, BDBG_STRING("VICE2_DBLK_0_CHROMA_BUF_BASE_ADDR"),	BDBG_STRING("DBLK Chroma Buffer Base Address") },
	{ 0x00002820, BDBG_STRING("VICE2_DBLK_0_CHROMA_BUF_PARAM"),	BDBG_STRING("DBLK Chroma Buffer DRAM Mapping") },
	{ 0x00002830, BDBG_STRING("VICE2_DBLK_0_CRC_SEED"),	BDBG_STRING("DBLK CRC SEED register") },
	{ 0x00002834, BDBG_STRING("VICE2_DBLK_0_SCRATCH"),	BDBG_STRING("DBLK scratch register") },
	{ 0x00002840, BDBG_STRING("VICE2_DBLK_0_STATUS"),	BDBG_STRING("DBLK status") },
	{ 0x00002844, BDBG_STRING("VICE2_DBLK_0_CRC_CHKSUM_Y"),	BDBG_STRING("DBLK Luma CRC/Checksum result register") },
	{ 0x00002848, BDBG_STRING("VICE2_DBLK_0_CRC_CHKSUM_CB"),	BDBG_STRING("DBLK Chroma (Cb) CRC/Checksum result register") },
	{ 0x0000284c, BDBG_STRING("VICE2_DBLK_0_CRC_CHKSUM_CR"),	BDBG_STRING("DBLK Chroma (Cr) CRC/Checksum result register") },
	{ 0x00002880, BDBG_STRING("VICE2_DBLK_0_DINORX_HA_DEBUG"),	BDBG_STRING("DBLK DINO HA debug register") },
	{ 0x00002884, BDBG_STRING("VICE2_DBLK_0_DINORX_XQ_DEBUG"),	BDBG_STRING("DBLK DINO XQ debug register") },
	{ 0x00002888, BDBG_STRING("VICE2_DBLK_0_DBLK_ERROR_ENABLE"),	BDBG_STRING("DBLK Error Status Enable register") },

/***************************************************************************
 *VICE2_VIP_0 - Video Input Processing 0 Registers
 ***************************************************************************/
	{ 0x00003000, BDBG_STRING("VICE2_VIP_0_FW_CONTROL"),	BDBG_STRING("VIP FW Control") },
	{ 0x00003004, BDBG_STRING("VICE2_VIP_0_CONFIG"),	BDBG_STRING("VIP Configure") },
	{ 0x00003008, BDBG_STRING("VICE2_VIP_0_INPUT_PICTURE_SIZE"),	BDBG_STRING("Current Expected Input Picture Size") },
	{ 0x0000300c, BDBG_STRING("VICE2_VIP_0_OUTPUT_PICTURE_SIZE"),	BDBG_STRING("Current Picture Size") },
	{ 0x00003010, BDBG_STRING("VICE2_VIP_0_LUMA_ADDR"),	BDBG_STRING("Current Picture Luma Frame/Top/Bottom Buffer Address") },
	{ 0x00003014, BDBG_STRING("VICE2_VIP_0_LUMA_NMBY"),	BDBG_STRING("Current Picture Luma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003018, BDBG_STRING("VICE2_VIP_0_2H1V_ADDR"),	BDBG_STRING("Current Picture 2:1 Decimated Luma Frame/Top/Bottom Buffer Address") },
	{ 0x0000301c, BDBG_STRING("VICE2_VIP_0_2H1V_NMBY"),	BDBG_STRING("Current Picture 2:1 Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003020, BDBG_STRING("VICE2_VIP_0_2H2V_ADDR"),	BDBG_STRING("Current Picture 4:1 Decimated Luma Frame/Top/Bottom Buffer Address") },
	{ 0x00003024, BDBG_STRING("VICE2_VIP_0_2H2V_NMBY"),	BDBG_STRING("Current Picture 4:1 Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003028, BDBG_STRING("VICE2_VIP_0_420_CHROMA_ADDR"),	BDBG_STRING("Current Picture 420 Chroma Frame/Top/Bottom Buffer Address") },
	{ 0x0000302c, BDBG_STRING("VICE2_VIP_0_420_CHROMA_NMBY"),	BDBG_STRING("Current Picture 420 Chroma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003030, BDBG_STRING("VICE2_VIP_0_SHIFT_CHROMA_ADDR"),	BDBG_STRING("Current Picture Shifted Chroma Frame/Top/Bottom Buffer Address") },
	{ 0x00003034, BDBG_STRING("VICE2_VIP_0_SHIFT_CHROMA_NMBY"),	BDBG_STRING("Current Picture Shifted Chroma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003038, BDBG_STRING("VICE2_VIP_0_PCC_LUMA_ADDR"),	BDBG_STRING("Previous Picture Frame/Top/Bottom Buffer Address for PCC") },
	{ 0x0000303c, BDBG_STRING("VICE2_VIP_0_HIST_LUMA_ADDR"),	BDBG_STRING("Previous Picture Frame/Top/Bottom Buffer Address for Histogram") },
	{ 0x00003040, BDBG_STRING("VICE2_VIP_0_PCC_LINE_RANGE"),	BDBG_STRING("PCC Line Range") },
	{ 0x00003044, BDBG_STRING("VICE2_VIP_0_PCC_CORE_VALUE"),	BDBG_STRING("PCC Core Value") },
	{ 0x00003048, BDBG_STRING("VICE2_VIP_0_HIST_LINE_RANGE"),	BDBG_STRING("Histogram Line Range") },
	{ 0x0000304c, BDBG_STRING("VICE2_VIP_0_HIST_THRESHOLD_0"),	BDBG_STRING("Histogram Threshold 0~1 and SCAD Core Value") },
	{ 0x00003050, BDBG_STRING("VICE2_VIP_0_HIST_THRESHOLD_1"),	BDBG_STRING("Histogram Threshold 2~4") },
	{ 0x00003054, BDBG_STRING("VICE2_VIP_0_BVB_PADDING_DATA"),	BDBG_STRING("BVB PADDING DATA") },
	{ 0x00003058, BDBG_STRING("VICE2_VIP_0_BVB_STATUS_CLEAR"),	BDBG_STRING("BVB Status Clear") },
	{ 0x0000305c, BDBG_STRING("VICE2_VIP_0_BVB_STATUS"),	BDBG_STRING("BVB Status") },
	{ 0x00003060, BDBG_STRING("VICE2_VIP_0_SCRATCH"),	BDBG_STRING("Scratch Register") },
	{ 0x00003064, BDBG_STRING("VICE2_VIP_0_HIST_STATUS_0"),	BDBG_STRING("Histogram Status 0") },
	{ 0x00003068, BDBG_STRING("VICE2_VIP_0_HIST_STATUS_1"),	BDBG_STRING("Histogram Status 1") },
	{ 0x0000306c, BDBG_STRING("VICE2_VIP_0_HIST_STATUS_2"),	BDBG_STRING("Histogram Status 2") },
	{ 0x00003070, BDBG_STRING("VICE2_VIP_0_HIST_STATUS_3"),	BDBG_STRING("Histogram Status 3") },
	{ 0x00003074, BDBG_STRING("VICE2_VIP_0_HIST_STATUS_4"),	BDBG_STRING("Histogram Status 4") },
	{ 0x00003078, BDBG_STRING("VICE2_VIP_0_SCAD_STATUS"),	BDBG_STRING("SCAD Status") },
	{ 0x0000307c, BDBG_STRING("VICE2_VIP_0_SINGLE_PCC_STATUS"),	BDBG_STRING("PCC Status 0") },
	{ 0x00003080, BDBG_STRING("VICE2_VIP_0_DOUBLE_PCC_STATUS"),	BDBG_STRING("PCC Status 1") },
	{ 0x00003084, BDBG_STRING("VICE2_VIP_0_STATUS"),	BDBG_STRING("VIP Status") },
	{ 0x00003088, BDBG_STRING("VICE2_VIP_0_REG_STATUS"),	BDBG_STRING("REG Status") },
	{ 0x0000308c, BDBG_STRING("VICE2_VIP_0_DEBUG"),	BDBG_STRING("DEBUG") },
	{ 0x00003090, BDBG_STRING("VICE2_VIP_0_BVB_STATUS_ENABLE"),	BDBG_STRING("BVB_STATUS_ENABLE") },
	{ 0x00003094, BDBG_STRING("VICE2_VIP_0_ERR_STATUS_ENABLE"),	BDBG_STRING("ERR_STATUS_ENABLE") },
	{ 0x00003098, BDBG_STRING("VICE2_VIP_0_ERR_STATUS_CLR"),	BDBG_STRING("ERR_STATUS_CLR") },
	{ 0x0000309c, BDBG_STRING("VICE2_VIP_0_BVN_CRC_CTRL"),	BDBG_STRING("BVN CRC Control Register") },
	{ 0x000030a0, BDBG_STRING("VICE2_VIP_0_BVN_CRC_Y_STATUS"),	BDBG_STRING("BVN CRC Luma Status Register") },
	{ 0x000030a4, BDBG_STRING("VICE2_VIP_0_BVN_CRC_C_STATUS"),	BDBG_STRING("BVN CRC Chroma Status Register") },
	{ 0x00003200, BDBG_STRING("VICE2_VIP_0_TPG_FW_CONTROL"),	BDBG_STRING("TPG FW Control") },
	{ 0x00003204, BDBG_STRING("VICE2_VIP_0_TPG_CONFIG"),	BDBG_STRING("TPG Configure") },
	{ 0x00003208, BDBG_STRING("VICE2_VIP_0_TPG_PICTURE_SIZE"),	BDBG_STRING("Active Picture Size") },
	{ 0x0000320c, BDBG_STRING("VICE2_VIP_0_BLANKING_SIZE"),	BDBG_STRING("Blanking Period Size") },
	{ 0x00003210, BDBG_STRING("VICE2_VIP_0_PATTERN_SIZE"),	BDBG_STRING("Pattern Size") },
	{ 0x00003214, BDBG_STRING("VICE2_VIP_0_STEP_SIZE"),	BDBG_STRING("Step Size") },
	{ 0x00003218, BDBG_STRING("VICE2_VIP_0_YCrCb_VALUE"),	BDBG_STRING("YCrCb value") },
	{ 0x0000321c, BDBG_STRING("VICE2_VIP_0_PIC_RDY_INTR_DLY"),	BDBG_STRING("Picture ready interrupt to ARC delay value") },
	{ 0x00003220, BDBG_STRING("VICE2_VIP_0_NUMBER_OF_PICS"),	BDBG_STRING("Number of pictures the TPG will generate") },
	{ 0x00003224, BDBG_STRING("VICE2_VIP_0_TPG_STATUS"),	BDBG_STRING("TPG status") },

/***************************************************************************
 *VICE2_VIP1_0 - Video Input Processing 1 Registers
 ***************************************************************************/
	{ 0x00003800, BDBG_STRING("VICE2_VIP1_0_FW_CONTROL"),	BDBG_STRING("VIP FW Control") },
	{ 0x00003804, BDBG_STRING("VICE2_VIP1_0_CONFIG"),	BDBG_STRING("VIP Configure") },
	{ 0x00003808, BDBG_STRING("VICE2_VIP1_0_INPUT_PICTURE_SIZE"),	BDBG_STRING("Current Expected Input Picture Size") },
	{ 0x0000380c, BDBG_STRING("VICE2_VIP1_0_OUTPUT_PICTURE_SIZE"),	BDBG_STRING("Current Picture Size") },
	{ 0x00003810, BDBG_STRING("VICE2_VIP1_0_LUMA_ADDR"),	BDBG_STRING("Current Picture Luma Frame/Top/Bottom Buffer Address") },
	{ 0x00003814, BDBG_STRING("VICE2_VIP1_0_LUMA_NMBY"),	BDBG_STRING("Current Picture Luma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003818, BDBG_STRING("VICE2_VIP1_0_2H1V_ADDR"),	BDBG_STRING("Current Picture 2:1 Decimated Luma Frame/Top/Bottom Buffer Address") },
	{ 0x0000381c, BDBG_STRING("VICE2_VIP1_0_2H1V_NMBY"),	BDBG_STRING("Current Picture 2:1 Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003820, BDBG_STRING("VICE2_VIP1_0_2H2V_ADDR"),	BDBG_STRING("Current Picture 4:1 Decimated Luma Frame/Top/Bottom Buffer Address") },
	{ 0x00003824, BDBG_STRING("VICE2_VIP1_0_2H2V_NMBY"),	BDBG_STRING("Current Picture 4:1 Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003828, BDBG_STRING("VICE2_VIP1_0_420_CHROMA_ADDR"),	BDBG_STRING("Current Picture 420 Chroma Frame/Top/Bottom Buffer Address") },
	{ 0x0000382c, BDBG_STRING("VICE2_VIP1_0_420_CHROMA_NMBY"),	BDBG_STRING("Current Picture 420 Chroma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003830, BDBG_STRING("VICE2_VIP1_0_SHIFT_CHROMA_ADDR"),	BDBG_STRING("Current Picture Shifted Chroma Frame/Top/Bottom Buffer Address") },
	{ 0x00003834, BDBG_STRING("VICE2_VIP1_0_SHIFT_CHROMA_NMBY"),	BDBG_STRING("Current Picture Shifted Chroma Frame/Top/Bottom Buffer NMBY and Line Stride") },
	{ 0x00003838, BDBG_STRING("VICE2_VIP1_0_PCC_LUMA_ADDR"),	BDBG_STRING("Previous Picture Frame/Top/Bottom Buffer Address for PCC") },
	{ 0x0000383c, BDBG_STRING("VICE2_VIP1_0_HIST_LUMA_ADDR"),	BDBG_STRING("Previous Picture Frame/Top/Bottom Buffer Address for Histogram") },
	{ 0x00003840, BDBG_STRING("VICE2_VIP1_0_PCC_LINE_RANGE"),	BDBG_STRING("PCC Line Range") },
	{ 0x00003844, BDBG_STRING("VICE2_VIP1_0_PCC_CORE_VALUE"),	BDBG_STRING("PCC Core Value") },
	{ 0x00003848, BDBG_STRING("VICE2_VIP1_0_HIST_LINE_RANGE"),	BDBG_STRING("Histogram Line Range") },
	{ 0x0000384c, BDBG_STRING("VICE2_VIP1_0_HIST_THRESHOLD_0"),	BDBG_STRING("Histogram Threshold 0~1 and SCAD Core Value") },
	{ 0x00003850, BDBG_STRING("VICE2_VIP1_0_HIST_THRESHOLD_1"),	BDBG_STRING("Histogram Threshold 2~4") },
	{ 0x00003854, BDBG_STRING("VICE2_VIP1_0_BVB_PADDING_DATA"),	BDBG_STRING("BVB PADDING DATA") },
	{ 0x00003858, BDBG_STRING("VICE2_VIP1_0_BVB_STATUS_CLEAR"),	BDBG_STRING("BVB Status Clear") },
	{ 0x0000385c, BDBG_STRING("VICE2_VIP1_0_BVB_STATUS"),	BDBG_STRING("BVB Status") },
	{ 0x00003860, BDBG_STRING("VICE2_VIP1_0_SCRATCH"),	BDBG_STRING("Scratch Register") },
	{ 0x00003864, BDBG_STRING("VICE2_VIP1_0_HIST_STATUS_0"),	BDBG_STRING("Histogram Status 0") },
	{ 0x00003868, BDBG_STRING("VICE2_VIP1_0_HIST_STATUS_1"),	BDBG_STRING("Histogram Status 1") },
	{ 0x0000386c, BDBG_STRING("VICE2_VIP1_0_HIST_STATUS_2"),	BDBG_STRING("Histogram Status 2") },
	{ 0x00003870, BDBG_STRING("VICE2_VIP1_0_HIST_STATUS_3"),	BDBG_STRING("Histogram Status 3") },
	{ 0x00003874, BDBG_STRING("VICE2_VIP1_0_HIST_STATUS_4"),	BDBG_STRING("Histogram Status 4") },
	{ 0x00003878, BDBG_STRING("VICE2_VIP1_0_SCAD_STATUS"),	BDBG_STRING("SCAD Status") },
	{ 0x0000387c, BDBG_STRING("VICE2_VIP1_0_SINGLE_PCC_STATUS"),	BDBG_STRING("PCC Status 0") },
	{ 0x00003880, BDBG_STRING("VICE2_VIP1_0_DOUBLE_PCC_STATUS"),	BDBG_STRING("PCC Status 1") },
	{ 0x00003884, BDBG_STRING("VICE2_VIP1_0_STATUS"),	BDBG_STRING("VIP Status") },
	{ 0x00003888, BDBG_STRING("VICE2_VIP1_0_REG_STATUS"),	BDBG_STRING("REG Status") },
	{ 0x0000388c, BDBG_STRING("VICE2_VIP1_0_DEBUG"),	BDBG_STRING("DEBUG") },
	{ 0x00003890, BDBG_STRING("VICE2_VIP1_0_BVB_STATUS_ENABLE"),	BDBG_STRING("BVB_STATUS_ENABLE") },
	{ 0x00003894, BDBG_STRING("VICE2_VIP1_0_ERR_STATUS_ENABLE"),	BDBG_STRING("ERR_STATUS_ENABLE") },
	{ 0x00003898, BDBG_STRING("VICE2_VIP1_0_ERR_STATUS_CLR"),	BDBG_STRING("ERR_STATUS_CLR") },
	{ 0x0000389c, BDBG_STRING("VICE2_VIP1_0_BVN_CRC_CTRL"),	BDBG_STRING("BVN CRC Control Register") },
	{ 0x000038a0, BDBG_STRING("VICE2_VIP1_0_BVN_CRC_Y_STATUS"),	BDBG_STRING("BVN CRC Luma Status Register") },
	{ 0x000038a4, BDBG_STRING("VICE2_VIP1_0_BVN_CRC_C_STATUS"),	BDBG_STRING("BVN CRC Chroma Status Register") },
	{ 0x00003a00, BDBG_STRING("VICE2_VIP1_0_TPG_FW_CONTROL"),	BDBG_STRING("TPG FW Control") },
	{ 0x00003a04, BDBG_STRING("VICE2_VIP1_0_TPG_CONFIG"),	BDBG_STRING("TPG Configure") },
	{ 0x00003a08, BDBG_STRING("VICE2_VIP1_0_TPG_PICTURE_SIZE"),	BDBG_STRING("Active Picture Size") },
	{ 0x00003a0c, BDBG_STRING("VICE2_VIP1_0_BLANKING_SIZE"),	BDBG_STRING("Blanking Period Size") },
	{ 0x00003a10, BDBG_STRING("VICE2_VIP1_0_PATTERN_SIZE"),	BDBG_STRING("Pattern Size") },
	{ 0x00003a14, BDBG_STRING("VICE2_VIP1_0_STEP_SIZE"),	BDBG_STRING("Step Size") },
	{ 0x00003a18, BDBG_STRING("VICE2_VIP1_0_YCrCb_VALUE"),	BDBG_STRING("YCrCb value") },
	{ 0x00003a1c, BDBG_STRING("VICE2_VIP1_0_PIC_RDY_INTR_DLY"),	BDBG_STRING("Picture ready interrupt to ARC delay value") },
	{ 0x00003a20, BDBG_STRING("VICE2_VIP1_0_NUMBER_OF_PICS"),	BDBG_STRING("Number of pictures the TPG will generate") },
	{ 0x00003a24, BDBG_STRING("VICE2_VIP1_0_TPG_STATUS"),	BDBG_STRING("TPG status") },

/***************************************************************************
 *VICE2_XQ_0 - Transform (X) and Quantization (Q)Registers
 ***************************************************************************/
	{ 0x00004000, BDBG_STRING("VICE2_XQ_0_FW_CONTROL"),	BDBG_STRING("XQ FW control") },
	{ 0x00004004, BDBG_STRING("VICE2_XQ_0_CONFIG"),	BDBG_STRING("XQ control") },
	{ 0x00004008, BDBG_STRING("VICE2_XQ_0_PICTURE_SIZE"),	BDBG_STRING("Current picture size") },
	{ 0x00006160, BDBG_STRING("VICE2_XQ_0_SCRATCH"),	BDBG_STRING("XQ scratch register") },
	{ 0x00006164, BDBG_STRING("VICE2_XQ_0_ERROR_ENABLE"),	BDBG_STRING("XQ Error status enable") },
	{ 0x00006168, BDBG_STRING("VICE2_XQ_0_ERROR_STATUS"),	BDBG_STRING("XQ Error status") },
	{ 0x00006180, BDBG_STRING("VICE2_XQ_0_STATUS"),	BDBG_STRING("XQ status") },
	{ 0x00006184, BDBG_STRING("VICE2_XQ_0_DINO_DEBUG_HA"),	BDBG_STRING("DINO Debug Register (XQ to HA)") },
	{ 0x00006188, BDBG_STRING("VICE2_XQ_0_DINO_DEBUG_SG"),	BDBG_STRING("DINO Debug Register (XQ to SG)") },
	{ 0x0000618c, BDBG_STRING("VICE2_XQ_0_DINO_DEBUG_DBLK"),	BDBG_STRING("DINO Debug Register (XQ to DBLK)") },
	{ 0x00006190, BDBG_STRING("VICE2_XQ_0_DINO_DEBUG_MC"),	BDBG_STRING("DINO Debug Register (MC to XQ)") },
	{ 0x00006194, BDBG_STRING("VICE2_XQ_0_DINO_DEBUG_ARCSS"),	BDBG_STRING("DINO Debug Register (ARCSS to XQ)") },
	{ 0x00006198, BDBG_STRING("VICE2_XQ_0_DINO_DEBUG_IMD"),	BDBG_STRING("DINO Debug Register (XQ to IMD)") },

/***************************************************************************
 *VICE2_ARCSS_ESS_CTRL_0 - VICE2 ARCSS_ESS Control Registers (Peripheral Control)
 ***************************************************************************/
	{ 0x00010000, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_INIT_SYS_HOST_IF"),	BDBG_STRING("Host I/F") },
	{ 0x00010004, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_SYNC_LOCAL_RBUS"),	BDBG_STRING("Sync Local Rbus") },
	{ 0x00010010, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_B2B_OOB_DEBUG_ADDR"),	BDBG_STRING("B2B out of bound debug address") },
	{ 0x00010014, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_B2B_OOB_ADDR_INFO"),	BDBG_STRING("B2B out of bound address info") },
	{ 0x00010018, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR"),	BDBG_STRING("BVCI to global RBUS debug address") },
	{ 0x0001001c, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_BVCI2GLOBAL_RBUS_DEBUG_INFO"),	BDBG_STRING("BVCI to global RBUS debug info") },
	{ 0x00010020, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_INIT_SYS_DATA_SPACE_START"),	BDBG_STRING("Data Space Start") },
	{ 0x00010024, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET"),	BDBG_STRING("ARC instructions address offset") },
	{ 0x00010030, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_BVCI2SCB_CACHE_MISS"),	BDBG_STRING("BVCI2SCB cache miss") },
	{ 0x00010034, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL"),	BDBG_STRING("BVCI2SCB bridge ctrl") },
	{ 0x00010040, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DMA_DCCM_START_OFFSET0"),	BDBG_STRING("DMA DCCM start offset") },
	{ 0x00010044, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DMA_DCCM_START_OFFSET1"),	BDBG_STRING("DMA DCCM start offset") },
	{ 0x00010048, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DMA_MEM_START_OFFSET0"),	BDBG_STRING("DMA memory start offset") },
	{ 0x0001004c, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DMA_MEM_START_OFFSET1"),	BDBG_STRING("DMA memory start offset") },
	{ 0x00010050, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DMA_TRANSFER0"),	BDBG_STRING("DMA transfer") },
	{ 0x00010054, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DMA_TRANSFER1"),	BDBG_STRING("DMA transfer") },
	{ 0x00010058, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DMA_REQUEST0"),	BDBG_STRING("DMA request") },
	{ 0x0001005c, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DMA_REQUEST1"),	BDBG_STRING("DMA request") },
	{ 0x00010060, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DMA_ACTIVE_CHANNEL"),	BDBG_STRING("DMA active channel") },
	{ 0x00010080, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_INIT_SYS_WATCHDOG_CTRL"),	BDBG_STRING("Watchdog Ctrl") },
	{ 0x00010084, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_WATCHDOG_COUNTER"),	BDBG_STRING("Watchdog Counter") },
	{ 0x00010090, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_INIT_PROC_CTRL"),	BDBG_STRING("Processor control") },
	{ 0x00010094, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_INIT_PROC_START"),	BDBG_STRING("Processor Start") },
	{ 0x00010098, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DIAG"),	BDBG_STRING("Diagnostic Register") },
	{ 0x0001009c, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_DIAG_CTRL"),	BDBG_STRING("Diagnostic Register select") },
	{ 0x000100a0, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_0_INIT_PROC_CTRL2"),	BDBG_STRING("Processor control2") },

/***************************************************************************
 *VICE2_ARCSS_ESS_FLAG_INTR2_0 - VICE2 ARCSS_ESS Flag Controller
 ***************************************************************************/
	{ 0x00010400, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_STATUS"),	BDBG_STRING("Soft interrupt Status Register") },
	{ 0x00010404, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_SET"),	BDBG_STRING("Soft interrupt Set Register") },
	{ 0x00010408, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_CLEAR"),	BDBG_STRING("Soft interrupt Clear Register") },
	{ 0x0001040c, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_STATUS"),	BDBG_STRING("Soft interrupt Mask Status Register") },
	{ 0x00010410, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_SET"),	BDBG_STRING("Soft interrupt Mask Set Register") },
	{ 0x00010414, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_MASK_CLEAR"),	BDBG_STRING("Soft interrupt Mask Clear Register") },
	{ 0x00010418, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVED0"),	BDBG_STRING("RESERVED") },
	{ 0x0001041c, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVED1"),	BDBG_STRING("RESERVED") },
	{ 0x00010420, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVED2"),	BDBG_STRING("RESERVED") },
	{ 0x00010424, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVED3"),	BDBG_STRING("RESERVED") },
	{ 0x00010428, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVED4"),	BDBG_STRING("RESERVED") },
	{ 0x0001042c, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_0_RESERVED5"),	BDBG_STRING("RESERVED") },

/***************************************************************************
 *VICE2_ARCSS_ESS_P1_INTR2_0 - VICE2 ARCSS_ESS Interrupts Controller for ARC
 ***************************************************************************/
	{ 0x00010600, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P0_STATUS"),	BDBG_STRING("ARC P0 interrupt Status Register") },
	{ 0x00010604, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P0_SET"),	BDBG_STRING("ARC P0 interrupt Set Register") },
	{ 0x00010608, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P0_CLEAR"),	BDBG_STRING("ARC P0 interrupt Clear Register") },
	{ 0x0001060c, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P0_MASK_STATUS"),	BDBG_STRING("ARC P0 interrupt Mask Status Register") },
	{ 0x00010610, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P0_MASK_SET"),	BDBG_STRING("ARC P0 interrupt Mask Set Register") },
	{ 0x00010614, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P0_MASK_CLEAR"),	BDBG_STRING("ARC P0 interrupt Mask Clear Register") },
	{ 0x00010618, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P1_STATUS"),	BDBG_STRING("ARC P1 interrupt Status Register") },
	{ 0x0001061c, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P1_SET"),	BDBG_STRING("ARC P1 interrupt Set Register") },
	{ 0x00010620, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P1_CLEAR"),	BDBG_STRING("ARC P1 interrupt Clear Register") },
	{ 0x00010624, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P1_MASK_STATUS"),	BDBG_STRING("ARC P1 interrupt Mask Status Register") },
	{ 0x00010628, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P1_MASK_SET"),	BDBG_STRING("ARC P1 interrupt Mask Set Register") },
	{ 0x0001062c, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_0_ARC_P1_MASK_CLEAR"),	BDBG_STRING("ARC P1 interrupt Mask Clear Register") },

/***************************************************************************
 *VICE2_ARCSS_ESS_ADI_0 - VICE2 ARC0 DINO Registers
 ***************************************************************************/
	{ 0x00018000, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_FIFO0"),	BDBG_STRING("ADI RX FIFO") },
	{ 0x00018004, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_FIFO1"),	BDBG_STRING("ADI RX FIFO") },
	{ 0x00018008, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_FIFO2"),	BDBG_STRING("ADI RX FIFO") },
	{ 0x0001800c, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_FIFO3"),	BDBG_STRING("ADI RX FIFO") },
	{ 0x00018040, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_WRITE0"),	BDBG_STRING("ADI RX WRITE") },
	{ 0x00018044, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_WRITE1"),	BDBG_STRING("ADI RX WRITE") },
	{ 0x00018048, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_WRITE2"),	BDBG_STRING("ADI RX WRITE") },
	{ 0x0001804c, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_WRITE3"),	BDBG_STRING("ADI RX WRITE") },
	{ 0x00018060, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_READ0"),	BDBG_STRING("ADI RX POINTERS") },
	{ 0x00018064, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_READ1"),	BDBG_STRING("ADI RX POINTERS") },
	{ 0x00018068, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_READ2"),	BDBG_STRING("ADI RX POINTERS") },
	{ 0x0001806c, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_READ3"),	BDBG_STRING("ADI RX POINTERS") },
	{ 0x00018080, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_FIFO_EN0"),	BDBG_STRING("ADI RX FIFO_EN") },
	{ 0x00018084, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_FIFO_EN1"),	BDBG_STRING("ADI RX FIFO_EN") },
	{ 0x00018088, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_FIFO_EN2"),	BDBG_STRING("ADI RX FIFO_EN") },
	{ 0x0001808c, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_RX_FIFO_EN3"),	BDBG_STRING("ADI RX FIFO_EN") },
	{ 0x00018200, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_FIFO0"),	BDBG_STRING("ADI TX FIFO") },
	{ 0x00018204, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_FIFO1"),	BDBG_STRING("ADI TX FIFO") },
	{ 0x00018208, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_FIFO2"),	BDBG_STRING("ADI TX FIFO") },
	{ 0x0001820c, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_FIFO3"),	BDBG_STRING("ADI TX FIFO") },
	{ 0x00018240, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_READ0"),	BDBG_STRING("ADI TX READ") },
	{ 0x00018244, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_READ1"),	BDBG_STRING("ADI TX READ") },
	{ 0x00018248, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_READ2"),	BDBG_STRING("ADI TX READ") },
	{ 0x0001824c, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_READ3"),	BDBG_STRING("ADI TX READ") },
	{ 0x00018260, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_WRITE0"),	BDBG_STRING("ADI TX POINTERS") },
	{ 0x00018264, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_WRITE1"),	BDBG_STRING("ADI TX POINTERS") },
	{ 0x00018268, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_WRITE2"),	BDBG_STRING("ADI TX POINTERS") },
	{ 0x0001826c, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_WRITE3"),	BDBG_STRING("ADI TX POINTERS") },
	{ 0x00018280, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_FIFO_EN0"),	BDBG_STRING("ADI TX FIFO_EN") },
	{ 0x00018284, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_FIFO_EN1"),	BDBG_STRING("ADI TX FIFO_EN") },
	{ 0x00018288, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_FIFO_EN2"),	BDBG_STRING("ADI TX FIFO_EN") },
	{ 0x0001828c, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_FIFO_EN3"),	BDBG_STRING("ADI TX FIFO_EN") },
	{ 0x000182a0, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_COMMAND0"),	BDBG_STRING("ADI TX COMMAND") },
	{ 0x000182a4, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_COMMAND1"),	BDBG_STRING("ADI TX COMMAND") },
	{ 0x000182a8, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_COMMAND2"),	BDBG_STRING("ADI TX COMMAND") },
	{ 0x000182ac, BDBG_STRING("VICE2_ARCSS_ESS_ADI_0_ADI_TX_COMMAND3"),	BDBG_STRING("ADI TX COMMAND") },

/***************************************************************************
 *VICE2_ARCSS_ESS_CTRL_1 - VICE2 ARCSS_ESS Control Registers (Peripheral Control)
 ***************************************************************************/
	{ 0x00050000, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_HOST_IF"),	BDBG_STRING("Host I/F") },
	{ 0x00050004, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_SYNC_LOCAL_RBUS"),	BDBG_STRING("Sync Local Rbus") },
	{ 0x00050010, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_B2B_OOB_DEBUG_ADDR"),	BDBG_STRING("B2B out of bound debug address") },
	{ 0x00050014, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_B2B_OOB_ADDR_INFO"),	BDBG_STRING("B2B out of bound address info") },
	{ 0x00050018, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_BVCI2GLOBAL_RBUS_DEBUG_ADDR"),	BDBG_STRING("BVCI to global RBUS debug address") },
	{ 0x0005001c, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_BVCI2GLOBAL_RBUS_DEBUG_INFO"),	BDBG_STRING("BVCI to global RBUS debug info") },
	{ 0x00050020, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_DATA_SPACE_START"),	BDBG_STRING("Data Space Start") },
	{ 0x00050024, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_ARC_INSTR_ADDR_OFFSET"),	BDBG_STRING("ARC instructions address offset") },
	{ 0x00050030, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_BVCI2SCB_CACHE_MISS"),	BDBG_STRING("BVCI2SCB cache miss") },
	{ 0x00050034, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_BVCI2SCB_BRIDGE_CTRL"),	BDBG_STRING("BVCI2SCB bridge ctrl") },
	{ 0x00050040, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSET0"),	BDBG_STRING("DMA DCCM start offset") },
	{ 0x00050044, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSET1"),	BDBG_STRING("DMA DCCM start offset") },
	{ 0x00050048, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSET0"),	BDBG_STRING("DMA memory start offset") },
	{ 0x0005004c, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSET1"),	BDBG_STRING("DMA memory start offset") },
	{ 0x00050050, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFER0"),	BDBG_STRING("DMA transfer") },
	{ 0x00050054, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFER1"),	BDBG_STRING("DMA transfer") },
	{ 0x00050058, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DMA_REQUEST0"),	BDBG_STRING("DMA request") },
	{ 0x0005005c, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DMA_REQUEST1"),	BDBG_STRING("DMA request") },
	{ 0x00050060, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DMA_ACTIVE_CHANNEL"),	BDBG_STRING("DMA active channel") },
	{ 0x00050080, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_WATCHDOG_CTRL"),	BDBG_STRING("Watchdog Ctrl") },
	{ 0x00050084, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_WATCHDOG_COUNTER"),	BDBG_STRING("Watchdog Counter") },
	{ 0x00050090, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_INIT_PROC_CTRL"),	BDBG_STRING("Processor control") },
	{ 0x00050094, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_INIT_PROC_START"),	BDBG_STRING("Processor Start") },
	{ 0x00050098, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DIAG"),	BDBG_STRING("Diagnostic Register") },
	{ 0x0005009c, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_DIAG_CTRL"),	BDBG_STRING("Diagnostic Register select") },
	{ 0x000500a0, BDBG_STRING("VICE2_ARCSS_ESS_CTRL_1_INIT_PROC_CTRL2"),	BDBG_STRING("Processor control2") },

/***************************************************************************
 *VICE2_ARCSS_ESS_FLAG_INTR2_1 - VICE2 ARCSS_ESS Flag Controller
 ***************************************************************************/
	{ 0x00050400, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_STATUS"),	BDBG_STRING("Soft interrupt Status Register") },
	{ 0x00050404, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_SET"),	BDBG_STRING("Soft interrupt Set Register") },
	{ 0x00050408, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_CLEAR"),	BDBG_STRING("Soft interrupt Clear Register") },
	{ 0x0005040c, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_MASK_STATUS"),	BDBG_STRING("Soft interrupt Mask Status Register") },
	{ 0x00050410, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_MASK_SET"),	BDBG_STRING("Soft interrupt Mask Set Register") },
	{ 0x00050414, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_MASK_CLEAR"),	BDBG_STRING("Soft interrupt Mask Clear Register") },
	{ 0x00050418, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_RESERVED0"),	BDBG_STRING("RESERVED") },
	{ 0x0005041c, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_RESERVED1"),	BDBG_STRING("RESERVED") },
	{ 0x00050420, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_RESERVED2"),	BDBG_STRING("RESERVED") },
	{ 0x00050424, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_RESERVED3"),	BDBG_STRING("RESERVED") },
	{ 0x00050428, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_RESERVED4"),	BDBG_STRING("RESERVED") },
	{ 0x0005042c, BDBG_STRING("VICE2_ARCSS_ESS_FLAG_INTR2_1_RESERVED5"),	BDBG_STRING("RESERVED") },

/***************************************************************************
 *VICE2_ARCSS_ESS_P1_INTR2_1 - VICE2 ARCSS_ESS Interrupts Controller for ARC
 ***************************************************************************/
	{ 0x00050600, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_STATUS"),	BDBG_STRING("ARC P0 interrupt Status Register") },
	{ 0x00050604, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_SET"),	BDBG_STRING("ARC P0 interrupt Set Register") },
	{ 0x00050608, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_CLEAR"),	BDBG_STRING("ARC P0 interrupt Clear Register") },
	{ 0x0005060c, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_MASK_STATUS"),	BDBG_STRING("ARC P0 interrupt Mask Status Register") },
	{ 0x00050610, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_MASK_SET"),	BDBG_STRING("ARC P0 interrupt Mask Set Register") },
	{ 0x00050614, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_MASK_CLEAR"),	BDBG_STRING("ARC P0 interrupt Mask Clear Register") },
	{ 0x00050618, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_STATUS"),	BDBG_STRING("ARC P1 interrupt Status Register") },
	{ 0x0005061c, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_SET"),	BDBG_STRING("ARC P1 interrupt Set Register") },
	{ 0x00050620, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_CLEAR"),	BDBG_STRING("ARC P1 interrupt Clear Register") },
	{ 0x00050624, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_MASK_STATUS"),	BDBG_STRING("ARC P1 interrupt Mask Status Register") },
	{ 0x00050628, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_MASK_SET"),	BDBG_STRING("ARC P1 interrupt Mask Set Register") },
	{ 0x0005062c, BDBG_STRING("VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_MASK_CLEAR"),	BDBG_STRING("ARC P1 interrupt Mask Clear Register") },

/***************************************************************************
 *VICE2_ARCSS_ESS_ADI_1 - VICE2 ARC0 DINO Registers
 ***************************************************************************/
	{ 0x00058000, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_FIFO0"),	BDBG_STRING("ADI RX FIFO") },
	{ 0x00058004, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_FIFO1"),	BDBG_STRING("ADI RX FIFO") },
	{ 0x00058008, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_FIFO2"),	BDBG_STRING("ADI RX FIFO") },
	{ 0x00058040, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_WRITE0"),	BDBG_STRING("ADI RX WRITE") },
	{ 0x00058044, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_WRITE1"),	BDBG_STRING("ADI RX WRITE") },
	{ 0x00058048, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_WRITE2"),	BDBG_STRING("ADI RX WRITE") },
	{ 0x00058060, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_READ0"),	BDBG_STRING("ADI RX POINTERS") },
	{ 0x00058064, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_READ1"),	BDBG_STRING("ADI RX POINTERS") },
	{ 0x00058068, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_READ2"),	BDBG_STRING("ADI RX POINTERS") },
	{ 0x00058080, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_FIFO_EN0"),	BDBG_STRING("ADI RX FIFO_EN") },
	{ 0x00058084, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_FIFO_EN1"),	BDBG_STRING("ADI RX FIFO_EN") },
	{ 0x00058088, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_RX_FIFO_EN2"),	BDBG_STRING("ADI RX FIFO_EN") },
	{ 0x00058200, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_FIFO0"),	BDBG_STRING("ADI TX FIFO") },
	{ 0x00058204, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_FIFO1"),	BDBG_STRING("ADI TX FIFO") },
	{ 0x00058240, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_READ0"),	BDBG_STRING("ADI TX READ") },
	{ 0x00058244, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_READ1"),	BDBG_STRING("ADI TX READ") },
	{ 0x00058260, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_WRITE0"),	BDBG_STRING("ADI TX POINTERS") },
	{ 0x00058264, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_WRITE1"),	BDBG_STRING("ADI TX POINTERS") },
	{ 0x00058280, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_FIFO_EN0"),	BDBG_STRING("ADI TX FIFO_EN") },
	{ 0x00058284, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_FIFO_EN1"),	BDBG_STRING("ADI TX FIFO_EN") },
	{ 0x000582a0, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_COMMAND0"),	BDBG_STRING("ADI TX COMMAND") },
	{ 0x000582a4, BDBG_STRING("VICE2_ARCSS_ESS_ADI_1_ADI_TX_COMMAND1"),	BDBG_STRING("ADI TX COMMAND") },

/***************************************************************************
 *VICE2_RGR - VICE2 RGR Bridge Registers
 ***************************************************************************/
	{ 0x00080000, BDBG_STRING("VICE2_RGR_REVISION"),	BDBG_STRING("RGR Bridge Revision") },
	{ 0x00080004, BDBG_STRING("VICE2_RGR_CTRL"),	BDBG_STRING("RGR Bridge Control Register") },
	{ 0x00080008, BDBG_STRING("VICE2_RGR_RBUS_TIMER"),	BDBG_STRING("RGR Bridge RBUS Timer Register") },
	{ 0x0008000c, BDBG_STRING("VICE2_RGR_SW_RESET_0"),	BDBG_STRING("RGR Bridge Software Reset 0 Register") },

/***************************************************************************
 *VICE2_MISC - VICE2 MISC Control Registers
 ***************************************************************************/
	{ 0x00081000, BDBG_STRING("VICE2_MISC_REVISION"),	BDBG_STRING("VICE2 Revision") },
	{ 0x00081004, BDBG_STRING("VICE2_MISC_SW_INIT_SET"),	BDBG_STRING("VICE2 Soft Init Set") },
	{ 0x00081008, BDBG_STRING("VICE2_MISC_SW_INIT_CLR"),	BDBG_STRING("VICE2 Soft Init Clear") },
	{ 0x0008100c, BDBG_STRING("VICE2_MISC_SW_INIT_CONTROL"),	BDBG_STRING("VICE2 Soft Init Control") },
	{ 0x00081010, BDBG_STRING("VICE2_MISC_TEST_PORT_SEL"),	BDBG_STRING("VICE2 Test Port Select") },
	{ 0x00081014, BDBG_STRING("VICE2_MISC_TEST_PORT_DATA"),	BDBG_STRING("VICE2 Test Port Status") },
	{ 0x00081018, BDBG_STRING("VICE2_MISC_VICE2_ERR_STATUS"),	BDBG_STRING("VICE2 Error Status") },
	{ 0x0008101c, BDBG_STRING("VICE2_MISC_VICE2_CLOCK_CTRL"),	BDBG_STRING("VICE2 clock control register") },
	{ 0x00081020, BDBG_STRING("VICE2_MISC_SCRATCH"),	BDBG_STRING("Scratch Register") },

/***************************************************************************
 *VICE2_L2 - VICE2 L2 Interrupt Controller
 ***************************************************************************/
	{ 0x00081100, BDBG_STRING("VICE2_L2_CPU_STATUS"),	BDBG_STRING("CPU interrupt Status Register") },
	{ 0x00081104, BDBG_STRING("VICE2_L2_CPU_SET"),	BDBG_STRING("CPU interrupt Set Register") },
	{ 0x00081108, BDBG_STRING("VICE2_L2_CPU_CLEAR"),	BDBG_STRING("CPU interrupt Clear Register") },
	{ 0x0008110c, BDBG_STRING("VICE2_L2_CPU_MASK_STATUS"),	BDBG_STRING("CPU interrupt Mask Status Register") },
	{ 0x00081110, BDBG_STRING("VICE2_L2_CPU_MASK_SET"),	BDBG_STRING("CPU interrupt Mask Set Register") },
	{ 0x00081114, BDBG_STRING("VICE2_L2_CPU_MASK_CLEAR"),	BDBG_STRING("CPU interrupt Mask Clear Register") },
	{ 0x00081118, BDBG_STRING("VICE2_L2_PCI_STATUS"),	BDBG_STRING("PCI interrupt Status Register") },
	{ 0x0008111c, BDBG_STRING("VICE2_L2_PCI_SET"),	BDBG_STRING("PCI interrupt Set Register") },
	{ 0x00081120, BDBG_STRING("VICE2_L2_PCI_CLEAR"),	BDBG_STRING("PCI interrupt Clear Register") },
	{ 0x00081124, BDBG_STRING("VICE2_L2_PCI_MASK_STATUS"),	BDBG_STRING("PCI interrupt Mask Status Register") },
	{ 0x00081128, BDBG_STRING("VICE2_L2_PCI_MASK_SET"),	BDBG_STRING("PCI interrupt Mask Set Register") },
	{ 0x0008112c, BDBG_STRING("VICE2_L2_PCI_MASK_CLEAR"),	BDBG_STRING("PCI interrupt Mask Clear Register") },

/***************************************************************************
 *VICE2_ARCSS_MISC - VICE2 ARCSS MISC Control Registers
 ***************************************************************************/
	{ 0x00082000, BDBG_STRING("VICE2_ARCSS_MISC_SYNC_GLOBAL_RBUS"),	BDBG_STRING("Sync Global Rbus") },
	{ 0x00082004, BDBG_STRING("VICE2_ARCSS_MISC_INIT_SYS_REG_ADDR_OFFSET"),	BDBG_STRING("System Registers Address Space Offset") },
	{ 0x00082008, BDBG_STRING("VICE2_ARCSS_MISC_INIT_SYS_ARC_CONFIG"),	BDBG_STRING("ARC CONFIG") },
	{ 0x0008200c, BDBG_STRING("VICE2_ARCSS_MISC_JTAG"),	BDBG_STRING("JTAG") },
	{ 0x00082010, BDBG_STRING("VICE2_ARCSS_MISC_STC0_LOWER"),	BDBG_STRING("STC0 LOWER 32bit") },
	{ 0x00082014, BDBG_STRING("VICE2_ARCSS_MISC_STC0_UPPER"),	BDBG_STRING("STC0 UPPER 10bit") },
	{ 0x00082018, BDBG_STRING("VICE2_ARCSS_MISC_STC1_LOWER"),	BDBG_STRING("STC1 LOWER 32bit") },
	{ 0x0008201c, BDBG_STRING("VICE2_ARCSS_MISC_STC1_UPPER"),	BDBG_STRING("STC1 UPPER 10bit") },
	{ 0x00082020, BDBG_STRING("VICE2_ARCSS_MISC_STC0_CTRL"),	BDBG_STRING("STC 0 Control") },
	{ 0x00082024, BDBG_STRING("VICE2_ARCSS_MISC_STC1_CTRL"),	BDBG_STRING("STC 1 Control") },
	{ 0x00082030, BDBG_STRING("VICE2_ARCSS_MISC_MISC_CTRL"),	BDBG_STRING("MISC Control") },

#else
{0, "", ""},
#endif
};

#if BDBG_DEBUG_BUILD
const unsigned s_uiViceHardwareRegistersCount = 606;
#else
const unsigned s_uiViceHardwareRegistersCount = 0;
#endif

/* End of File */
