#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* LED1 */
#define LED1__0__DR CYREG_GPIO_PRT2_DR
#define LED1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED1__0__HSIOM_MASK 0xF0000000u
#define LED1__0__HSIOM_SHIFT 28u
#define LED1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED1__0__INTR CYREG_GPIO_PRT2_INTR
#define LED1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED1__0__MASK 0x80u
#define LED1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED1__0__PC CYREG_GPIO_PRT2_PC
#define LED1__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED1__0__PORT 2u
#define LED1__0__PS CYREG_GPIO_PRT2_PS
#define LED1__0__SHIFT 7u
#define LED1__DR CYREG_GPIO_PRT2_DR
#define LED1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED1__INTR CYREG_GPIO_PRT2_INTR
#define LED1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED1__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED1__MASK 0x80u
#define LED1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED1__PC CYREG_GPIO_PRT2_PC
#define LED1__PC2 CYREG_GPIO_PRT2_PC2
#define LED1__PORT 2u
#define LED1__PS CYREG_GPIO_PRT2_PS
#define LED1__SHIFT 7u

/* LED2 */
#define LED2__0__DR CYREG_GPIO_PRT2_DR
#define LED2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED2__0__HSIOM_MASK 0x0F000000u
#define LED2__0__HSIOM_SHIFT 24u
#define LED2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED2__0__INTR CYREG_GPIO_PRT2_INTR
#define LED2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED2__0__MASK 0x40u
#define LED2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED2__0__PC CYREG_GPIO_PRT2_PC
#define LED2__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED2__0__PORT 2u
#define LED2__0__PS CYREG_GPIO_PRT2_PS
#define LED2__0__SHIFT 6u
#define LED2__DR CYREG_GPIO_PRT2_DR
#define LED2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED2__INTR CYREG_GPIO_PRT2_INTR
#define LED2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED2__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED2__MASK 0x40u
#define LED2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED2__PC CYREG_GPIO_PRT2_PC
#define LED2__PC2 CYREG_GPIO_PRT2_PC2
#define LED2__PORT 2u
#define LED2__PS CYREG_GPIO_PRT2_PS
#define LED2__SHIFT 6u

/* LED3 */
#define LED3__0__DR CYREG_GPIO_PRT2_DR
#define LED3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED3__0__HSIOM_MASK 0x00F00000u
#define LED3__0__HSIOM_SHIFT 20u
#define LED3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED3__0__INTR CYREG_GPIO_PRT2_INTR
#define LED3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED3__0__MASK 0x20u
#define LED3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED3__0__PC CYREG_GPIO_PRT2_PC
#define LED3__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED3__0__PORT 2u
#define LED3__0__PS CYREG_GPIO_PRT2_PS
#define LED3__0__SHIFT 5u
#define LED3__DR CYREG_GPIO_PRT2_DR
#define LED3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED3__INTR CYREG_GPIO_PRT2_INTR
#define LED3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED3__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED3__MASK 0x20u
#define LED3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED3__PC CYREG_GPIO_PRT2_PC
#define LED3__PC2 CYREG_GPIO_PRT2_PC2
#define LED3__PORT 2u
#define LED3__PS CYREG_GPIO_PRT2_PS
#define LED3__SHIFT 5u

/* LED4 */
#define LED4__0__DR CYREG_GPIO_PRT2_DR
#define LED4__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED4__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED4__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED4__0__HSIOM_MASK 0x000F0000u
#define LED4__0__HSIOM_SHIFT 16u
#define LED4__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED4__0__INTR CYREG_GPIO_PRT2_INTR
#define LED4__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED4__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED4__0__MASK 0x10u
#define LED4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED4__0__PC CYREG_GPIO_PRT2_PC
#define LED4__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED4__0__PORT 2u
#define LED4__0__PS CYREG_GPIO_PRT2_PS
#define LED4__0__SHIFT 4u
#define LED4__DR CYREG_GPIO_PRT2_DR
#define LED4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED4__INTR CYREG_GPIO_PRT2_INTR
#define LED4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED4__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED4__MASK 0x10u
#define LED4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED4__PC CYREG_GPIO_PRT2_PC
#define LED4__PC2 CYREG_GPIO_PRT2_PC2
#define LED4__PORT 2u
#define LED4__PS CYREG_GPIO_PRT2_PS
#define LED4__SHIFT 4u

/* LED5 */
#define LED5__0__DR CYREG_GPIO_PRT2_DR
#define LED5__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED5__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED5__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED5__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED5__0__HSIOM_MASK 0x0000F000u
#define LED5__0__HSIOM_SHIFT 12u
#define LED5__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED5__0__INTR CYREG_GPIO_PRT2_INTR
#define LED5__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED5__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED5__0__MASK 0x08u
#define LED5__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED5__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED5__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED5__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED5__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED5__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED5__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED5__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED5__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED5__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED5__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED5__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED5__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED5__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED5__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED5__0__PC CYREG_GPIO_PRT2_PC
#define LED5__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED5__0__PORT 2u
#define LED5__0__PS CYREG_GPIO_PRT2_PS
#define LED5__0__SHIFT 3u
#define LED5__DR CYREG_GPIO_PRT2_DR
#define LED5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED5__INTR CYREG_GPIO_PRT2_INTR
#define LED5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED5__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED5__MASK 0x08u
#define LED5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED5__PC CYREG_GPIO_PRT2_PC
#define LED5__PC2 CYREG_GPIO_PRT2_PC2
#define LED5__PORT 2u
#define LED5__PS CYREG_GPIO_PRT2_PS
#define LED5__SHIFT 3u

/* LED6 */
#define LED6__0__DR CYREG_GPIO_PRT2_DR
#define LED6__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED6__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED6__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED6__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED6__0__HSIOM_MASK 0x00000F00u
#define LED6__0__HSIOM_SHIFT 8u
#define LED6__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED6__0__INTR CYREG_GPIO_PRT2_INTR
#define LED6__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED6__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED6__0__MASK 0x04u
#define LED6__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED6__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED6__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED6__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED6__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED6__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED6__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED6__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED6__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED6__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED6__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED6__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED6__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED6__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED6__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED6__0__PC CYREG_GPIO_PRT2_PC
#define LED6__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED6__0__PORT 2u
#define LED6__0__PS CYREG_GPIO_PRT2_PS
#define LED6__0__SHIFT 2u
#define LED6__DR CYREG_GPIO_PRT2_DR
#define LED6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED6__INTR CYREG_GPIO_PRT2_INTR
#define LED6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED6__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED6__MASK 0x04u
#define LED6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED6__PC CYREG_GPIO_PRT2_PC
#define LED6__PC2 CYREG_GPIO_PRT2_PC2
#define LED6__PORT 2u
#define LED6__PS CYREG_GPIO_PRT2_PS
#define LED6__SHIFT 2u

/* LED7 */
#define LED7__0__DR CYREG_GPIO_PRT5_DR
#define LED7__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED7__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED7__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED7__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define LED7__0__HSIOM_MASK 0x00000F00u
#define LED7__0__HSIOM_SHIFT 8u
#define LED7__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED7__0__INTR CYREG_GPIO_PRT5_INTR
#define LED7__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED7__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED7__0__MASK 0x04u
#define LED7__0__PC CYREG_GPIO_PRT5_PC
#define LED7__0__PC2 CYREG_GPIO_PRT5_PC2
#define LED7__0__PORT 5u
#define LED7__0__PS CYREG_GPIO_PRT5_PS
#define LED7__0__SHIFT 2u
#define LED7__DR CYREG_GPIO_PRT5_DR
#define LED7__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED7__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED7__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED7__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED7__INTR CYREG_GPIO_PRT5_INTR
#define LED7__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED7__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED7__MASK 0x04u
#define LED7__PC CYREG_GPIO_PRT5_PC
#define LED7__PC2 CYREG_GPIO_PRT5_PC2
#define LED7__PORT 5u
#define LED7__PS CYREG_GPIO_PRT5_PS
#define LED7__SHIFT 2u

/* LED8 */
#define LED8__0__DR CYREG_GPIO_PRT5_DR
#define LED8__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED8__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED8__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED8__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define LED8__0__HSIOM_MASK 0x000000F0u
#define LED8__0__HSIOM_SHIFT 4u
#define LED8__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED8__0__INTR CYREG_GPIO_PRT5_INTR
#define LED8__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED8__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED8__0__MASK 0x02u
#define LED8__0__PC CYREG_GPIO_PRT5_PC
#define LED8__0__PC2 CYREG_GPIO_PRT5_PC2
#define LED8__0__PORT 5u
#define LED8__0__PS CYREG_GPIO_PRT5_PS
#define LED8__0__SHIFT 1u
#define LED8__DR CYREG_GPIO_PRT5_DR
#define LED8__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED8__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED8__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED8__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED8__INTR CYREG_GPIO_PRT5_INTR
#define LED8__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED8__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED8__MASK 0x02u
#define LED8__PC CYREG_GPIO_PRT5_PC
#define LED8__PC2 CYREG_GPIO_PRT5_PC2
#define LED8__PORT 5u
#define LED8__PS CYREG_GPIO_PRT5_PS
#define LED8__SHIFT 1u

/* UART_rx */
#define UART_rx__0__DR CYREG_GPIO_PRT7_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT7_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_GPIO_PRT7_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT7_PC2
#define UART_rx__0__PORT 7u
#define UART_rx__0__PS CYREG_GPIO_PRT7_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT7_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT7_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_GPIO_PRT7_PC
#define UART_rx__PC2 CYREG_GPIO_PRT7_PC2
#define UART_rx__PORT 7u
#define UART_rx__PS CYREG_GPIO_PRT7_PS
#define UART_rx__SHIFT 0u

/* UART_SCB */
#define UART_SCB__CTRL CYREG_SCB3_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB3_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB3_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB3_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define UART_SCBCLK__DIV_ID 0x00000043u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu

/* UART_tx */
#define UART_tx__0__DR CYREG_GPIO_PRT7_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_GPIO_PRT7_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__0__PORT 7u
#define UART_tx__0__PS CYREG_GPIO_PRT7_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT7_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_GPIO_PRT7_PC
#define UART_tx__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__PORT 7u
#define UART_tx__PS CYREG_GPIO_PRT7_PS
#define UART_tx__SHIFT 1u

/* Triac1 */
#define Triac1__0__DR CYREG_GPIO_PRT1_DR
#define Triac1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Triac1__0__HSIOM_MASK 0x00000F00u
#define Triac1__0__HSIOM_SHIFT 8u
#define Triac1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac1__0__INTR CYREG_GPIO_PRT1_INTR
#define Triac1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac1__0__MASK 0x04u
#define Triac1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac1__0__PC CYREG_GPIO_PRT1_PC
#define Triac1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Triac1__0__PORT 1u
#define Triac1__0__PS CYREG_GPIO_PRT1_PS
#define Triac1__0__SHIFT 2u
#define Triac1__DR CYREG_GPIO_PRT1_DR
#define Triac1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac1__INTR CYREG_GPIO_PRT1_INTR
#define Triac1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac1__MASK 0x04u
#define Triac1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac1__PC CYREG_GPIO_PRT1_PC
#define Triac1__PC2 CYREG_GPIO_PRT1_PC2
#define Triac1__PORT 1u
#define Triac1__PS CYREG_GPIO_PRT1_PS
#define Triac1__SHIFT 2u

/* Triac2 */
#define Triac2__0__DR CYREG_GPIO_PRT1_DR
#define Triac2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Triac2__0__HSIOM_MASK 0x0000F000u
#define Triac2__0__HSIOM_SHIFT 12u
#define Triac2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac2__0__INTR CYREG_GPIO_PRT1_INTR
#define Triac2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac2__0__MASK 0x08u
#define Triac2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac2__0__PC CYREG_GPIO_PRT1_PC
#define Triac2__0__PC2 CYREG_GPIO_PRT1_PC2
#define Triac2__0__PORT 1u
#define Triac2__0__PS CYREG_GPIO_PRT1_PS
#define Triac2__0__SHIFT 3u
#define Triac2__DR CYREG_GPIO_PRT1_DR
#define Triac2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac2__INTR CYREG_GPIO_PRT1_INTR
#define Triac2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac2__MASK 0x08u
#define Triac2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac2__PC CYREG_GPIO_PRT1_PC
#define Triac2__PC2 CYREG_GPIO_PRT1_PC2
#define Triac2__PORT 1u
#define Triac2__PS CYREG_GPIO_PRT1_PS
#define Triac2__SHIFT 3u

/* Triac3 */
#define Triac3__0__DR CYREG_GPIO_PRT2_DR
#define Triac3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Triac3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Triac3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Triac3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Triac3__0__HSIOM_MASK 0x000000F0u
#define Triac3__0__HSIOM_SHIFT 4u
#define Triac3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Triac3__0__INTR CYREG_GPIO_PRT2_INTR
#define Triac3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Triac3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Triac3__0__MASK 0x02u
#define Triac3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Triac3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Triac3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Triac3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Triac3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Triac3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Triac3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Triac3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Triac3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Triac3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Triac3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Triac3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Triac3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Triac3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Triac3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Triac3__0__PC CYREG_GPIO_PRT2_PC
#define Triac3__0__PC2 CYREG_GPIO_PRT2_PC2
#define Triac3__0__PORT 2u
#define Triac3__0__PS CYREG_GPIO_PRT2_PS
#define Triac3__0__SHIFT 1u
#define Triac3__DR CYREG_GPIO_PRT2_DR
#define Triac3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Triac3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Triac3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Triac3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Triac3__INTR CYREG_GPIO_PRT2_INTR
#define Triac3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Triac3__INTSTAT CYREG_GPIO_PRT2_INTR
#define Triac3__MASK 0x02u
#define Triac3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Triac3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Triac3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Triac3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Triac3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Triac3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Triac3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Triac3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Triac3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Triac3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Triac3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Triac3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Triac3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Triac3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Triac3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Triac3__PC CYREG_GPIO_PRT2_PC
#define Triac3__PC2 CYREG_GPIO_PRT2_PC2
#define Triac3__PORT 2u
#define Triac3__PS CYREG_GPIO_PRT2_PS
#define Triac3__SHIFT 1u

/* Triac4 */
#define Triac4__0__DR CYREG_GPIO_PRT2_DR
#define Triac4__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Triac4__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Triac4__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Triac4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Triac4__0__HSIOM_MASK 0x0000000Fu
#define Triac4__0__HSIOM_SHIFT 0u
#define Triac4__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Triac4__0__INTR CYREG_GPIO_PRT2_INTR
#define Triac4__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Triac4__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Triac4__0__MASK 0x01u
#define Triac4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Triac4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Triac4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Triac4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Triac4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Triac4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Triac4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Triac4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Triac4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Triac4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Triac4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Triac4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Triac4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Triac4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Triac4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Triac4__0__PC CYREG_GPIO_PRT2_PC
#define Triac4__0__PC2 CYREG_GPIO_PRT2_PC2
#define Triac4__0__PORT 2u
#define Triac4__0__PS CYREG_GPIO_PRT2_PS
#define Triac4__0__SHIFT 0u
#define Triac4__DR CYREG_GPIO_PRT2_DR
#define Triac4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Triac4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Triac4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Triac4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Triac4__INTR CYREG_GPIO_PRT2_INTR
#define Triac4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Triac4__INTSTAT CYREG_GPIO_PRT2_INTR
#define Triac4__MASK 0x01u
#define Triac4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Triac4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Triac4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Triac4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Triac4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Triac4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Triac4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Triac4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Triac4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Triac4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Triac4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Triac4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Triac4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Triac4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Triac4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Triac4__PC CYREG_GPIO_PRT2_PC
#define Triac4__PC2 CYREG_GPIO_PRT2_PC2
#define Triac4__PORT 2u
#define Triac4__PS CYREG_GPIO_PRT2_PS
#define Triac4__SHIFT 0u

/* Triac5 */
#define Triac5__0__DR CYREG_GPIO_PRT1_DR
#define Triac5__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac5__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac5__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac5__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Triac5__0__HSIOM_MASK 0xF0000000u
#define Triac5__0__HSIOM_SHIFT 28u
#define Triac5__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac5__0__INTR CYREG_GPIO_PRT1_INTR
#define Triac5__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac5__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac5__0__MASK 0x80u
#define Triac5__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac5__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac5__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac5__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac5__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac5__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac5__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac5__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac5__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac5__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac5__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac5__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac5__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac5__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac5__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac5__0__PC CYREG_GPIO_PRT1_PC
#define Triac5__0__PC2 CYREG_GPIO_PRT1_PC2
#define Triac5__0__PORT 1u
#define Triac5__0__PS CYREG_GPIO_PRT1_PS
#define Triac5__0__SHIFT 7u
#define Triac5__DR CYREG_GPIO_PRT1_DR
#define Triac5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac5__INTR CYREG_GPIO_PRT1_INTR
#define Triac5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac5__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac5__MASK 0x80u
#define Triac5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac5__PC CYREG_GPIO_PRT1_PC
#define Triac5__PC2 CYREG_GPIO_PRT1_PC2
#define Triac5__PORT 1u
#define Triac5__PS CYREG_GPIO_PRT1_PS
#define Triac5__SHIFT 7u

/* Triac6 */
#define Triac6__0__DR CYREG_GPIO_PRT1_DR
#define Triac6__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac6__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac6__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac6__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Triac6__0__HSIOM_MASK 0x0F000000u
#define Triac6__0__HSIOM_SHIFT 24u
#define Triac6__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac6__0__INTR CYREG_GPIO_PRT1_INTR
#define Triac6__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac6__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac6__0__MASK 0x40u
#define Triac6__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac6__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac6__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac6__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac6__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac6__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac6__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac6__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac6__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac6__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac6__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac6__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac6__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac6__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac6__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac6__0__PC CYREG_GPIO_PRT1_PC
#define Triac6__0__PC2 CYREG_GPIO_PRT1_PC2
#define Triac6__0__PORT 1u
#define Triac6__0__PS CYREG_GPIO_PRT1_PS
#define Triac6__0__SHIFT 6u
#define Triac6__DR CYREG_GPIO_PRT1_DR
#define Triac6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac6__INTR CYREG_GPIO_PRT1_INTR
#define Triac6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac6__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac6__MASK 0x40u
#define Triac6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac6__PC CYREG_GPIO_PRT1_PC
#define Triac6__PC2 CYREG_GPIO_PRT1_PC2
#define Triac6__PORT 1u
#define Triac6__PS CYREG_GPIO_PRT1_PS
#define Triac6__SHIFT 6u

/* Triac7 */
#define Triac7__0__DR CYREG_GPIO_PRT1_DR
#define Triac7__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac7__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac7__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac7__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Triac7__0__HSIOM_MASK 0x00F00000u
#define Triac7__0__HSIOM_SHIFT 20u
#define Triac7__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac7__0__INTR CYREG_GPIO_PRT1_INTR
#define Triac7__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac7__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac7__0__MASK 0x20u
#define Triac7__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac7__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac7__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac7__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac7__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac7__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac7__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac7__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac7__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac7__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac7__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac7__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac7__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac7__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac7__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac7__0__PC CYREG_GPIO_PRT1_PC
#define Triac7__0__PC2 CYREG_GPIO_PRT1_PC2
#define Triac7__0__PORT 1u
#define Triac7__0__PS CYREG_GPIO_PRT1_PS
#define Triac7__0__SHIFT 5u
#define Triac7__DR CYREG_GPIO_PRT1_DR
#define Triac7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac7__INTR CYREG_GPIO_PRT1_INTR
#define Triac7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac7__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac7__MASK 0x20u
#define Triac7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac7__PC CYREG_GPIO_PRT1_PC
#define Triac7__PC2 CYREG_GPIO_PRT1_PC2
#define Triac7__PORT 1u
#define Triac7__PS CYREG_GPIO_PRT1_PS
#define Triac7__SHIFT 5u

/* Triac8 */
#define Triac8__0__DR CYREG_GPIO_PRT1_DR
#define Triac8__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac8__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac8__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac8__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Triac8__0__HSIOM_MASK 0x000F0000u
#define Triac8__0__HSIOM_SHIFT 16u
#define Triac8__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac8__0__INTR CYREG_GPIO_PRT1_INTR
#define Triac8__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac8__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac8__0__MASK 0x10u
#define Triac8__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac8__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac8__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac8__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac8__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac8__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac8__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac8__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac8__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac8__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac8__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac8__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac8__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac8__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac8__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac8__0__PC CYREG_GPIO_PRT1_PC
#define Triac8__0__PC2 CYREG_GPIO_PRT1_PC2
#define Triac8__0__PORT 1u
#define Triac8__0__PS CYREG_GPIO_PRT1_PS
#define Triac8__0__SHIFT 4u
#define Triac8__DR CYREG_GPIO_PRT1_DR
#define Triac8__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Triac8__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Triac8__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Triac8__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac8__INTR CYREG_GPIO_PRT1_INTR
#define Triac8__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Triac8__INTSTAT CYREG_GPIO_PRT1_INTR
#define Triac8__MASK 0x10u
#define Triac8__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Triac8__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Triac8__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Triac8__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Triac8__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Triac8__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Triac8__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Triac8__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Triac8__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Triac8__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Triac8__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Triac8__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Triac8__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Triac8__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Triac8__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Triac8__PC CYREG_GPIO_PRT1_PC
#define Triac8__PC2 CYREG_GPIO_PRT1_PC2
#define Triac8__PORT 1u
#define Triac8__PS CYREG_GPIO_PRT1_PS
#define Triac8__SHIFT 4u

/* CapSense_Cmod */
#define CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2u
#define CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2u
#define CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__SHIFT 2u

/* CapSense_CSD_FFB */
#define CapSense_CSD_FFB__CSD_CONFIG CYREG_CSD0_CONFIG
#define CapSense_CSD_FFB__CSD_COUNTER CYREG_CSD0_COUNTER
#define CapSense_CSD_FFB__CSD_ID CYREG_CSD0_ID
#define CapSense_CSD_FFB__CSD_INTR CYREG_CSD0_INTR
#define CapSense_CSD_FFB__CSD_INTR_SET CYREG_CSD0_INTR_SET
#define CapSense_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_FFB__CSD_PWM CYREG_CSD0_PWM
#define CapSense_CSD_FFB__CSD_STATUS CYREG_CSD0_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
#define CapSense_IDAC1_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16u

/* CapSense_IDAC2_cy_psoc4_idac */
#define CapSense_IDAC2_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17u

/* CapSense_ISR */
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x20000u
#define CapSense_ISR__INTC_NUMBER 17u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_SampleClk */
#define CapSense_SampleClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define CapSense_SampleClk__DIV_ID 0x00000040u
#define CapSense_SampleClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_SampleClk__PA_DIV_ID 0x000000FFu

/* CapSense_SenseClk */
#define CapSense_SenseClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define CapSense_SenseClk__DIV_ID 0x00000041u
#define CapSense_SenseClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define CapSense_SenseClk__PA_DIV_ID 0x000000FFu

/* CapSense_Sns */
#define CapSense_Sns__0__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__0__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__0__HSIOM_SHIFT 4u
#define CapSense_Sns__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__0__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__0__MASK 0x02u
#define CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__0__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__0__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__0__PORT 3u
#define CapSense_Sns__0__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__0__SHIFT 1u
#define CapSense_Sns__1__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__1__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__1__HSIOM_SHIFT 8u
#define CapSense_Sns__1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__1__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__1__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__1__MASK 0x04u
#define CapSense_Sns__1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__1__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__1__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__1__PORT 3u
#define CapSense_Sns__1__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__1__SHIFT 2u
#define CapSense_Sns__2__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__2__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__2__HSIOM_SHIFT 12u
#define CapSense_Sns__2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__2__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__2__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__2__MASK 0x08u
#define CapSense_Sns__2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__2__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__2__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__2__PORT 3u
#define CapSense_Sns__2__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__2__SHIFT 3u
#define CapSense_Sns__3__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__3__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__3__HSIOM_SHIFT 16u
#define CapSense_Sns__3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__3__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__3__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__3__MASK 0x10u
#define CapSense_Sns__3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__3__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__3__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__3__PORT 3u
#define CapSense_Sns__3__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__3__SHIFT 4u
#define CapSense_Sns__4__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__4__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__4__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__4__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__4__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__4__HSIOM_SHIFT 20u
#define CapSense_Sns__4__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__4__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__4__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__4__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__4__MASK 0x20u
#define CapSense_Sns__4__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__4__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__4__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__4__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__4__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__4__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__4__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__4__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__4__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__4__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__4__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__4__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__4__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__4__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__4__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__4__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__4__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__4__PORT 3u
#define CapSense_Sns__4__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__4__SHIFT 5u
#define CapSense_Sns__5__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__5__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__5__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__5__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__5__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__5__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__5__HSIOM_SHIFT 24u
#define CapSense_Sns__5__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__5__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__5__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__5__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__5__MASK 0x40u
#define CapSense_Sns__5__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__5__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__5__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__5__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__5__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__5__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__5__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__5__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__5__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__5__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__5__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__5__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__5__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__5__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__5__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__5__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__5__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__5__PORT 3u
#define CapSense_Sns__5__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__5__SHIFT 6u
#define CapSense_Sns__6__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__6__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__6__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__6__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__6__HSIOM CYREG_HSIOM_PORT_SEL3
#define CapSense_Sns__6__HSIOM_MASK 0xF0000000u
#define CapSense_Sns__6__HSIOM_SHIFT 28u
#define CapSense_Sns__6__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__6__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__6__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__6__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__6__MASK 0x80u
#define CapSense_Sns__6__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__6__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__6__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__6__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__6__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__6__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__6__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__6__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__6__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__6__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__6__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__6__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__6__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__6__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__6__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__6__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__6__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__6__PORT 3u
#define CapSense_Sns__6__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__6__SHIFT 7u
#define CapSense_Sns__7__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__7__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__7__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__7__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__7__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__7__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__7__HSIOM_SHIFT 0u
#define CapSense_Sns__7__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__7__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__7__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__7__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__7__MASK 0x01u
#define CapSense_Sns__7__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__7__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__7__PORT 4u
#define CapSense_Sns__7__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__7__SHIFT 0u
#define CapSense_Sns__Button0__BTN__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button0__BTN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button0__BTN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button0__BTN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button0__BTN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button0__BTN__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button0__BTN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button0__BTN__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button0__BTN__MASK 0x02u
#define CapSense_Sns__Button0__BTN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__Button0__BTN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__Button0__BTN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__Button0__BTN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__Button0__BTN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__Button0__BTN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__Button0__BTN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__Button0__BTN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__Button0__BTN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__Button0__BTN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__Button0__BTN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__Button0__BTN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__Button0__BTN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__Button0__BTN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__Button0__BTN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__Button0__BTN__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button0__BTN__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button0__BTN__PORT 3u
#define CapSense_Sns__Button0__BTN__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button0__BTN__SHIFT 1u
#define CapSense_Sns__Button1__BTN__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button1__BTN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button1__BTN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button1__BTN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button1__BTN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button1__BTN__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button1__BTN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button1__BTN__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button1__BTN__MASK 0x04u
#define CapSense_Sns__Button1__BTN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__Button1__BTN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__Button1__BTN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__Button1__BTN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__Button1__BTN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__Button1__BTN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__Button1__BTN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__Button1__BTN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__Button1__BTN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__Button1__BTN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__Button1__BTN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__Button1__BTN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__Button1__BTN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__Button1__BTN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__Button1__BTN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__Button1__BTN__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button1__BTN__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button1__BTN__PORT 3u
#define CapSense_Sns__Button1__BTN__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button1__BTN__SHIFT 2u
#define CapSense_Sns__Button2__BTN__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button2__BTN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button2__BTN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button2__BTN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button2__BTN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button2__BTN__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button2__BTN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button2__BTN__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button2__BTN__MASK 0x08u
#define CapSense_Sns__Button2__BTN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__Button2__BTN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__Button2__BTN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__Button2__BTN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__Button2__BTN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__Button2__BTN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__Button2__BTN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__Button2__BTN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__Button2__BTN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__Button2__BTN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__Button2__BTN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__Button2__BTN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__Button2__BTN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__Button2__BTN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__Button2__BTN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__Button2__BTN__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button2__BTN__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button2__BTN__PORT 3u
#define CapSense_Sns__Button2__BTN__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button2__BTN__SHIFT 3u
#define CapSense_Sns__Button3__BTN__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button3__BTN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button3__BTN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button3__BTN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button3__BTN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button3__BTN__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button3__BTN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button3__BTN__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button3__BTN__MASK 0x10u
#define CapSense_Sns__Button3__BTN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__Button3__BTN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__Button3__BTN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__Button3__BTN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__Button3__BTN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__Button3__BTN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__Button3__BTN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__Button3__BTN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__Button3__BTN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__Button3__BTN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__Button3__BTN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__Button3__BTN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__Button3__BTN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__Button3__BTN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__Button3__BTN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__Button3__BTN__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button3__BTN__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button3__BTN__PORT 3u
#define CapSense_Sns__Button3__BTN__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button3__BTN__SHIFT 4u
#define CapSense_Sns__Button4__BTN__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button4__BTN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button4__BTN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button4__BTN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button4__BTN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button4__BTN__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button4__BTN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button4__BTN__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button4__BTN__MASK 0x20u
#define CapSense_Sns__Button4__BTN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__Button4__BTN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__Button4__BTN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__Button4__BTN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__Button4__BTN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__Button4__BTN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__Button4__BTN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__Button4__BTN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__Button4__BTN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__Button4__BTN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__Button4__BTN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__Button4__BTN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__Button4__BTN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__Button4__BTN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__Button4__BTN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__Button4__BTN__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button4__BTN__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button4__BTN__PORT 3u
#define CapSense_Sns__Button4__BTN__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button4__BTN__SHIFT 5u
#define CapSense_Sns__Button5__BTN__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button5__BTN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button5__BTN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button5__BTN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button5__BTN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button5__BTN__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button5__BTN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button5__BTN__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button5__BTN__MASK 0x40u
#define CapSense_Sns__Button5__BTN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__Button5__BTN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__Button5__BTN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__Button5__BTN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__Button5__BTN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__Button5__BTN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__Button5__BTN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__Button5__BTN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__Button5__BTN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__Button5__BTN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__Button5__BTN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__Button5__BTN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__Button5__BTN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__Button5__BTN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__Button5__BTN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__Button5__BTN__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button5__BTN__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button5__BTN__PORT 3u
#define CapSense_Sns__Button5__BTN__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button5__BTN__SHIFT 6u
#define CapSense_Sns__Button6__BTN__DR CYREG_GPIO_PRT3_DR
#define CapSense_Sns__Button6__BTN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CapSense_Sns__Button6__BTN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CapSense_Sns__Button6__BTN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CapSense_Sns__Button6__BTN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button6__BTN__INTR CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button6__BTN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CapSense_Sns__Button6__BTN__INTSTAT CYREG_GPIO_PRT3_INTR
#define CapSense_Sns__Button6__BTN__MASK 0x80u
#define CapSense_Sns__Button6__BTN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CapSense_Sns__Button6__BTN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CapSense_Sns__Button6__BTN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CapSense_Sns__Button6__BTN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CapSense_Sns__Button6__BTN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CapSense_Sns__Button6__BTN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CapSense_Sns__Button6__BTN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CapSense_Sns__Button6__BTN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CapSense_Sns__Button6__BTN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CapSense_Sns__Button6__BTN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CapSense_Sns__Button6__BTN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CapSense_Sns__Button6__BTN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CapSense_Sns__Button6__BTN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CapSense_Sns__Button6__BTN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CapSense_Sns__Button6__BTN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CapSense_Sns__Button6__BTN__PC CYREG_GPIO_PRT3_PC
#define CapSense_Sns__Button6__BTN__PC2 CYREG_GPIO_PRT3_PC2
#define CapSense_Sns__Button6__BTN__PORT 3u
#define CapSense_Sns__Button6__BTN__PS CYREG_GPIO_PRT3_PS
#define CapSense_Sns__Button6__BTN__SHIFT 7u
#define CapSense_Sns__Button7__BTN__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__Button7__BTN__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__Button7__BTN__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__Button7__BTN__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__Button7__BTN__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button7__BTN__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button7__BTN__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button7__BTN__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button7__BTN__MASK 0x01u
#define CapSense_Sns__Button7__BTN__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__Button7__BTN__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__Button7__BTN__PORT 4u
#define CapSense_Sns__Button7__BTN__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__Button7__BTN__SHIFT 0u

/* InterPin */
#define InterPin__0__DR CYREG_GPIO_PRT5_DR
#define InterPin__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define InterPin__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define InterPin__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define InterPin__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define InterPin__0__HSIOM_MASK 0x0000F000u
#define InterPin__0__HSIOM_SHIFT 12u
#define InterPin__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define InterPin__0__INTR CYREG_GPIO_PRT5_INTR
#define InterPin__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define InterPin__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define InterPin__0__MASK 0x08u
#define InterPin__0__PC CYREG_GPIO_PRT5_PC
#define InterPin__0__PC2 CYREG_GPIO_PRT5_PC2
#define InterPin__0__PORT 5u
#define InterPin__0__PS CYREG_GPIO_PRT5_PS
#define InterPin__0__SHIFT 3u
#define InterPin__DR CYREG_GPIO_PRT5_DR
#define InterPin__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define InterPin__DR_INV CYREG_GPIO_PRT5_DR_INV
#define InterPin__DR_SET CYREG_GPIO_PRT5_DR_SET
#define InterPin__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define InterPin__INTR CYREG_GPIO_PRT5_INTR
#define InterPin__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define InterPin__INTSTAT CYREG_GPIO_PRT5_INTR
#define InterPin__MASK 0x08u
#define InterPin__PC CYREG_GPIO_PRT5_PC
#define InterPin__PC2 CYREG_GPIO_PRT5_PC2
#define InterPin__PORT 5u
#define InterPin__PS CYREG_GPIO_PRT5_PS
#define InterPin__SHIFT 3u

/* I2C_Slave_SCB */
#define I2C_Slave_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_Slave_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define I2C_Slave_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define I2C_Slave_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_Slave_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_Slave_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_Slave_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_Slave_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_Slave_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_Slave_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_Slave_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_Slave_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_Slave_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_Slave_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define I2C_Slave_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_Slave_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_Slave_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_Slave_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_Slave_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_Slave_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_Slave_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_Slave_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_Slave_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_Slave_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_Slave_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define I2C_Slave_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_Slave_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_Slave_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define I2C_Slave_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define I2C_Slave_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define I2C_Slave_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define I2C_Slave_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define I2C_Slave_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define I2C_Slave_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_Slave_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_Slave_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_Slave_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_Slave_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_Slave_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_Slave_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_Slave_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_Slave_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_Slave_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_Slave_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_Slave_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_Slave_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_Slave_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_Slave_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_Slave_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_Slave_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_Slave_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_Slave_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_Slave_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_Slave_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_Slave_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_Slave_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_Slave_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_Slave_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_Slave_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_Slave_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_Slave_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_Slave_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_Slave_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_Slave_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_Slave_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_Slave_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_Slave_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_Slave_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_Slave_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_Slave_SCB__SS0_POSISTION 0u
#define I2C_Slave_SCB__SS1_POSISTION 1u
#define I2C_Slave_SCB__SS2_POSISTION 2u
#define I2C_Slave_SCB__SS3_POSISTION 3u
#define I2C_Slave_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_Slave_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_Slave_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_Slave_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_Slave_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_Slave_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_Slave_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define I2C_Slave_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_Slave_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_Slave_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2C_Slave_SCB_IRQ */
#define I2C_Slave_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_Slave_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_Slave_SCB_IRQ__INTC_MASK 0x100u
#define I2C_Slave_SCB_IRQ__INTC_NUMBER 8u
#define I2C_Slave_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define I2C_Slave_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_Slave_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_Slave_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_Slave_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_Slave_SCBCLK */
#define I2C_Slave_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_Slave_SCBCLK__DIV_ID 0x00000042u
#define I2C_Slave_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define I2C_Slave_SCBCLK__PA_DIV_ID 0x000000FFu

/* I2C_Slave_scl */
#define I2C_Slave_scl__0__DR CYREG_GPIO_PRT1_DR
#define I2C_Slave_scl__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_Slave_scl__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_Slave_scl__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_Slave_scl__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define I2C_Slave_scl__0__HSIOM_GPIO 0u
#define I2C_Slave_scl__0__HSIOM_I2C 14u
#define I2C_Slave_scl__0__HSIOM_I2C_SCL 14u
#define I2C_Slave_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_Slave_scl__0__HSIOM_SHIFT 0u
#define I2C_Slave_scl__0__HSIOM_SPI 15u
#define I2C_Slave_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_Slave_scl__0__HSIOM_UART 9u
#define I2C_Slave_scl__0__HSIOM_UART_RX 9u
#define I2C_Slave_scl__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_scl__0__INTR CYREG_GPIO_PRT1_INTR
#define I2C_Slave_scl__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_scl__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_Slave_scl__0__MASK 0x01u
#define I2C_Slave_scl__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define I2C_Slave_scl__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define I2C_Slave_scl__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define I2C_Slave_scl__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define I2C_Slave_scl__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define I2C_Slave_scl__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define I2C_Slave_scl__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define I2C_Slave_scl__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define I2C_Slave_scl__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define I2C_Slave_scl__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define I2C_Slave_scl__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define I2C_Slave_scl__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define I2C_Slave_scl__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define I2C_Slave_scl__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define I2C_Slave_scl__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define I2C_Slave_scl__0__PC CYREG_GPIO_PRT1_PC
#define I2C_Slave_scl__0__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_Slave_scl__0__PORT 1u
#define I2C_Slave_scl__0__PS CYREG_GPIO_PRT1_PS
#define I2C_Slave_scl__0__SHIFT 0u
#define I2C_Slave_scl__DR CYREG_GPIO_PRT1_DR
#define I2C_Slave_scl__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_Slave_scl__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_Slave_scl__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_Slave_scl__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_scl__INTR CYREG_GPIO_PRT1_INTR
#define I2C_Slave_scl__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_scl__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_Slave_scl__MASK 0x01u
#define I2C_Slave_scl__PA__CFG0 CYREG_UDB_PA1_CFG0
#define I2C_Slave_scl__PA__CFG1 CYREG_UDB_PA1_CFG1
#define I2C_Slave_scl__PA__CFG10 CYREG_UDB_PA1_CFG10
#define I2C_Slave_scl__PA__CFG11 CYREG_UDB_PA1_CFG11
#define I2C_Slave_scl__PA__CFG12 CYREG_UDB_PA1_CFG12
#define I2C_Slave_scl__PA__CFG13 CYREG_UDB_PA1_CFG13
#define I2C_Slave_scl__PA__CFG14 CYREG_UDB_PA1_CFG14
#define I2C_Slave_scl__PA__CFG2 CYREG_UDB_PA1_CFG2
#define I2C_Slave_scl__PA__CFG3 CYREG_UDB_PA1_CFG3
#define I2C_Slave_scl__PA__CFG4 CYREG_UDB_PA1_CFG4
#define I2C_Slave_scl__PA__CFG5 CYREG_UDB_PA1_CFG5
#define I2C_Slave_scl__PA__CFG6 CYREG_UDB_PA1_CFG6
#define I2C_Slave_scl__PA__CFG7 CYREG_UDB_PA1_CFG7
#define I2C_Slave_scl__PA__CFG8 CYREG_UDB_PA1_CFG8
#define I2C_Slave_scl__PA__CFG9 CYREG_UDB_PA1_CFG9
#define I2C_Slave_scl__PC CYREG_GPIO_PRT1_PC
#define I2C_Slave_scl__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_Slave_scl__PORT 1u
#define I2C_Slave_scl__PS CYREG_GPIO_PRT1_PS
#define I2C_Slave_scl__SHIFT 0u

/* I2C_Slave_sda */
#define I2C_Slave_sda__0__DR CYREG_GPIO_PRT1_DR
#define I2C_Slave_sda__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_Slave_sda__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_Slave_sda__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_Slave_sda__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define I2C_Slave_sda__0__HSIOM_GPIO 0u
#define I2C_Slave_sda__0__HSIOM_I2C 14u
#define I2C_Slave_sda__0__HSIOM_I2C_SDA 14u
#define I2C_Slave_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_Slave_sda__0__HSIOM_SHIFT 4u
#define I2C_Slave_sda__0__HSIOM_SPI 15u
#define I2C_Slave_sda__0__HSIOM_SPI_MISO 15u
#define I2C_Slave_sda__0__HSIOM_UART 9u
#define I2C_Slave_sda__0__HSIOM_UART_TX 9u
#define I2C_Slave_sda__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_sda__0__INTR CYREG_GPIO_PRT1_INTR
#define I2C_Slave_sda__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_sda__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_Slave_sda__0__MASK 0x02u
#define I2C_Slave_sda__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define I2C_Slave_sda__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define I2C_Slave_sda__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define I2C_Slave_sda__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define I2C_Slave_sda__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define I2C_Slave_sda__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define I2C_Slave_sda__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define I2C_Slave_sda__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define I2C_Slave_sda__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define I2C_Slave_sda__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define I2C_Slave_sda__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define I2C_Slave_sda__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define I2C_Slave_sda__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define I2C_Slave_sda__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define I2C_Slave_sda__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define I2C_Slave_sda__0__PC CYREG_GPIO_PRT1_PC
#define I2C_Slave_sda__0__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_Slave_sda__0__PORT 1u
#define I2C_Slave_sda__0__PS CYREG_GPIO_PRT1_PS
#define I2C_Slave_sda__0__SHIFT 1u
#define I2C_Slave_sda__DR CYREG_GPIO_PRT1_DR
#define I2C_Slave_sda__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define I2C_Slave_sda__DR_INV CYREG_GPIO_PRT1_DR_INV
#define I2C_Slave_sda__DR_SET CYREG_GPIO_PRT1_DR_SET
#define I2C_Slave_sda__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_sda__INTR CYREG_GPIO_PRT1_INTR
#define I2C_Slave_sda__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define I2C_Slave_sda__INTSTAT CYREG_GPIO_PRT1_INTR
#define I2C_Slave_sda__MASK 0x02u
#define I2C_Slave_sda__PA__CFG0 CYREG_UDB_PA1_CFG0
#define I2C_Slave_sda__PA__CFG1 CYREG_UDB_PA1_CFG1
#define I2C_Slave_sda__PA__CFG10 CYREG_UDB_PA1_CFG10
#define I2C_Slave_sda__PA__CFG11 CYREG_UDB_PA1_CFG11
#define I2C_Slave_sda__PA__CFG12 CYREG_UDB_PA1_CFG12
#define I2C_Slave_sda__PA__CFG13 CYREG_UDB_PA1_CFG13
#define I2C_Slave_sda__PA__CFG14 CYREG_UDB_PA1_CFG14
#define I2C_Slave_sda__PA__CFG2 CYREG_UDB_PA1_CFG2
#define I2C_Slave_sda__PA__CFG3 CYREG_UDB_PA1_CFG3
#define I2C_Slave_sda__PA__CFG4 CYREG_UDB_PA1_CFG4
#define I2C_Slave_sda__PA__CFG5 CYREG_UDB_PA1_CFG5
#define I2C_Slave_sda__PA__CFG6 CYREG_UDB_PA1_CFG6
#define I2C_Slave_sda__PA__CFG7 CYREG_UDB_PA1_CFG7
#define I2C_Slave_sda__PA__CFG8 CYREG_UDB_PA1_CFG8
#define I2C_Slave_sda__PA__CFG9 CYREG_UDB_PA1_CFG9
#define I2C_Slave_sda__PC CYREG_GPIO_PRT1_PC
#define I2C_Slave_sda__PC2 CYREG_GPIO_PRT1_PC2
#define I2C_Slave_sda__PORT 1u
#define I2C_Slave_sda__PS CYREG_GPIO_PRT1_PS
#define I2C_Slave_sda__SHIFT 1u

/* Miscellaneous */
#define CY_PROJECT_NAME "8S"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112E11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
