vendor_name = ModelSim
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/source/system_tb.sv
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file.sv
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/source/alu.sv
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_fpga.sv
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/source/system_fpga.sv
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/source/cpu_types_pkg.vh
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh
source_file = 1, /home/shay/a/kadakia0/ECE49022/fpga_test/db/system.cbx.xml
design_name = system
instance = comp, \peak_found~output , peak_found~output, system, 1
instance = comp, \m_sequence[2]~input , m_sequence[2]~input, system, 1
instance = comp, \clk~input , clk~input, system, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, system, 1
instance = comp, \counter[2]~4 , counter[2]~4, system, 1
instance = comp, \nRst~input , nRst~input, system, 1
instance = comp, \counter[2] , counter[2], system, 1
instance = comp, \start~input , start~input, system, 1
instance = comp, \next_state.DONE~0 , next_state.DONE~0, system, 1
instance = comp, \state.DONE , state.DONE, system, 1
instance = comp, \Selector0~0 , Selector0~0, system, 1
instance = comp, \state.IDLE , state.IDLE, system, 1
instance = comp, \Selector1~0 , Selector1~0, system, 1
instance = comp, \Selector1~1 , Selector1~1, system, 1
instance = comp, \state.SHIFT , state.SHIFT, system, 1
instance = comp, \counter[0]~3 , counter[0]~3, system, 1
instance = comp, \counter[0] , counter[0], system, 1
instance = comp, \counter[1]~0 , counter[1]~0, system, 1
instance = comp, \counter[1]~1 , counter[1]~1, system, 1
instance = comp, \counter[1] , counter[1], system, 1
instance = comp, \counter[3]~2 , counter[3]~2, system, 1
instance = comp, \counter[3] , counter[3], system, 1
instance = comp, \m_sequence[1]~input , m_sequence[1]~input, system, 1
instance = comp, \Mux6~10 , Mux6~10, system, 1
instance = comp, \m_sequence[5]~input , m_sequence[5]~input, system, 1
instance = comp, \m_sequence[6]~input , m_sequence[6]~input, system, 1
instance = comp, \m_sequence[4]~input , m_sequence[4]~input, system, 1
instance = comp, \Mux6~6 , Mux6~6, system, 1
instance = comp, \Mux6~7 , Mux6~7, system, 1
instance = comp, \Mux6~11 , Mux6~11, system, 1
instance = comp, \m_sequence[3]~input , m_sequence[3]~input, system, 1
instance = comp, \Mux6~8 , Mux6~8, system, 1
instance = comp, \Mux6~9 , Mux6~9, system, 1
instance = comp, \Mux6~4 , Mux6~4, system, 1
instance = comp, \m_sequence[0]~input , m_sequence[0]~input, system, 1
instance = comp, \Mux6~5 , Mux6~5, system, 1
instance = comp, \Equal0~16 , Equal0~16, system, 1
instance = comp, \Equal0~17 , Equal0~17, system, 1
instance = comp, \Equal0~1 , Equal0~1, system, 1
instance = comp, \Mux6~2 , Mux6~2, system, 1
instance = comp, \Mux6~3 , Mux6~3, system, 1
instance = comp, \Mux6~0 , Mux6~0, system, 1
instance = comp, \Mux6~1 , Mux6~1, system, 1
instance = comp, \Equal0~0 , Equal0~0, system, 1
instance = comp, \Equal0~3 , Equal0~3, system, 1
instance = comp, \Equal0~2 , Equal0~2, system, 1
instance = comp, \Equal0~4 , Equal0~4, system, 1
instance = comp, \peak_found~0 , peak_found~0, system, 1
instance = comp, \Mux6~14 , Mux6~14, system, 1
instance = comp, \Mux6~15 , Mux6~15, system, 1
instance = comp, \Mux6~16 , Mux6~16, system, 1
instance = comp, \Mux6~12 , Mux6~12, system, 1
instance = comp, \Mux6~13 , Mux6~13, system, 1
instance = comp, \Equal0~10 , Equal0~10, system, 1
instance = comp, \Equal0~11 , Equal0~11, system, 1
instance = comp, \Equal0~5 , Equal0~5, system, 1
instance = comp, \Equal0~6 , Equal0~6, system, 1
instance = comp, \Equal0~7 , Equal0~7, system, 1
instance = comp, \Equal0~8 , Equal0~8, system, 1
instance = comp, \Equal0~9 , Equal0~9, system, 1
instance = comp, \peak_found~1 , peak_found~1, system, 1
instance = comp, \Equal0~13 , Equal0~13, system, 1
instance = comp, \Equal0~14 , Equal0~14, system, 1
instance = comp, \Equal0~12 , Equal0~12, system, 1
instance = comp, \Equal0~15 , Equal0~15, system, 1
instance = comp, \peak_found~2 , peak_found~2, system, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
