// Seed: 3398089002
module module_0;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2
);
  logic id_4;
  always_comb id_5 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_6 = id_2.id_1;
  always
    if ("") begin : LABEL_0
      id_4 = -1;
      $display(-1, 1);
      begin : LABEL_0
        @(posedge 1 or posedge id_5) id_4 <= 1;
      end
    end
  initial id_4 <= {-1'b0 - -1, 1, id_2, id_1};
  parameter id_7 = -1;
  bit id_8, id_9, id_10, id_11;
  assign id_5 = id_7 << -1;
  assign id_7 = id_11;
  id_12(
      id_4, id_0, -1
  );
  parameter id_13 = (id_8) || ~1;
  initial begin : LABEL_0
    begin : LABEL_0
      id_8 += 1;
    end
    id_9 = new;
  end
  assign id_4 = 1;
endmodule
