--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml latchtop.twx latchtop.ncd -o latchtop.twr latchtop.pcf
-ucf latchtop.ucf

Design file:              latchtop.ncd
Physical constraint file: latchtop.pcf
Device,package,speed:     xc3s250e,tq144,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock s1 to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
SEG<7>      |   13.628(F)|XLXI_10/diqm_mux0002<0>|   0.000|
------------+------------+-----------------------+--------+

Clock s10 to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
SEG<7>      |   13.298(F)|XLXI_10/diqm_mux0002<0>|   0.000|
------------+------------+-----------------------+--------+

Clock s100 to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
SEG<7>      |   12.378(F)|XLXI_10/diqm_mux0002<0>|   0.000|
------------+------------+-----------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.441|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKsignal
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKsignal      |    4.705|         |         |         |
s1             |    7.641|         |         |         |
s10            |    7.641|         |         |         |
s100           |    7.641|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
s1             |    1.947|         |    1.953|    0.444|
s10            |    1.947|         |    1.953|   -0.043|
s100           |    1.947|         |    1.953|   -0.571|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
s1             |    1.947|         |    1.953|    0.708|
s10            |    1.947|         |    1.953|    0.221|
s100           |    1.947|         |    1.953|   -0.307|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
s1             |    1.947|         |    1.953|    1.444|
s10            |    1.947|         |    1.953|    0.957|
s100           |    1.947|         |    1.953|    0.429|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
s1             |SEG<0>         |   10.021|
s1             |SEG<1>         |   11.735|
s1             |SEG<2>         |   10.270|
s1             |SEG<3>         |   11.953|
s1             |SEG<4>         |   11.953|
s1             |SEG<5>         |   10.091|
s10            |SEG<0>         |    9.701|
s10            |SEG<1>         |   11.415|
s10            |SEG<2>         |    9.950|
s10            |SEG<3>         |   11.633|
s10            |SEG<4>         |   11.633|
s10            |SEG<5>         |    9.771|
s100           |SEG<0>         |    8.761|
s100           |SEG<1>         |   10.475|
s100           |SEG<2>         |    9.010|
s100           |SEG<3>         |   10.693|
s100           |SEG<4>         |   10.693|
s100           |SEG<5>         |    8.831|
---------------+---------------+---------+


Analysis completed Sun Mar 31 12:42:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



