{
 "session": {
  "name": "v++_link_krnl.link",
  "pid": "0",
  "uuid": "61910545-76a7-4907-956d-0647a8ca62ed",
  "description": "/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -t hw --platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --save-temps -I/include -I./spiral_fft --config config.cfg -l --temp_dir ./_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1 -o./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo ",
  "timestamp": "0",
  "outputFiles": []
 },
 "violations": {
  "1": {
   "id": 1,
   "severity": "SEV_ADVISORY",
   "ruleKey": "AUTO-FREQ-SCALING-08",
   "examples": {
    "uri": [
     {
      "linkText": "setting",
      "url": {
       "scheme": "HTTPS",
       "host": "www.xilinx.com",
       "port": 0,
       "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=AUTO-FREQ-SCALING-08.html",
       "query": "",
       "fragment": "",
       "mediaType": "",
       "encoding": "",
       "data": ""
      },
      "docgenFilename": ""
     },
     {
      "linkText": "setting",
      "url": {
       "scheme": "HTTPS",
       "host": "www.xilinx.com",
       "port": 0,
       "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=AUTO-FREQ-SCALING-08.html",
       "query": "",
       "fragment": "",
       "mediaType": "",
       "encoding": "",
       "data": ""
      },
      "docgenFilename": ""
     }
    ]
   },
   "buildTarget": "",
   "expects": "",
   "details": {
    "text": "For clock !%0!, the auto scaled frequency 328.5 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.",
    "args": {
     "arg": [
      {
       "ref": {
        "type": "REPORT",
        "url": {
         "scheme": "FILE",
         "host": "",
         "port": 0,
         "path": "/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
         "query": "",
         "fragment": "",
         "mediaType": "",
         "encoding": "",
         "data": ""
        },
        "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
        "name": "clk_kernel_00_unbuffered_net"
       }
      },
      {
       "stringVal": "328.5"
      },
      {
       "stringVal": "300.0"
      }
     ]
    }
   },
   "resolution": {
    "text": "The automatic frequency scaling feature allows user kernels to operate in hardware, even if at a lower frequency than intended. In this case the clock may in fact be able to run at a higher frequency than specified. You may want to consider !URI%0! the clock frequency higher for better performance. The '--kernel_frequency' option is one way to control the frequency specification.",
    "args": {
     "arg": [
      {
       "uri": {
        "linkText": "setting",
        "url": {
         "scheme": "HTTPS",
         "host": "www.xilinx.com",
         "port": 0,
         "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=AUTO-FREQ-SCALING-08.html",
         "query": "",
         "fragment": "",
         "mediaType": "",
         "encoding": "",
         "data": ""
        },
        "docgenFilename": ""
       }
      },
      {
       "uri": {
        "linkText": "setting",
        "url": {
         "scheme": "HTTPS",
         "host": "www.xilinx.com",
         "port": 0,
         "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=AUTO-FREQ-SCALING-08.html",
         "query": "",
         "fragment": "",
         "mediaType": "",
         "encoding": "",
         "data": ""
        },
        "docgenFilename": ""
       }
      }
     ]
    }
   },
   "categories": {
    "0": "Accelerator",
    "1": "krnl.link",
    "2": "Performance"
   },
   "extendedCategories": {},
   "impact": "IMPACT_UNKNOWN",
   "group": "",
   "waived": false,
   "context": ""
  }
 },
 "waivedViolations": {},
 "affirmations": {
  "2": {
   "id": 2,
   "ruleKey": "PLATFORM-CLOCK-DOMAINS-01",
   "examples": {
    "uri": [
     {
      "linkText": "automatic frequency scaling",
      "url": {
       "scheme": "HTTPS",
       "host": "www.xilinx.com",
       "port": 0,
       "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=PLATFORM-CLOCK-DOMAINS-01.html",
       "query": "",
       "fragment": "",
       "mediaType": "",
       "encoding": "",
       "data": ""
      },
      "docgenFilename": ""
     },
     {
      "linkText": "automatic frequency scaling",
      "url": {
       "scheme": "HTTPS",
       "host": "www.xilinx.com",
       "port": 0,
       "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=PLATFORM-CLOCK-DOMAINS-01.html",
       "query": "",
       "fragment": "",
       "mediaType": "",
       "encoding": "",
       "data": ""
      },
      "docgenFilename": ""
     }
    ]
   },
   "buildTarget": "",
   "expects": "= or \u003e",
   "details": {
    "text": "The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): \nKernel: ss_ucs/aclk_kernel_00 = 300.0 MHz \nKernel: ss_ucs/aclk_kernel_01 = 500.0 MHz \nScalable clock ss_ucs/aclk_kernel_00 (Id = 0) is used for hls kernels. This design has 1 hls kernel(s).\nScalable clock ss_ucs/aclk_kernel_01 (Id = 1) is used for rtl kernels. This design has 0 rtl kernel(s).",
    "args": {
     "arg": [
      {
       "stringVal": "\nKernel: ss_ucs/aclk_kernel_00 = 300.0 MHz \nKernel: ss_ucs/aclk_kernel_01 = 500.0 MHz \nScalable clock ss_ucs/aclk_kernel_00 (Id = 0) is used for hls kernels. This design has 1 hls kernel(s).\nScalable clock ss_ucs/aclk_kernel_01 (Id = 1) is used for rtl kernels. This design has 0 rtl kernel(s)."
      }
     ]
    }
   },
   "resolution": {
    "text": "The !URI%0! feature allows user kernels to operate in hardware, even if at a lower frequency than intended."
   },
   "categories": {
    "0": "Accelerator",
    "1": "System",
    "2": "Performance"
   },
   "extendedCategories": {},
   "group": ""
  }
 },
 "specsViolated": {
  "AUTO-FREQ-SCALING-08": {
   "key": "AUTO-FREQ-SCALING-08",
   "fullName": "Auto frequency scaling - Higher frequency possible",
   "owner": "sdx",
   "rawMsg": "For clock %REF, the auto scaled frequency %s MHz exceeds the original specified frequency. The compiler will select the original specified frequency of %s MHz.",
   "msgAbbrev": "",
   "msgId": "0",
   "categories": {
    "0": "Accelerator",
    "1": "xclbin",
    "2": "Performance"
   },
   "resolutionMsg": "The automatic frequency scaling feature allows user kernels to operate in hardware, even if at a lower frequency than intended. In this case the clock may in fact be able to run at a higher frequency than specified. You may want to consider !URI%0! the clock frequency higher for better performance. The '--kernel_frequency' option is one way to control the frequency specification.",
   "examples": {
    "uri": [
     {
      "linkText": "setting",
      "url": {
       "scheme": "HTTPS",
       "host": "www.xilinx.com",
       "port": 0,
       "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=AUTO-FREQ-SCALING-08.html",
       "query": "",
       "fragment": "",
       "mediaType": "",
       "encoding": "",
       "data": ""
      },
      "docgenFilename": ""
     },
     {
      "linkText": "setting",
      "url": {
       "scheme": "HTTPS",
       "host": "www.xilinx.com",
       "port": 0,
       "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=AUTO-FREQ-SCALING-08.html",
       "query": "",
       "fragment": "",
       "mediaType": "",
       "encoding": "",
       "data": ""
      },
      "docgenFilename": ""
     }
    ]
   },
   "severity": "SEV_ADVISORY",
   "sessionNames": {
    "msg": [
     "hw",
     "hw"
    ]
   },
   "disposition": "ENABLED",
   "firstRelease": {
    "major": 2018,
    "minor": 2,
    "patch": 0
   },
   "expects": "",
   "affirmMsg": "",
   "dynamicCategories": {
    "2": false,
    "0": false,
    "1": true
   },
   "extensibleCategories": [],
   "impact": "IMPACT_UNKNOWN",
   "group": "",
   "waivers": [],
   "severityMods": {}
  }
 },
 "specsAffirmed": {
  "PLATFORM-CLOCK-DOMAINS-01": {
   "key": "PLATFORM-CLOCK-DOMAINS-01",
   "fullName": "Runtime controllable clock domains - Achieved clock frequency (MHz)",
   "owner": "sdx",
   "rawMsg": "One or more clocks failed a timing check.",
   "msgAbbrev": "",
   "msgId": "0",
   "categories": {
    "0": "Accelerator",
    "1": "System",
    "2": "Performance"
   },
   "resolutionMsg": "The !URI%0! feature allows user kernels to operate in hardware, even if at a lower frequency than intended.",
   "examples": {
    "uri": [
     {
      "linkText": "automatic frequency scaling",
      "url": {
       "scheme": "HTTPS",
       "host": "www.xilinx.com",
       "port": 0,
       "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=PLATFORM-CLOCK-DOMAINS-01.html",
       "query": "",
       "fragment": "",
       "mediaType": "",
       "encoding": "",
       "data": ""
      },
      "docgenFilename": ""
     },
     {
      "linkText": "automatic frequency scaling",
      "url": {
       "scheme": "HTTPS",
       "host": "www.xilinx.com",
       "port": 0,
       "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2022.2;d=PLATFORM-CLOCK-DOMAINS-01.html",
       "query": "",
       "fragment": "",
       "mediaType": "",
       "encoding": "",
       "data": ""
      },
      "docgenFilename": ""
     }
    ]
   },
   "severity": "SEV_WARNING",
   "sessionNames": {
    "msg": [
     "hw",
     "hw"
    ]
   },
   "disposition": "ENABLED",
   "firstRelease": {
    "major": 2018,
    "minor": 2,
    "patch": 0
   },
   "expects": "= or \u003e",
   "affirmMsg": "The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): %s",
   "description": {
    "scheme": "DATA",
    "host": "",
    "port": 0,
    "path": "",
    "query": "",
    "fragment": "",
    "mediaType": "text/html",
    "encoding": "charset=UTF-8",
    "data": "\u003chtml\u003e Kernel clocks (and system clocks for some platforms) are scalable; they can preserve functionality at the cost of performance by running at a lower frequency than requested. To be scalable, a clock must be driven by an MMCM where the control registers for the MMCM can be set by the runtime over AXI4-Lite. This item shows the final runtime controlled frequencies for the scalable clocks.\u003c/html\u003e"
   },
   "dynamicCategories": {
    "0": false,
    "1": false,
    "2": false
   },
   "extensibleCategories": [],
   "impact": "IMPACT_UNKNOWN",
   "group": "",
   "waivers": [],
   "severityMods": {}
  }
 }
}

