COMPHY configuration
---------------------------
In order to configure ComPhy library, following PCDs are available:

  gMarvellTokenSpaceGuid.PcdComPhyChipCount

Indicates how many different chips are placed on board. So far, up to 4 chips
are supported.

Every ComPhy PCD has <Num> part where <Num> stands for chip ID (order is not
important, but configuration will be set for first PcdComPhyChipCount chips).

Every chip has 5 general PCDs and up to 10 sets of lane configuration PCDs.
Below is example for the first chip (Chip0).

General PCDs:

  gMarvellTokenSpaceGuid.PcdChip0Compatible

Unicode string indicating type of chip - currently supported are
{ L"Ap806", L"Cp110"}

  gMarvellTokenSpaceGuid.PcdChip0ComPhyBaseAddress

Indicates COMPHY unit base address.

  gMarvellTokenSpaceGuid.PcdChip0Hpipe3BaseAddress

Indicates Hpipe3 unit base address.

  gMarvellTokenSpaceGuid.PcdChip0ComPhyMuxBitCount

Indicates number of bits that are allocated for every MUX in the
COMPHY-selector register.

  gMarvellTokenSpaceGuid.PcdChip0ComPhyMaxLanes

Indicates maximum ComPhy lanes number.

Next three PCDs are in unicode string format containing settings for all three
lanes separated with semicolon.
Below is example for the first chip (Chip0).

  gMarvellTokenSpaceGuid.PcdChip0ComPhyTypes

Unicode string indicating PHY types. Currently supported are:

{ L"unconnected", L"PEX0", L"PEX1", L"PEX2", L"PEX3",
L"SATA0", L"SATA1", L"SATA2", L"SATA3", L"SGMII0",
L"SGMII1", L"SGMII2", L"SGMII3", L"QSGMII",
L"USB3_HOST0", L"USB3_HOST1", L"USB3_DEVICE",
L"XAUI0", L"XAUI1", L"XAUI2", L"XAUI3", L"RXAUI0",
L"RXAUI1", L"KR" }

  gMarvellTokenSpaceGuid.PcdChip0ComPhySpeeds

Indicates PHY speeds in MHz. Currently supported are:

{ L"1.25 Gbps", L"1.5 Gbps", L"2.5 Gbps",
L"3.0 Gbps", L"3.125 Gbps", L"5 Gbps",
L"6 Gbps", L"6.25 Gbps", L"10.31 Gbps" }

  gMarvellTokenSpaceGuid.PcdChip0ComPhyInvFlags

Indicates lane polarity invert.

Example
-------
  #ComPhy
  gMarvellTokenSpaceGuid.PcdComPhyChipCount|1

  gMarvellTokenSpaceGuid.PcdChip0ComPhyMaxLanes|6
  gMarvellTokenSpaceGuid.PcdChip0ComPhyBaseAddress|0xF2441000
  gMarvellTokenSpaceGuid.PcdChip0Hpipe3BaseAddress|0xF2120000
  gMarvellTokenSpaceGuid.PcdChip0ComPhyMuxBitCount|4
  gMarvellTokenSpaceGuid.PcdChip0Compatible|L"Cp110"

  gMarvellTokenSpaceGuid.PcdChip0ComPhyTypes|L"SGMII2;USB3_HOST0;SGMII0;SATA1;USB3_HOST1;PEX2"
  gMarvellTokenSpaceGuid.PcdChip0ComPhySpeeds|L"1250;5000;1250;5000;5000;5000"
