#ifndef _D1981_USECASE3C_DSP_H
#define _D1981_USECASE3C_DSP_H

const u8 Test_HiFiReceiverCommander[] = {
// Tell command interpreter that there are 41 commands including this one
0x76, 0x29,
0x77, 0x00,
0x78, 0x05,
// * reset the framework *
0x76, 0xaa,
0x77, 0xaa,
0x78, 0xaa,
// * add an I/O buffer and set its block size *
0x76, 0x10,
0x77, 0x10,
0x78, 0x10,
//   buffer: DACC_Buf (L)
0x76, 0x14,
0x77, 0x00,
0x78, 0x00,
//   size: 16
0x76, 0x10,
0x77, 0x00,
0x78, 0x00,
// * add an I/O buffer and set its block size *
0x76, 0x10,
0x77, 0x10,
0x78, 0x10,
//   buffer: I2SA_In_Buf (L)
0x76, 0x00,
0x77, 0x00,
0x78, 0x00,
//   size: 16
0x76, 0x10,
0x77, 0x00,
0x78, 0x00,
// * add an I/O buffer and set its block size *
0x76, 0x10,
0x77, 0x10,
0x78, 0x10,
//   buffer: I2SA_In_Buf (R)
0x76, 0x01,
0x77, 0x00,
0x78, 0x00,
//   size: 16
0x76, 0x10,
0x77, 0x00,
0x78, 0x00,
// * Create function instance 0 *
0x76, 0x44,
0x77, 0x44,
0x78, 0x44,
//   Type: Mix2Mono
0x76, 0x00,
0x77, 0x00,
0x78, 0x00,
//   3 buffer pointers
0x76, 0x03,
0x77, 0x00,
0x78, 0x00,
//   'Input1' points to I2SA_In_Buf (left)
0x76, 0x00,
0x77, 0x00,
0x78, 0x00,
//   'Input2' points to I2SA_In_Buf (right)
0x76, 0x01,
0x77, 0x00,
0x78, 0x00,
//   'Output' points to DACC_Buf (left)
0x76, 0x14,
0x77, 0x00,
0x78, 0x00,
//   2 parameters
0x76, 0x02,
0x77, 0x00,
0x78, 0x00,
//   Gain : 4194304
0x76, 0x00,
0x77, 0x00,
0x78, 0x40,
//   Block size (mono samples) : 8
0x76, 0x08,
0x77, 0x00,
0x78, 0x00,
//   Reserved states
0x76, 0x00,
0x77, 0x00,
0x78, 0x00,
// * set main config *
0x76, 0x99,
0x77, 0x99,
0x78, 0x99,
//   block processing interrupt trigger size: 16
0x76, 0x10,
0x77, 0x00,
0x78, 0x00,
//   ADCS: 0
0x76, 0x00,
0x77, 0x00,
0x78, 0x00,
//   DACS: 1
0x76, 0x01,
0x77, 0x00,
0x78, 0x00,
//   I2S: configure timestamps and buffering mode
0x76, 0x07,
0x77, 0x00,
0x78, 0x00,
//   master clock is 0x000003
0x76, 0x03,
0x77, 0x00,
0x78, 0x00,
// * Create function schedule *
0x76, 0x88,
0x77, 0x88,
0x78, 0x88,
//   Number of one time function instances
0x76, 0x00,
0x77, 0x00,
0x78, 0x00,
//   Number of functions in schedule: 1
0x76, 0x01,
0x77, 0x00,
0x78, 0x00,
//   function pointer: 0
0x76, 0x00,
0x77, 0x00,
0x78, 0x00,
// * Create ping pong schedule *
0x76, 0xff,
0x77, 0xff,
0x78, 0xff,
//   Number of ping pong pointers in schedule  3
0x76, 0x03,
0x77, 0x00,
0x78, 0x00,
//   ping pong pointer: 0
0x76, 0x00,
0x77, 0x00,
0x78, 0x00,
//   ping pong pointer: 1
0x76, 0x01,
0x77, 0x00,
0x78, 0x00,
//   ping pong pointer: 2
0x76, 0x02,
0x77, 0x00,
0x78, 0x00,
// * Create new block pointer schedule *
0x76, 0x20,
0x77, 0x20,
0x78, 0x20,
//   Number of block pointers in schedule 3
0x76, 0x03,
0x77, 0x00,
0x78, 0x00,
//   DACC_Buf (L)
0x76, 0x14,
0x77, 0x00,
0x78, 0x00,
//   I2SA_In_Buf (L)
0x76, 0x00,
0x77, 0x00,
0x78, 0x00,
//   I2SA_In_Buf (R)
0x76, 0x01,
0x77, 0x00,
0x78, 0x00,
};
const u16 Test_HiFiReceiverCommander_SIZE = 123;

#endif
