C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\Top_comp.srs  -top  Top  -hdllog  C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synlog\Top_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel  -encrypt  -pro  -dmgen  C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008 -work_is_curlib 0  -ignore_undefined_lib  -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Synchronizer.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\cmd_table.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_ANW_MUX.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_CMD_MUX.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_MUX.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Test_Generator.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\cmd_table_trigger.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_TX_Protocol.vhd -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\  -I C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib   -sysv  -devicelib  C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v  -encrypt  -pro  -dmgen  C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Clock_Reset\Clock_Reset.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Data_Block\Data_Block.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\UART_Protocol\UART_Protocol.v -lib work C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Top\Top.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\Top_comp.srs -top Top -hdllog ..\synlog\Top_compiler.srr -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -work_is_curlib 0 -ignore_undefined_lib -lib work ..\..\hdl\Synchronizer.vhd -lib work ..\..\hdl\ADI_SPI.vhd -lib work ..\..\hdl\cmd_table.vhd -lib work ..\..\hdl\Answer_Encoder.vhd -lib work ..\..\hdl\Command_Decoder.vhd -lib work ..\..\hdl\Communication_ANW_MUX.vhd -lib work ..\..\hdl\Communication_CMD_MUX.vhd -lib work ..\..\hdl\REGISTERS.vhd -lib work ..\..\hdl\System_Controler.vhd -lib work ..\..\hdl\FIFOs_Reader.vhd -lib work ..\..\hdl\Trigger_Unit.vhd -lib work ..\..\hdl\Sample_RAM_Block_Decoder.vhd -lib work ..\..\hdl\Sample_RAM_Block_MUX.vhd -lib work ..\..\hdl\Test_Generator.vhd -lib work ..\..\hdl\cmd_table_trigger.vhd -lib work ..\..\hdl\Trigger_Control.vhd -lib work ..\..\hdl\Trigger_Main.vhd -lib work ..\..\hdl\UART_RX_Protocol.vhd -lib work ..\..\hdl\UART_TX_Protocol.vhd -lib work ..\..\hdl\mko.vhd -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\ -I ..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\polarfire_syn_comps.v -lib work ..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v -lib work ..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v -lib work ..\..\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v -lib work ..\..\component\work\PF_CCC_C0\PF_CCC_C0.v -lib work ..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v -lib work ..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v -lib work ..\..\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v -lib work ..\..\component\work\PF_OSC_C0\PF_OSC_C0.v -lib work ..\..\component\work\Clock_Reset\Clock_Reset.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3.v -lib work ..\..\component\work\Controler\Controler.v -lib work ..\..\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v -lib work ..\..\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v -lib work ..\..\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v -lib work ..\..\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v -lib work ..\..\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4.v -lib work ..\..\component\work\Input_Data_Part\Input_Data_Part.v -lib work ..\..\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v -lib work ..\..\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v -lib work ..\..\component\work\Sample_RAM_Block\Sample_RAM_Block.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5.v -lib work ..\..\component\work\Trigger_Top_Part\Trigger_Top_Part.v -lib work ..\..\component\work\Data_Block\Data_Block.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0.v -lib work ..\..\component\work\UART_Protocol\UART_Protocol.v -lib work ..\..\component\work\Top\Top.v -jobname "compiler"
rc:0 success:1 runtime:20
file:..\synwork\Top_comp.srs|io:o|time:1683663526|size:336537|exec:0|csum:
file:..\synlog\Top_compiler.srr|io:o|time:1683663526|size:248801|exec:0|csum:
file:..\..\hdl\Synchronizer.vhd|io:i|time:1675847088|size:855|exec:0|csum:61A9ACEA96C5BDA08A2BFD65CACCA121
file:..\..\hdl\ADI_SPI.vhd|io:i|time:1676227724|size:9476|exec:0|csum:FF69192916084B8084266F27711B6144
file:..\..\hdl\cmd_table.vhd|io:i|time:1681506143|size:1183|exec:0|csum:A8FF8C647E02719AEEB77919452CD59F
file:..\..\hdl\Answer_Encoder.vhd|io:i|time:1681512506|size:10274|exec:0|csum:6C6286D9476C6B2F681C5077DA52BD10
file:..\..\hdl\Command_Decoder.vhd|io:i|time:1681717242|size:17172|exec:0|csum:67D102B92D3F79C88EF806C87C81C03B
file:..\..\hdl\Communication_ANW_MUX.vhd|io:i|time:1677792162|size:7339|exec:0|csum:D5980CA31A77D26C9935BF2A18D22A1A
file:..\..\hdl\Communication_CMD_MUX.vhd|io:i|time:1677880130|size:7020|exec:0|csum:A805B376609AA4BF8A072EC217577C2D
file:..\..\hdl\REGISTERS.vhd|io:i|time:1677880048|size:4544|exec:0|csum:468C90900F7A327A68E4C7146D2F13ED
file:..\..\hdl\System_Controler.vhd|io:i|time:1681063132|size:6316|exec:0|csum:096AE627A1F3C7888D56138158E145E2
file:..\..\hdl\FIFOs_Reader.vhd|io:i|time:1683655528|size:18703|exec:0|csum:444FBDE64490A35FA325AAD05FA664BD
file:..\..\hdl\Trigger_Unit.vhd|io:i|time:1681221643|size:7717|exec:0|csum:75EBAE79B5EE66101F38C9CDC7532E48
file:..\..\hdl\Sample_RAM_Block_Decoder.vhd|io:i|time:1683633429|size:2419|exec:0|csum:51011BE4033673E1EA30A02727B8A4E7
file:..\..\hdl\Sample_RAM_Block_MUX.vhd|io:i|time:1683635492|size:3429|exec:0|csum:023D7F52B3F2EED935B9D97FCB7FE2CA
file:..\..\hdl\Test_Generator.vhd|io:i|time:1681221647|size:3469|exec:0|csum:CF614C50D22E527FAC3F58BE234EA0FC
file:..\..\hdl\cmd_table_trigger.vhd|io:i|time:1680967794|size:1225|exec:0|csum:520D972ED82ECDA39FCF4E49496FB2B4
file:..\..\hdl\Trigger_Control.vhd|io:i|time:1681052191|size:14274|exec:0|csum:604065695A1F0FB2BA8C6D50C64E080C
file:..\..\hdl\Trigger_Main.vhd|io:i|time:1680980688|size:13510|exec:0|csum:C1A462114DDA045F640D9697094EB3D0
file:..\..\hdl\UART_RX_Protocol.vhd|io:i|time:1681717075|size:18323|exec:0|csum:998FAEAA796FD34FC47AA22A3A9BD5D4
file:..\..\hdl\UART_TX_Protocol.vhd|io:i|time:1677879894|size:10952|exec:0|csum:4479DE593A249CB0EA5826EA9390BDF7
file:..\..\hdl\mko.vhd|io:i|time:1677766592|size:952|exec:0|csum:E753841CD1193BE9237D32C9BB37E749
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v|io:i|time:1646899196|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:..\..\component\polarfire_syn_comps.v|io:i|time:1683663506|size:501869|exec:0|csum:84ADEFC8892134DA4FAE8F88F8FF0D7E
file:..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v|io:i|time:1675846561|size:2667|exec:0|csum:B4148674597D641DA5FF0DCB51A3E00B
file:..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v|io:i|time:1675846561|size:3418|exec:0|csum:F55274E61582EB1967A98F6BE16420A4
file:..\..\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v|io:i|time:1681410785|size:4054|exec:0|csum:191AFC1850AD0D8D38FBCE610300A45F
file:..\..\component\work\PF_CCC_C0\PF_CCC_C0.v|io:i|time:1681410785|size:10541|exec:0|csum:3481E4F7046979CDCFEF24515E52C94A
file:..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v|io:i|time:1675846538|size:1740|exec:0|csum:3D383352065E1370FCE5AF03CD260577
file:..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v|io:i|time:1675846538|size:9096|exec:0|csum:9B98A6BE2058EFBA833DF36EAB1F15B4
file:..\..\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v|io:i|time:1675846637|size:449|exec:0|csum:8809E3EBFA101E3607556F6C5AAFD507
file:..\..\component\work\PF_OSC_C0\PF_OSC_C0.v|io:i|time:1675846637|size:2118|exec:0|csum:4E1CD6C24B9C1101FC7957704B93FE51
file:..\..\component\work\Clock_Reset\Clock_Reset.v|io:i|time:1681409782|size:4796|exec:0|csum:BE2DBDF17203D82493D3B06FEE738DF8
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1676041312|size:2522|exec:0|csum:2BFCA1C2D9576AD29CE27EC6A3BA62DA
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1676041312|size:2743|exec:0|csum:1CBCA5922F5A4DFC311B75155DE570E8
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v|io:i|time:1676041312|size:55217|exec:0|csum:CCD042DBACE2B2FEFF2E779A02D8C2D9
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1676041312|size:13479|exec:0|csum:8022641B87C41A65CFA0DA60ABBBE469
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1676041312|size:33523|exec:0|csum:CBE94D05000155097EC89DFEAE97BA94
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1676041312|size:23720|exec:0|csum:1E542C77BA8164DB2B4726D44007AFE8
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v|io:i|time:1676041312|size:4514|exec:0|csum:EC799840CFF607551025B94F48BA8EE0
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v|io:i|time:1676041311|size:2224|exec:0|csum:8005C393564569A18A4A1C05576B4F06
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v|io:i|time:1676041312|size:71769|exec:0|csum:355F44C82DF2C5232902305046866ACE
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1.v|io:i|time:1676041312|size:5487|exec:0|csum:EF5F62B09689542ED62A512D0961D3BC
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1676293157|size:2522|exec:0|csum:6DBF4E8F0DCB84582B205FECC6ECA48A
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1676293157|size:2743|exec:0|csum:AC80CFE741249E53D52014F08DEB80D4
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v|io:i|time:1676293157|size:55217|exec:0|csum:CEB65A5E5800EBF6FC8E977D1BEE8CA0
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1676293157|size:13479|exec:0|csum:ECDFD10E03313D3835E1D4B7EBA1D43E
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1676293157|size:33523|exec:0|csum:D2D7E96E4CD9B7863AA73BCDA2E69E2F
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1676293157|size:23720|exec:0|csum:8CB24F574180616444B1E6B660F4D517
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v|io:i|time:1676293157|size:4514|exec:0|csum:8B9B8ADC45576167F6A10F442B42850B
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v|io:i|time:1676293156|size:2224|exec:0|csum:A3B59A6FC4A37024CF85714D6CC7F545
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v|io:i|time:1676293157|size:71769|exec:0|csum:432B79E4FC8DDF9F74FBBBDF35C1836A
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3.v|io:i|time:1676293157|size:5487|exec:0|csum:FC5CEAD92C2205B8869C3B4C6FF2624B
file:..\..\component\work\Controler\Controler.v|io:i|time:1681512337|size:15609|exec:0|csum:B5B12B6C2BC0995576C3609FA4C484B7
file:..\..\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|io:i|time:1683628298|size:2998|exec:0|csum:B5485387F7839A5D586FB66BFCE664AA
file:..\..\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v|io:i|time:1683628298|size:4481|exec:0|csum:1EFF546B16F289884B025A7B3B8CC21F
file:..\..\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|io:i|time:1683628097|size:2749|exec:0|csum:4B5816BCE0C0D994422F513DF22F4572
file:..\..\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v|io:i|time:1683628097|size:4601|exec:0|csum:95A13E9FC1EC828694BBFD607C35407F
file:..\..\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v|io:i|time:1683628312|size:6100|exec:0|csum:49C3F39ED5068D9EC2CC14BB17D33940
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1683209209|size:2522|exec:0|csum:6022396F79D8C9F6BC534506B9C61B18
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1683209209|size:2743|exec:0|csum:BA47A986E262EAF8E74C6ADE0AA9F9D3
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v|io:i|time:1683209209|size:55217|exec:0|csum:D6A1A487CDE3FBF69C6AC76D89132D0F
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1683209209|size:33523|exec:0|csum:E03F4BF713A5ABCA28B548C4BAA99C94
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1683209209|size:13479|exec:0|csum:80FB0CD8C4BC23AA5CBE32A1782004F7
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1683209209|size:23720|exec:0|csum:FEC5125F3E9F257B2EBEA165170B88D1
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|io:i|time:1683209209|size:122806|exec:0|csum:4559A7B1494F2F38F601D6A663C14C0A
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|io:i|time:1683209208|size:2224|exec:0|csum:11F5629FDD743617680C398D98958619
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v|io:i|time:1683209209|size:71769|exec:0|csum:E19E2BA6EBEB6F205CA222855CFD49B7
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4.v|io:i|time:1683209209|size:5650|exec:0|csum:CA20045E36CEC27465D48B4450BB6180
file:..\..\component\work\Input_Data_Part\Input_Data_Part.v|io:i|time:1681994074|size:7964|exec:0|csum:07DB03E09EA273DBD1C262729F94D91A
file:..\..\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|io:i|time:1683632152|size:523278|exec:0|csum:3699933C58ED3AE516D5C3D2D73FB840
file:..\..\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v|io:i|time:1683632152|size:4697|exec:0|csum:8CD85B60553BC56E004BC054CA9865AF
file:..\..\component\work\Sample_RAM_Block\Sample_RAM_Block.v|io:i|time:1683637592|size:11952|exec:0|csum:8C864023EE7A4A645704E117A791A9BC
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1683209233|size:2522|exec:0|csum:9465B4F2C379C641467B39181002AD0D
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1683209233|size:2743|exec:0|csum:C7BC69FD8558A30E6E72850E5DA7CED7
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v|io:i|time:1683209233|size:55217|exec:0|csum:5C593AD9367FFF9737557C111C9C2A0D
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1683209233|size:33523|exec:0|csum:04D9F284034CBE68D24EA55829E5ABA0
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1683209233|size:13479|exec:0|csum:504326B70B2184078F34C230A4ACB698
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1683209233|size:23720|exec:0|csum:0B8CE85E180A06AAD9259911F0C172BB
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|io:i|time:1683209233|size:138236|exec:0|csum:0014A8BE01689B603EC5C8C00C64306A
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|io:i|time:1683209232|size:2224|exec:0|csum:04D2B1754D5DC3D383C24B10FFAFCB22
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v|io:i|time:1683209233|size:71769|exec:0|csum:7FD153B67F7EA164A266380F3F96B7BE
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5.v|io:i|time:1683209233|size:5652|exec:0|csum:E5580793D1575C08078931C5A784ABC2
file:..\..\component\work\Trigger_Top_Part\Trigger_Top_Part.v|io:i|time:1683209255|size:7463|exec:0|csum:B01804CCD4482A7237883B768F9DBAE0
file:..\..\component\work\Data_Block\Data_Block.v|io:i|time:1683635667|size:15249|exec:0|csum:9CBE390C4A068925BEE5CAC1504E3763
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1676041246|size:23720|exec:0|csum:B7536988A9384359F0CDB1295ABD2CED
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1676041246|size:33523|exec:0|csum:DBACCC68C0FD00D893ACB337BB418D1D
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1676041246|size:2522|exec:0|csum:66888E9380D866241DBF6E4421A7B0F3
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1676041246|size:2743|exec:0|csum:20B58DBD5EA599F16DF321AA08FBA72F
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v|io:i|time:1676041246|size:55217|exec:0|csum:624F164C436E32CEFEFECC12024F7E27
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1676041246|size:13479|exec:0|csum:91884BD4AAFC8594F304CBF04F72252B
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|io:i|time:1676041246|size:4556|exec:0|csum:E6DF3256789B589746D61C69E876E686
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|io:i|time:1676041245|size:2262|exec:0|csum:2CB635AF4C818F9DB7503D8F37D2AF2C
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v|io:i|time:1676041246|size:71769|exec:0|csum:AB49434E15DBE250E330835B6F9D0E26
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0.v|io:i|time:1676041246|size:5562|exec:0|csum:8C8EC87BE9513ADE8A427BC8BFB2D8A2
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v|io:i|time:1675847199|size:13254|exec:0|csum:2FEB04C46802B858816C44BEF2062E56
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v|io:i|time:1675847199|size:21163|exec:0|csum:80EDC0C2AE13E5C63A022627CE3D5310
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v|io:i|time:1675847199|size:8864|exec:0|csum:CA883B91FFE2242B0279923AF8EADC5A
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v|io:i|time:1675847199|size:7760|exec:0|csum:8E4C4F25B56BF0EF2233CEAFDAB3565A
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v|io:i|time:1675847199|size:14296|exec:0|csum:7B87CCB0AD5C875A725481A893B741B4
file:..\..\component\work\COREUART_C0\COREUART_C0.v|io:i|time:1675847199|size:5360|exec:0|csum:E3D711F59B55DC37B5320F5020342E8D
file:..\..\component\work\UART_Protocol\UART_Protocol.v|io:i|time:1683626553|size:7832|exec:0|csum:9B193692B424F77799E4694EE9FEA8E1
file:..\..\component\work\Top\Top.v|io:i|time:1683622033|size:9857|exec:0|csum:9316773F94D8A114D243A9B74857E554
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\c_hdl.exe|io:i|time:1646899180|size:5620224|exec:1|csum:DCA94C68BEA8BACE83487454F36A452E
