saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
2.7
4.7
4.7
12.7
2.0
13.3
18.0
16.0
32.0
22.7
22.0
36.0
34.7
34.0
35.3
40.7
50.0
38.0
43.3
46.7
49.3
47.3
51.3
55.3
51.3
57.3
60.0
60.0
64.7
47.3
63.3
66.7
75.3
67.3
64.7
62.7
71.3
72.0
58.7
66.7
65.3
74.0
76.7
78.0
66.7
73.3
73.3
73.3
83.3
66.0
76.0
74.0
75.3
72.0
83.3
82.0
84.0
Time taken: 10.62
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.7
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
5.3
0.0
3.3
10.0
15.3
14.7
23.3
32.7
21.3
28.0
23.3
31.3
36.7
44.7
39.3
46.0
53.3
41.3
40.7
46.0
52.0
57.3
56.7
55.3
55.3
60.0
60.0
58.7
62.0
57.3
65.3
70.0
60.0
69.3
62.7
69.3
68.0
65.3
69.3
76.7
74.0
70.7
77.3
74.7
71.3
84.7
69.3
77.3
84.7
81.3
74.7
75.3
76.0
80.7
74.7
Time taken: 10.71
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.7
0.0
0.0
0.0
0.0
0.0
0.0
0.0
4.0
2.7
8.0
6.7
9.3
18.7
14.7
20.0
28.0
24.0
23.3
30.7
46.7
24.0
48.0
34.7
30.7
52.0
48.7
42.0
62.7
65.3
64.7
54.7
48.0
55.3
58.0
59.3
62.7
74.0
68.0
60.7
58.7
68.0
65.3
68.7
71.3
66.0
66.0
71.3
76.7
78.0
72.7
77.3
78.7
72.7
75.3
74.0
77.3
74.7
76.0
78.7
82.0
79.3
73.3
80.7
Time taken: 10.59
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
2.7
3.3
1.3
20.0
20.0
10.0
22.0
33.3
10.0
31.3
28.7
34.0
41.3
49.3
48.0
45.3
51.3
49.3
49.3
48.7
53.3
40.7
41.3
60.7
60.0
56.0
61.3
56.0
64.0
64.0
72.0
61.3
69.3
80.0
74.7
68.7
68.7
74.0
74.0
67.3
68.7
66.7
74.7
73.3
78.7
77.3
86.0
88.7
67.3
84.0
70.0
85.3
76.7
74.7
72.7
Time taken: 10.54
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.7
0.0
0.0
4.0
2.0
2.0
4.7
2.0
5.3
20.0
14.7
30.7
32.7
40.7
26.7
29.3
37.3
42.0
42.7
59.3
44.0
48.0
63.3
43.3
65.3
50.0
60.0
64.0
64.0
56.7
67.3
63.3
74.0
56.7
70.0
66.0
62.0
70.0
72.7
74.7
70.7
74.0
76.0
77.3
78.0
78.0
74.7
81.3
75.3
74.7
72.0
72.0
78.0
76.0
69.3
82.7
76.7
73.3
Time taken: 10.65
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
4.0
2.0
8.0
6.0
23.3
30.7
24.0
43.3
37.3
24.7
32.7
44.7
50.0
40.7
39.3
56.0
33.3
38.7
53.3
48.7
46.0
60.7
52.0
60.7
60.7
60.0
69.3
64.0
54.7
67.3
63.3
72.0
63.3
70.7
69.3
74.7
68.0
63.3
82.7
78.0
68.0
60.7
77.3
68.0
76.7
78.0
74.7
82.7
76.0
75.3
82.7
84.0
75.3
80.7
Time taken: 10.62
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
3.3
3.3
0.0
8.0
10.0
12.0
18.0
16.7
22.0
24.7
34.7
24.0
36.7
48.7
43.3
48.0
46.0
50.0
62.7
42.0
48.7
48.7
54.7
55.3
66.0
64.0
53.3
58.0
62.7
52.0
65.3
54.7
70.7
63.3
66.7
72.7
66.7
76.0
70.7
84.0
66.7
69.3
63.3
67.3
63.3
75.3
74.0
73.3
82.7
71.3
82.7
84.0
82.0
80.7
84.0
81.3
Time taken: 10.64
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
2.0
2.0
8.0
0.0
13.3
8.0
12.0
22.7
32.0
35.3
38.0
30.0
32.7
39.3
40.7
56.0
55.3
38.0
48.0
43.3
42.7
48.0
58.7
60.0
60.7
57.3
59.3
58.7
58.0
57.3
60.7
61.3
72.0
55.3
69.3
76.7
77.3
69.3
71.3
72.0
74.0
77.3
66.0
78.0
72.0
80.0
74.7
74.7
80.7
76.0
80.7
76.7
76.0
73.3
74.0
86.7
Time taken: 10.53
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.7
0.0
0.0
0.0
0.0
0.0
0.0
0.7
2.0
2.7
0.0
12.0
14.0
29.3
18.7
22.7
20.7
25.3
20.0
32.0
30.0
45.3
27.3
38.7
41.3
43.3
38.0
62.7
37.3
66.7
54.0
59.3
66.0
65.3
48.0
62.7
60.0
66.0
71.3
68.7
62.7
68.7
70.0
62.0
58.7
63.3
69.3
68.7
71.3
69.3
78.0
80.0
67.3
68.7
77.3
64.0
75.3
76.7
74.7
83.3
74.7
70.0
72.0
76.7
Time taken: 10.77
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.7
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
6.0
2.7
7.3
12.7
8.0
24.0
22.0
32.7
26.7
30.7
33.3
36.0
35.3
46.7
44.7
46.7
54.0
45.3
37.3
53.3
58.7
46.0
62.7
64.7
55.3
59.3
52.7
68.7
55.3
62.7
68.7
67.3
58.7
71.3
70.7
65.3
67.3
62.7
62.7
72.0
76.0
72.0
77.3
76.7
78.0
84.7
77.3
74.7
70.7
73.3
72.7
76.0
74.7
78.7
80.7
Time taken: 10.71
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
5.3
1.3
4.0
7.3
14.0
36.7
12.7
22.0
24.0
23.3
34.0
27.3
24.0
39.3
39.3
34.0
48.0
52.7
54.0
52.7
46.7
50.7
55.3
55.3
69.3
66.0
66.0
59.3
62.7
63.3
66.7
73.3
60.0
70.0
75.3
60.7
71.3
69.3
73.3
58.0
70.0
70.0
70.7
70.0
72.7
70.0
76.0
83.3
68.0
79.3
72.0
77.3
81.3
72.7
75.3
86.0
Time taken: 10.73
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
2.7
3.3
4.0
4.7
16.0
11.3
18.7
21.3
40.0
39.3
31.3
41.3
42.0
36.7
51.3
50.7
51.3
55.3
55.3
55.3
51.3
57.3
55.3
58.7
57.3
43.3
65.3
64.0
64.0
62.0
72.7
66.7
66.7
72.0
67.3
58.7
76.0
60.7
70.0
81.3
64.0
70.0
82.0
78.0
72.7
73.3
84.0
74.7
84.0
70.0
77.3
76.0
76.7
73.3
78.7
Time taken: 10.56
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
1.3
0.0
0.0
0.7
0.7
2.0
7.3
8.0
8.7
22.7
28.0
31.3
36.7
28.7
33.3
38.7
43.3
34.0
48.7
41.3
46.7
48.0
38.0
52.7
62.7
58.7
54.0
60.7
62.7
60.0
69.3
57.3
68.7
52.0
64.7
61.3
66.7
60.0
66.0
74.7
68.7
78.0
66.7
58.7
75.3
75.3
80.7
70.0
69.3
74.7
62.0
77.3
84.7
79.3
73.3
72.7
76.0
71.3
77.3
Time taken: 10.55
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
7.3
0.7
12.7
5.3
2.0
6.0
13.3
15.3
32.0
33.3
22.0
42.7
32.7
35.3
44.7
31.3
62.0
62.0
50.0
52.0
59.3
44.7
57.3
56.0
57.3
68.0
68.7
64.0
53.3
63.3
62.7
72.0
72.0
74.7
69.3
64.7
70.7
78.0
72.7
70.0
69.3
64.7
70.7
76.0
72.7
68.7
81.3
73.3
84.7
70.0
76.0
80.0
82.0
81.3
78.7
Time taken: 10.56
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
2.0
5.3
10.0
10.0
7.3
27.3
22.7
28.0
35.3
38.0
40.0
32.7
52.0
27.3
40.7
42.7
46.7
48.0
47.3
49.3
54.0
44.0
70.0
43.3
58.7
57.3
57.3
64.7
64.0
72.0
62.0
65.3
68.7
77.3
72.7
68.7
60.0
66.7
55.3
64.0
73.3
72.7
66.0
82.7
76.0
72.0
72.0
74.0
74.7
78.0
72.7
74.0
77.3
81.3
83.3
Time taken: 10.63
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
3.3
2.0
3.3
14.0
14.0
21.3
40.0
19.3
30.7
51.3
29.3
37.3
24.7
38.0
50.0
56.0
42.0
52.0
47.3
38.0
54.7
41.3
58.7
57.3
54.0
58.7
59.3
62.0
62.0
78.0
62.0
60.0
65.3
74.0
62.7
74.7
54.0
75.3
74.0
62.7
74.0
72.7
84.0
72.0
72.0
71.3
66.0
74.0
77.3
75.3
72.0
76.0
79.3
68.7
Time taken: 10.72
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
6.0
12.7
18.0
6.0
21.3
23.3
16.7
34.7
49.3
37.3
30.7
28.7
42.7
41.3
42.0
43.3
46.7
46.7
49.3
57.3
64.0
56.7
58.0
56.7
57.3
49.3
67.3
64.0
48.7
72.0
71.3
60.7
62.0
65.3
67.3
71.3
78.7
68.7
72.7
71.3
72.7
73.3
68.0
70.7
76.7
75.3
70.7
84.0
68.0
88.0
71.3
77.3
79.3
78.7
Time taken: 10.67
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ;
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
4.7
5.3
1.3
15.3
6.7
11.3
27.3
16.0
19.3
41.3
20.7
39.3
24.7
30.0
40.7
57.3
30.7
43.3
32.0
48.0
61.3
48.7
62.7
54.0
51.3
60.0
54.0
56.7
61.3
50.0
62.7
52.0
74.0
60.7
62.7
64.0
66.0
70.7
80.7
75.3
69.3
74.0
75.3
69.3
68.7
77.3
79.3
77.3
82.0
78.7
80.7
70.7
84.7
76.0
84.7
75.3
Time taken: 10.53
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
2.0
0.0
2.7
6.7
4.7
11.3
20.0
16.0
22.0
34.7
33.3
27.3
42.0
36.0
43.3
36.0
42.7
50.0
47.3
50.7
48.0
62.0
67.3
56.0
52.7
66.7
61.3
56.7
62.0
62.0
65.3
57.3
74.7
58.0
70.0
71.3
62.7
70.0
74.0
74.0
74.7
74.0
78.0
71.3
68.7
63.3
77.3
77.3
74.7
74.7
78.7
78.0
81.3
80.0
79.3
70.7
Time taken: 10.62
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.7
0.0
0.0
0.0
0.0
0.0
0.0
0.0
2.0
0.0
2.7
5.3
13.3
16.7
26.7
24.0
12.7
29.3
25.3
29.3
31.3
35.3
42.7
36.0
52.0
38.0
52.7
44.0
51.3
54.0
58.7
58.0
60.0
64.7
58.0
67.3
60.7
50.7
64.7
54.7
76.7
68.0
70.7
62.0
81.3
66.0
78.7
80.7
77.3
74.7
70.0
72.7
74.0
67.3
84.7
76.7
77.3
76.7
74.7
75.3
84.7
72.0
84.0
82.0
Time taken: 10.71
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
5.3
2.0
0.7
4.7
6.7
8.0
10.0
22.7
28.0
39.3
15.3
35.3
37.3
38.7
42.0
42.0
54.0
48.0
44.0
42.7
56.0
46.7
53.3
59.3
64.0
54.7
64.7
61.3
62.0
63.3
60.7
58.7
71.3
67.3
71.3
64.7
69.3
75.3
72.7
64.0
74.0
58.7
66.0
78.0
81.3
78.7
76.0
72.7
76.7
72.0
78.0
78.0
81.3
75.3
72.0
77.3
Time taken: 10.77
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.7
0.7
4.0
0.7
7.3
12.7
13.3
8.7
25.3
17.3
26.0
24.0
31.3
34.7
33.3
30.7
40.0
30.7
42.0
51.3
58.0
42.7
50.7
59.3
54.7
61.3
54.7
50.0
53.3
65.3
67.3
63.3
60.7
75.3
65.3
72.7
72.7
71.3
72.0
66.7
72.7
75.3
74.7
72.7
80.7
70.7
76.0
69.3
83.3
75.3
78.0
75.3
76.7
82.0
74.7
67.3
84.7
78.7
76.0
Time taken: 10.51
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
4.0
8.0
8.7
6.7
16.0
26.0
24.0
33.3
28.0
28.7
43.3
39.3
38.7
32.7
42.7
47.3
43.3
56.7
56.0
52.0
52.0
62.0
70.0
68.0
60.7
65.3
59.3
66.7
71.3
66.0
79.3
67.3
63.3
68.0
74.7
82.7
70.0
74.0
73.3
66.7
59.3
67.3
82.7
74.0
76.7
68.0
70.7
84.0
79.3
76.0
73.3
80.0
80.0
83.3
Time taken: 10.61
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
1.3
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
2.7
3.3
6.0
8.0
19.3
18.0
17.3
21.3
29.3
32.0
29.3
27.3
42.0
42.7
42.7
36.0
51.3
51.3
48.0
46.7
70.0
50.7
54.0
61.3
50.7
58.7
66.7
65.3
69.3
62.7
68.0
63.3
66.0
76.7
64.7
64.7
76.0
66.0
74.7
72.7
66.0
84.0
71.3
73.3
71.3
70.7
73.3
83.3
84.7
78.7
74.0
80.7
70.7
84.7
83.3
Time taken: 10.60
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
2.0
0.7
2.7
10.7
2.7
18.7
6.0
31.3
22.7
23.3
40.0
39.3
46.7
37.3
44.0
36.0
42.7
59.3
53.3
48.7
45.3
48.7
42.0
62.0
47.3
58.0
68.0
68.7
58.7
67.3
52.7
56.0
52.7
60.0
70.0
69.3
68.7
66.0
65.3
73.3
68.7
67.3
76.0
80.0
74.7
71.3
82.0
76.0
80.0
79.3
68.7
80.7
86.0
72.0
74.0
81.3
Time taken: 10.65
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.7
0.0
0.0
0.0
0.0
0.0
2.7
2.0
0.0
2.7
4.0
10.0
6.0
12.7
10.0
20.7
28.0
32.7
34.0
26.7
40.7
43.3
40.7
30.0
46.7
46.7
52.0
58.0
52.0
48.0
44.0
50.7
58.7
52.0
62.7
64.0
62.0
65.3
69.3
74.0
64.0
63.3
67.3
60.0
74.0
71.3
69.3
76.7
72.0
74.7
70.0
75.3
77.3
76.0
82.7
75.3
74.7
72.7
69.3
76.7
78.7
74.0
86.0
78.7
Time taken: 10.51
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
1.3
1.3
2.7
6.0
16.0
10.7
23.3
27.3
42.7
33.3
26.0
38.7
35.3
38.0
36.7
50.7
54.7
45.3
50.7
49.3
50.0
66.7
58.7
65.3
59.3
62.0
56.7
64.0
65.3
64.0
74.0
61.3
62.7
59.3
70.7
70.7
70.0
74.0
75.3
80.7
68.0
74.0
79.3
72.7
75.3
80.7
76.7
80.0
80.0
77.3
75.3
78.0
78.7
86.7
85.3
Time taken: 10.66
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
2.0
2.7
4.7
9.3
1.3
12.7
26.7
22.0
26.7
16.0
31.3
30.7
29.3
28.7
47.3
46.7
44.7
38.7
42.7
45.3
55.3
56.7
53.3
52.0
56.7
54.0
66.0
63.3
66.7
66.0
63.3
68.7
59.3
68.7
54.7
68.0
67.3
72.7
70.7
78.7
66.7
67.3
71.3
78.0
70.7
74.7
81.3
76.7
78.0
65.3
76.0
84.0
78.0
76.0
82.7
86.0
80.7
Time taken: 10.68
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_redeCLARA$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
1.3
6.0
0.7
14.0
0.0
6.0
15.3
31.3
16.0
22.0
17.3
31.3
27.3
38.0
28.0
28.7
39.3
56.7
50.0
44.0
53.3
48.0
55.3
56.0
63.3
67.3
57.3
56.0
60.7
72.7
66.0
66.0
63.3
70.0
62.0
72.0
69.3
62.0
59.3
68.7
78.0
79.3
67.3
66.0
81.3
71.3
76.0
72.7
62.7
78.7
85.3
75.3
83.3
70.7
76.7
75.3
85.3
Time taken: 10.66

