{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668368071586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668368071586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 23:04:28 2022 " "Processing started: Sun Nov 13 23:04:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668368071586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668368071586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB1_top -c LAB1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB1_top -c LAB1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668368071586 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668368072202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/register.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/Register.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/FIR.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/FIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/CU.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(5) " "Verilog HDL information at counter.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1668368072254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/adder.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/trn_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/trn_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 trn_cu " "Found entity 1: trn_cu" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoefMem " "Found entity 1: CoefMem" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/ROM.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/rec_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/rec_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rec_cu " "Found entity 1: rec_cu" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/rec_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/rec_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/lab1_top.v 0 0 " "Found 0 design units, including 0 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/lab1_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/coeff_new.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/coeff_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_new " "Found entity 1: coeff_new" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/coeff_new.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/coeff_new.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/clktemp.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/clktemp.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/clktemp.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/clktemp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BaudTickGen.v(19) " "Verilog HDL information at BaudTickGen.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/BaudTickGen.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/BaudTickGen.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1668368072273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/baudtickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/baudtickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/BaudTickGen.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/BaudTickGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_transmitter.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368072278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368072278 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "LAB1_top " "Top-level design entity \"LAB1_top\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1668368072315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saeed/Desktop/LAB1_top/output_files/LAB1_top.map.smsg " "Generated suppressed messages file C:/Users/Saeed/Desktop/LAB1_top/output_files/LAB1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1668368072457 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668368072619 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 13 23:04:32 2022 " "Processing ended: Sun Nov 13 23:04:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668368072619 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668368072619 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668368072619 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668368072619 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668368073254 ""}
