#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 29 13:32:41 2023
# Process ID: 58350
# Current directory: /sim2/akashl/ember-fpga
# Command line: vivado ember-genesys2.xpr
# Log file: /sim2/akashl/ember-fpga/vivado.log
# Journal file: /sim2/akashl/ember-fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ember-genesys2.xpr
update_compile_order -fileset sources_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
startgroup
set_property -dict [list CONFIG.USE_DYN_RECONFIG {false} CONFIG.AXI_DRP {false} CONFIG.PHASE_DUTY_CONFIG {false}] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_intf_nets jtag_axi_0_M_AXI]
endgroup
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz/reset]
regenerate_bd_layout
delete_bd_objs [get_bd_nets proc_sys_reset_1_interconnect_aresetn] [get_bd_cells jtag_axi_0]
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
reset_run ember_fpga_clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz]
endgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz/resetn]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
launch_runs synth_1 -jobs 48
wait_on_run synth_1
open_run synth_1 -name synth_1
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'mb_reset' of module 'ember_fpga_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:126]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ember_fpga_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:126]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ember_fpga_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:126]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ember_fpga_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:126]} } 
set_msg_config -suppress -id {Synth 8-7023} -string {{WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'ember_fpga_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:126]} } 
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_methodology -name ultrafast_methodology_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
report_methodology -name ultrafast_methodology_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {129.198}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
reset_run synth_1
reset_run ember_fpga_clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {198.242} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
open_run impl_1
reset_run synth_1
reset_run ember_fpga_clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
startgroup
set_property -dict [list CONFIG.USE_FREQ_SYNTH {true} CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.JITTER_OPTIONS {PS} CONFIG.CLKIN1_UI_JITTER {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN2_UI_JITTER {100.000} CONFIG.CLKIN1_JITTER_PS {50} CONFIG.CLKIN2_JITTER_PS {100.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {10} CONFIG.MMCM_CLKFBOUT_MULT_F {41} CONFIG.MMCM_REF_JITTER2 {0.010} CONFIG.MMCM_CLKOUT0_DIVIDE_F {82} CONFIG.CLKOUT1_JITTER {431.198} CONFIG.CLKOUT1_PHASE_ERROR {313.282}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
reset_run synth_1
reset_run ember_fpga_clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {198.242} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
reset_run synth_1
reset_run ember_fpga_clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {136.686} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
reset_run synth_1
reset_run ember_fpga_clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
startgroup
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
create_bd_port -dir O miso
connect_bd_net [get_bd_ports miso] [get_bd_ports sclk_in]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'mb_reset' of module 'ember_fpga_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:129]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ember_fpga_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:129]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ember_fpga_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:129]} } 
set_msg_config -suppress -id {Synth 8-7071} -string {{WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ember_fpga_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:129]} } 
set_msg_config -suppress -id {Synth 8-7023} -string {{WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'ember_fpga_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/synth/ember_fpga.v:129]} } 
report_methodology -name ultrafast_methodology_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
report_methodology -name ultrafast_methodology_1
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
close_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
open_run synth_1 -name synth_1
report_methodology -name ultrafast_methodology_1
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {TIMING-17#*}] -user akashl
create_waiver -of_objects [get_methodology_violations -name ultrafast_methodology_1 {TIMING-17#*}] -user akashl -description "Debug core has low visibility"
save_constraints
report_methodology -name ultrafast_methodology_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
delete_bd_objs [get_bd_ports sysclk_out]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
regenerate_bd_layout
disconnect_bd_net /clk_wiz_clk_out1 [get_bd_ports sclk_led]
connect_bd_net [get_bd_ports sclk_led] [get_bd_pins clkmux_0/clk_out]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_methodology -name ultrafast_methodology_1
current_design impl_1
close_design
launch_runs impl_1 -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
report_methodology -name ultrafast_methodology_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
