<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\gowin\DSI_colorbar\DSI_colorbar_test18K\DSI_colorbar_test\impl\synthesize\rev_1\sytech_lvds2mipi.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\gowin\DSI_colorbar\DSI_colorbar_test18K\DSI_colorbar_test\src\ivideo_dynamic.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 10 19:32:50 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6756</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4963</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>26</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk.default_clk</td>
<td>Base</td>
<td>25.000</td>
<td>40.000
<td>0.000</td>
<td>12.500</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>1.250</td>
<td>3.750</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>62.500</td>
<td>16.000
<td>0.000</td>
<td>31.250</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>93.750</td>
<td>10.667
<td>0.000</td>
<td>46.875</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk.default_clk</td>
<td>40.000(MHz)</td>
<td>257.532(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>32.000(MHz)</td>
<td>199.538(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>196.233(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_mipi_inst/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_mipi_inst/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_inst/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_inst/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_inst/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.710</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.630</td>
<td>2.143</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.994</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.689</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.557</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.252</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.452</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.147</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.448</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.143</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.314</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[0]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.165</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.314</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[1]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[1]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.165</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.186</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[5]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.037</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[1]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[1]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[8]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[8]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[7]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[9]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[9]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[0]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[9]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[9]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[0]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[3]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[3]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[10]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[2]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[2]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[1]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[1]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[6]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[6]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.039</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.465</td>
</tr>
<tr>
<td>2</td>
<td>0.039</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.465</td>
</tr>
<tr>
<td>3</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[0]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>4</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[9]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[9]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>5</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[10]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>6</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[1]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>7</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[10]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[10]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[7]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[9]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[9]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>10</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[3]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[3]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[1]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[1]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>14</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[2]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[2]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[5]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[6]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>19</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[3]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[3]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>20</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[0]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>21</td>
<td>0.129</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[1]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.555</td>
</tr>
<tr>
<td>22</td>
<td>0.132</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[3]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.557</td>
</tr>
<tr>
<td>23</td>
<td>0.136</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.561</td>
</tr>
<tr>
<td>24</td>
<td>0.154</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Ram_rd_keep_Z/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]/CE</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.579</td>
</tr>
<tr>
<td>25</td>
<td>0.154</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Ram_rd_keep_Z/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/CE</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.579</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.710</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.630</td>
<td>2.143</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.994</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.689</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.557</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.252</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.452</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.147</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.448</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.143</td>
</tr>
<tr>
<td>6</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[10]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>7</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>8</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>9</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[3]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>10</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr[6]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>11</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>12</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[1]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>13</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[4]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>14</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[5]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>15</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[6]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>16</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[7]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>17</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[8]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>18</td>
<td>0.752</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[9]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.824</td>
</tr>
<tr>
<td>19</td>
<td>0.758</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.819</td>
</tr>
<tr>
<td>20</td>
<td>0.758</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.819</td>
</tr>
<tr>
<td>21</td>
<td>0.758</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.819</td>
</tr>
<tr>
<td>22</td>
<td>0.758</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.819</td>
</tr>
<tr>
<td>23</td>
<td>0.764</td>
<td>cnt_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[10]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.813</td>
</tr>
<tr>
<td>24</td>
<td>0.802</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>3.750</td>
<td>0.619</td>
<td>2.143</td>
</tr>
<tr>
<td>25</td>
<td>1.007</td>
<td>cnt_Z[5]/Q</td>
<td>mipi_dsi_top_inst/mipi_hs_lp_tx_inst/Lp_data_lane0_reg[0]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.570</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>2</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>3</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>4</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>5</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>6</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>7</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>8</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>9</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>10</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>11</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>12</td>
<td>1.332</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.068</td>
<td>1.446</td>
</tr>
<tr>
<td>13</td>
<td>1.335</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.065</td>
<td>1.446</td>
</tr>
<tr>
<td>14</td>
<td>1.335</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.065</td>
<td>1.446</td>
</tr>
<tr>
<td>15</td>
<td>1.335</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[3]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.065</td>
<td>1.446</td>
</tr>
<tr>
<td>16</td>
<td>1.335</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[1]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.065</td>
<td>1.446</td>
</tr>
<tr>
<td>17</td>
<td>1.435</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[8]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.446</td>
</tr>
<tr>
<td>18</td>
<td>1.435</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[9]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.446</td>
</tr>
<tr>
<td>19</td>
<td>1.435</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_ctrl_Z/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.446</td>
</tr>
<tr>
<td>20</td>
<td>1.435</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.446</td>
</tr>
<tr>
<td>21</td>
<td>1.435</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[1]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.446</td>
</tr>
<tr>
<td>22</td>
<td>1.435</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.446</td>
</tr>
<tr>
<td>23</td>
<td>1.435</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[5]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.446</td>
</tr>
<tr>
<td>24</td>
<td>1.435</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.446</td>
</tr>
<tr>
<td>25</td>
<td>1.435</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.446</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]</td>
</tr>
<tr>
<td>2</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]</td>
</tr>
<tr>
<td>3</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]</td>
</tr>
<tr>
<td>4</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]</td>
</tr>
<tr>
<td>5</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]</td>
</tr>
<tr>
<td>6</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]</td>
</tr>
<tr>
<td>7</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]</td>
</tr>
<tr>
<td>8</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]</td>
</tr>
<tr>
<td>9</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]</td>
</tr>
<tr>
<td>10</td>
<td>8.646</td>
<td>9.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.068</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKIN</td>
</tr>
<tr>
<td>1.432</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKOUT</td>
</tr>
<tr>
<td>1.546</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/FCLK</td>
</tr>
<tr>
<td>1.511</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td>1.358</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.630</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 24.130%; route: 1.394, 65.042%; tC2Q: 0.232, 10.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 61.417%; route: 0.114, 38.583%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.614</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT54[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT54[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT54[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.229%; route: 1.940, 72.142%; tC2Q: 0.232, 8.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.178</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 22.961%; route: 1.503, 66.736%; tC2Q: 0.232, 10.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.073</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 24.082%; route: 1.398, 65.112%; tC2Q: 0.232, 10.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.068</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT36[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT36[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT36[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 24.130%; route: 1.394, 65.042%; tC2Q: 0.232, 10.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[0]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C32[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
</tr>
<tr>
<td>281.738</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[0]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 80.084%; tC2Q: 0.232, 19.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[1]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[1]/Q</td>
</tr>
<tr>
<td>281.738</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[1]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[1]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C40[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 80.084%; tC2Q: 0.232, 19.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[5]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[5]/Q</td>
</tr>
<tr>
<td>281.609</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[5]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[5]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 77.620%; tC2Q: 0.232, 22.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C43[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C43[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C43[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C41[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[1]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C41[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[1]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[1]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[1]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[8]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[8]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[8]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C41[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[7]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C42[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[9]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[9]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C41[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C41[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[9]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[9]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C41[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[0]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C41[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[0]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[9]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C34[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[9]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[9]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[9]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C33[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[0]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[0]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[3]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[3]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[3]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C42[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[5]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[5]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C43[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C43[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C43[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[10]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C34[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[10]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[0]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C41[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[2]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C32[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[2]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[2]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[1]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[1]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[1]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[1]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[6]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C33[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[6]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C35[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[5]/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C27[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[5]/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[6]/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[6]/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[0]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[0]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[0]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[0]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[9]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[9]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[9]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[9]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C32[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[10]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C31[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[10]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[1]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[1]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[10]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[10]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[10]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[10]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C33[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[7]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[9]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C39[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[9]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[9]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[9]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[3]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[3]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[3]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[3]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[5]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[5]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C40[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C39[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[1]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C38[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[1]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[1]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C37[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[2]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C38[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[2]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[2]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[2]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[5]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[5]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[5]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C39[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[6]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C39[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[3]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[3]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[3]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[3]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[0]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C40[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[0]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[0]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[0]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[1]/CLK</td>
</tr>
<tr>
<td>0.715</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[1]/Q</td>
</tr>
<tr>
<td>0.837</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_11_cZ[1]/I2</td>
</tr>
<tr>
<td>1.069</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_11_cZ[1]/F</td>
</tr>
<tr>
<td>1.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[3]/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[3]/Q</td>
</tr>
<tr>
<td>0.839</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_11_cZ[3]/I2</td>
</tr>
<tr>
<td>1.071</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_11_cZ[3]/F</td>
</tr>
<tr>
<td>1.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.635%; route: 0.123, 22.114%; tC2Q: 0.202, 36.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[6]/CLK</td>
</tr>
<tr>
<td>0.715</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Dul_Ram/genblk1.bd[6]/Q</td>
</tr>
<tr>
<td>0.843</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_11_cZ[6]/I1</td>
</tr>
<tr>
<td>1.075</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_11_cZ[6]/F</td>
</tr>
<tr>
<td>1.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Ram_rd_keep_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Ram_rd_keep_Z/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R21C26[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Ram_rd_keep_Z/Q</td>
</tr>
<tr>
<td>1.093</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 65.135%; tC2Q: 0.202, 34.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Ram_rd_keep_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Ram_rd_keep_Z/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R21C26[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/Ram_rd_keep_Z/Q</td>
</tr>
<tr>
<td>1.093</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 65.135%; tC2Q: 0.202, 34.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.068</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKIN</td>
</tr>
<tr>
<td>1.432</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKOUT</td>
</tr>
<tr>
<td>1.546</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/FCLK</td>
</tr>
<tr>
<td>1.511</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td>1.358</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.630</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 24.130%; route: 1.394, 65.042%; tC2Q: 0.232, 10.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 61.417%; route: 0.114, 38.583%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.614</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT54[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT54[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT54[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.229%; route: 1.940, 72.142%; tC2Q: 0.232, 8.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.178</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 22.961%; route: 1.503, 66.736%; tC2Q: 0.232, 10.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.073</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 24.082%; route: 1.398, 65.112%; tC2Q: 0.232, 10.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.068</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT36[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT36[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT36[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 24.130%; route: 1.394, 65.042%; tC2Q: 0.232, 10.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[10]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[10]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[0]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[0]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[2]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[2]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[3]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[3]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr[6]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr[6]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[0]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[0]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[1]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[4]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[4]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[5]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[5]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C41[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[6]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[6]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[7]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[7]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C41[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[8]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[8]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.750</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[9]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[9]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.030%; route: 2.520, 65.904%; tC2Q: 0.232, 6.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.745</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C33[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C33[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.072%; route: 2.515, 65.853%; tC2Q: 0.232, 6.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.745</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C33[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.072%; route: 2.515, 65.853%; tC2Q: 0.232, 6.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.745</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C33[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C33[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.072%; route: 2.515, 65.853%; tC2Q: 0.232, 6.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.745</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C33[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C33[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.072%; route: 2.515, 65.853%; tC2Q: 0.232, 6.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.739</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[10]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[10]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C41[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 28.114%; route: 2.509, 65.801%; tC2Q: 0.232, 6.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.068</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>3.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKIN</td>
</tr>
<tr>
<td>3.936</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKOUT</td>
</tr>
<tr>
<td>4.056</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/FCLK</td>
</tr>
<tr>
<td>4.021</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td>3.870</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 24.130%; route: 1.394, 65.042%; tC2Q: 0.232, 10.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>mipi_dsi_top_inst/mipi_hs_lp_tx_inst/Lp_data_lane0_reg[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[5]/Q</td>
</tr>
<tr>
<td>76.573</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cnt30_5_cZ/I3</td>
</tr>
<tr>
<td>77.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cnt30_5_cZ/F</td>
</tr>
<tr>
<td>77.750</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I0</td>
</tr>
<tr>
<td>78.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.496</td>
<td>1.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_hs_lp_tx_inst/Lp_data_lane0_reg[0]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>mipi_dsi_top_inst/mipi_hs_lp_tx_inst/Lp_data_lane0_reg[0]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mipi_dsi_top_inst/mipi_hs_lp_tx_inst/Lp_data_lane0_reg[0]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>mipi_dsi_top_inst/mipi_hs_lp_tx_inst/Lp_data_lane0_reg[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 30.026%; route: 2.266, 63.476%; tC2Q: 0.232, 6.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[0]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[0]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]</td>
</tr>
<tr>
<td>0.974</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[2]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[2]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[0]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[3]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[3]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[1]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[1]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[8]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[8]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[9]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[9]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_ctrl_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_ctrl_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_ctrl_Z/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_ctrl_Z</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_ctrl_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[0]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[0]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[1]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[1]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[5]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[5]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.560</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1748</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.249%; route: 1.009, 69.784%; tC2Q: 0.202, 13.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[7]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[6]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[5]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[4]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[3]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data[2]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[4]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.282</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.928</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/r_data_keep_Z[5]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1748</td>
<td>cnt30_i</td>
<td>0.752</td>
<td>1.445</td>
</tr>
<tr>
<td>1230</td>
<td>I_sclk</td>
<td>0.252</td>
<td>0.261</td>
</tr>
<tr>
<td>1086</td>
<td>I_userclk</td>
<td>-0.314</td>
<td>0.953</td>
</tr>
<tr>
<td>111</td>
<td>Rgb_lane0_rden</td>
<td>15.843</td>
<td>2.350</td>
</tr>
<tr>
<td>64</td>
<td>r_re_reg0</td>
<td>17.284</td>
<td>1.919</td>
</tr>
<tr>
<td>47</td>
<td>Lcd_de</td>
<td>16.024</td>
<td>1.500</td>
</tr>
<tr>
<td>41</td>
<td>I_clk_c</td>
<td>-1.710</td>
<td>0.261</td>
</tr>
<tr>
<td>33</td>
<td>Lcd_blp_rd</td>
<td>17.763</td>
<td>1.801</td>
</tr>
<tr>
<td>32</td>
<td>N_92_i</td>
<td>17.442</td>
<td>0.681</td>
</tr>
<tr>
<td>30</td>
<td>I_mipi_init_clk</td>
<td>18.315</td>
<td>0.927</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C40</td>
<td>55.56%</td>
</tr>
<tr>
<td>R18C25</td>
<td>54.17%</td>
</tr>
<tr>
<td>R29C37</td>
<td>52.78%</td>
</tr>
<tr>
<td>R30C36</td>
<td>50.00%</td>
</tr>
<tr>
<td>R40C29</td>
<td>48.61%</td>
</tr>
<tr>
<td>R18C26</td>
<td>48.61%</td>
</tr>
<tr>
<td>R29C35</td>
<td>48.61%</td>
</tr>
<tr>
<td>R31C30</td>
<td>48.61%</td>
</tr>
<tr>
<td>R29C36</td>
<td>48.61%</td>
</tr>
<tr>
<td>R36C29</td>
<td>47.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
