ARM GAS  /tmp/cc1Pahqj.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB126:
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** 
  27:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f3xx_hal_msp.c **** 
  30:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cc1Pahqj.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** 
  32:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f3xx_hal_msp.c **** 
  35:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f3xx_hal_msp.c **** 
  37:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f3xx_hal_msp.c **** 
  40:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f3xx_hal_msp.c **** 
  42:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f3xx_hal_msp.c **** 
  45:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f3xx_hal_msp.c **** 
  47:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f3xx_hal_msp.c **** 
  50:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f3xx_hal_msp.c **** 
  52:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f3xx_hal_msp.c **** 
  55:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f3xx_hal_msp.c **** 
  57:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f3xx_hal_msp.c **** 
  59:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f3xx_hal_msp.c **** /**
  61:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f3xx_hal_msp.c ****   */
  63:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f3xx_hal_msp.c **** 
  67:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f3xx_hal_msp.c **** 
  69:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40              		.loc 1 69 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 69 3 view .LVU4
  46 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/cc1Pahqj.s 			page 3


  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 69 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 70 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 70 3 view .LVU8
  56              		.loc 1 70 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 70 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 70 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f3xx_hal_msp.c **** 
  72:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f3xx_hal_msp.c **** 
  74:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f3xx_hal_msp.c **** 
  76:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 77 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE126:
  81              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_UART_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_UART_MspInit:
  89              	.LVL0:
  90              	.LFB127:
  78:Core/Src/stm32f3xx_hal_msp.c **** 
  79:Core/Src/stm32f3xx_hal_msp.c **** /**
  80:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
  81:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
  83:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f3xx_hal_msp.c **** */
ARM GAS  /tmp/cc1Pahqj.s 			page 4


  85:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  86:Core/Src/stm32f3xx_hal_msp.c **** {
  91              		.loc 1 86 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 86 1 is_stmt 0 view .LVU15
  96 0000 00B5     		push	{lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 4
  99              		.cfi_offset 14, -4
 100 0002 89B0     		sub	sp, sp, #36
 101              	.LCFI3:
 102              		.cfi_def_cfa_offset 40
  87:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 87 3 is_stmt 1 view .LVU16
 104              		.loc 1 87 20 is_stmt 0 view .LVU17
 105 0004 0023     		movs	r3, #0
 106 0006 0393     		str	r3, [sp, #12]
 107 0008 0493     		str	r3, [sp, #16]
 108 000a 0593     		str	r3, [sp, #20]
 109 000c 0693     		str	r3, [sp, #24]
 110 000e 0793     		str	r3, [sp, #28]
  88:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 111              		.loc 1 88 3 is_stmt 1 view .LVU18
 112              		.loc 1 88 11 is_stmt 0 view .LVU19
 113 0010 0268     		ldr	r2, [r0]
 114              		.loc 1 88 5 view .LVU20
 115 0012 144B     		ldr	r3, .L9
 116 0014 9A42     		cmp	r2, r3
 117 0016 02D0     		beq	.L8
 118              	.LVL1:
 119              	.L5:
  89:Core/Src/stm32f3xx_hal_msp.c ****   {
  90:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  91:Core/Src/stm32f3xx_hal_msp.c **** 
  92:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  93:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
  95:Core/Src/stm32f3xx_hal_msp.c **** 
  96:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
  98:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
  99:Core/Src/stm32f3xx_hal_msp.c ****     PA15     ------> USART2_RX
 100:Core/Src/stm32f3xx_hal_msp.c ****     */
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 108:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 109:Core/Src/stm32f3xx_hal_msp.c **** 
 110:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 111:Core/Src/stm32f3xx_hal_msp.c ****   }
 112:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/cc1Pahqj.s 			page 5


 113:Core/Src/stm32f3xx_hal_msp.c **** }
 120              		.loc 1 113 1 view .LVU21
 121 0018 09B0     		add	sp, sp, #36
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 001a 5DF804FB 		ldr	pc, [sp], #4
 127              	.LVL2:
 128              	.L8:
 129              	.LCFI5:
 130              		.cfi_restore_state
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 131              		.loc 1 94 5 is_stmt 1 view .LVU22
 132              	.LBB4:
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 133              		.loc 1 94 5 view .LVU23
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 134              		.loc 1 94 5 view .LVU24
 135 001e 03F5E633 		add	r3, r3, #117760
 136 0022 DA69     		ldr	r2, [r3, #28]
 137 0024 42F40032 		orr	r2, r2, #131072
 138 0028 DA61     		str	r2, [r3, #28]
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 139              		.loc 1 94 5 view .LVU25
 140 002a DA69     		ldr	r2, [r3, #28]
 141 002c 02F40032 		and	r2, r2, #131072
 142 0030 0192     		str	r2, [sp, #4]
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 143              		.loc 1 94 5 view .LVU26
 144 0032 019A     		ldr	r2, [sp, #4]
 145              	.LBE4:
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 146              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 147              		.loc 1 96 5 view .LVU28
 148              	.LBB5:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 149              		.loc 1 96 5 view .LVU29
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 150              		.loc 1 96 5 view .LVU30
 151 0034 5A69     		ldr	r2, [r3, #20]
 152 0036 42F40032 		orr	r2, r2, #131072
 153 003a 5A61     		str	r2, [r3, #20]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 154              		.loc 1 96 5 view .LVU31
 155 003c 5B69     		ldr	r3, [r3, #20]
 156 003e 03F40033 		and	r3, r3, #131072
 157 0042 0293     		str	r3, [sp, #8]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 158              		.loc 1 96 5 view .LVU32
 159 0044 029B     		ldr	r3, [sp, #8]
 160              	.LBE5:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 161              		.loc 1 96 5 view .LVU33
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162              		.loc 1 101 5 view .LVU34
ARM GAS  /tmp/cc1Pahqj.s 			page 6


 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 163              		.loc 1 101 25 is_stmt 0 view .LVU35
 164 0046 48F20403 		movw	r3, #32772
 165 004a 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 102 5 is_stmt 1 view .LVU36
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 102 26 is_stmt 0 view .LVU37
 168 004c 0223     		movs	r3, #2
 169 004e 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 170              		.loc 1 103 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 171              		.loc 1 104 5 view .LVU39
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 172              		.loc 1 104 27 is_stmt 0 view .LVU40
 173 0050 0323     		movs	r3, #3
 174 0052 0693     		str	r3, [sp, #24]
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175              		.loc 1 105 5 is_stmt 1 view .LVU41
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176              		.loc 1 105 31 is_stmt 0 view .LVU42
 177 0054 0723     		movs	r3, #7
 178 0056 0793     		str	r3, [sp, #28]
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 179              		.loc 1 106 5 is_stmt 1 view .LVU43
 180 0058 03A9     		add	r1, sp, #12
 181 005a 4FF09040 		mov	r0, #1207959552
 182              	.LVL3:
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 183              		.loc 1 106 5 is_stmt 0 view .LVU44
 184 005e FFF7FEFF 		bl	HAL_GPIO_Init
 185              	.LVL4:
 186              		.loc 1 113 1 view .LVU45
 187 0062 D9E7     		b	.L5
 188              	.L10:
 189              		.align	2
 190              	.L9:
 191 0064 00440040 		.word	1073759232
 192              		.cfi_endproc
 193              	.LFE127:
 195              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 196              		.align	1
 197              		.global	HAL_UART_MspDeInit
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 202              	HAL_UART_MspDeInit:
 203              	.LVL5:
 204              	.LFB128:
 114:Core/Src/stm32f3xx_hal_msp.c **** 
 115:Core/Src/stm32f3xx_hal_msp.c **** /**
 116:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 117:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 118:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 119:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 120:Core/Src/stm32f3xx_hal_msp.c **** */
ARM GAS  /tmp/cc1Pahqj.s 			page 7


 121:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 122:Core/Src/stm32f3xx_hal_msp.c **** {
 205              		.loc 1 122 1 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		.loc 1 122 1 is_stmt 0 view .LVU47
 210 0000 08B5     		push	{r3, lr}
 211              	.LCFI6:
 212              		.cfi_def_cfa_offset 8
 213              		.cfi_offset 3, -8
 214              		.cfi_offset 14, -4
 123:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 215              		.loc 1 123 3 is_stmt 1 view .LVU48
 216              		.loc 1 123 11 is_stmt 0 view .LVU49
 217 0002 0268     		ldr	r2, [r0]
 218              		.loc 1 123 5 view .LVU50
 219 0004 074B     		ldr	r3, .L15
 220 0006 9A42     		cmp	r2, r3
 221 0008 00D0     		beq	.L14
 222              	.LVL6:
 223              	.L11:
 124:Core/Src/stm32f3xx_hal_msp.c ****   {
 125:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 126:Core/Src/stm32f3xx_hal_msp.c **** 
 127:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 128:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 129:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 130:Core/Src/stm32f3xx_hal_msp.c **** 
 131:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 132:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 133:Core/Src/stm32f3xx_hal_msp.c ****     PA15     ------> USART2_RX
 134:Core/Src/stm32f3xx_hal_msp.c ****     */
 135:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_15);
 136:Core/Src/stm32f3xx_hal_msp.c **** 
 137:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 138:Core/Src/stm32f3xx_hal_msp.c **** 
 139:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 140:Core/Src/stm32f3xx_hal_msp.c ****   }
 141:Core/Src/stm32f3xx_hal_msp.c **** 
 142:Core/Src/stm32f3xx_hal_msp.c **** }
 224              		.loc 1 142 1 view .LVU51
 225 000a 08BD     		pop	{r3, pc}
 226              	.LVL7:
 227              	.L14:
 129:Core/Src/stm32f3xx_hal_msp.c **** 
 228              		.loc 1 129 5 is_stmt 1 view .LVU52
 229 000c 064A     		ldr	r2, .L15+4
 230 000e D369     		ldr	r3, [r2, #28]
 231 0010 23F40033 		bic	r3, r3, #131072
 232 0014 D361     		str	r3, [r2, #28]
 135:Core/Src/stm32f3xx_hal_msp.c **** 
 233              		.loc 1 135 5 view .LVU53
 234 0016 48F20401 		movw	r1, #32772
 235 001a 4FF09040 		mov	r0, #1207959552
 236              	.LVL8:
 135:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/cc1Pahqj.s 			page 8


 237              		.loc 1 135 5 is_stmt 0 view .LVU54
 238 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL9:
 240              		.loc 1 142 1 view .LVU55
 241 0022 F2E7     		b	.L11
 242              	.L16:
 243              		.align	2
 244              	.L15:
 245 0024 00440040 		.word	1073759232
 246 0028 00100240 		.word	1073876992
 247              		.cfi_endproc
 248              	.LFE128:
 250              		.text
 251              	.Letext0:
 252              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 253              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 254              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 255              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 256              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 257              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 258              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
ARM GAS  /tmp/cc1Pahqj.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/cc1Pahqj.s:21     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc1Pahqj.s:27     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc1Pahqj.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/cc1Pahqj.s:82     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc1Pahqj.s:88     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc1Pahqj.s:191    .text.HAL_UART_MspInit:0000000000000064 $d
     /tmp/cc1Pahqj.s:196    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc1Pahqj.s:202    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc1Pahqj.s:245    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
