// Seed: 1617839813
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    input uwire id_3
);
  initial @(negedge 1 or negedge id_2.id_2) return 1;
  module_2 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    inout  wand id_4
);
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input  supply1 id_0,
    output supply0 id_1
);
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_0.id_3  = 0;
endmodule
module module_3;
  assign id_1 = id_1 - 1'b0;
  always id_2 <= ((id_2 || id_2));
endmodule
