********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Fri Feb  6 16:45:49 2026)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
ERROR: [Common 17-39] 'get_property' failed due to earlier errors.

    while executing
"get_property "include_dirs" $a_sim_vars(fs_obj)"
    (procedure "usf_get_other_verilog_options" line 11)
    invoked from within
"usf_get_other_verilog_options $global_files_str other_ver_opts"
    (procedure "usf_get_files_for_compilation_post_sim" line 26)
    invoked from within
"usf_get_files_for_compilation_post_sim $global_files_str"
    (procedure "usf_get_files_for_compilation" line 17)
    invoked from within
"usf_get_files_for_compilation global_files_str"
    (procedure "usf_xsim_setup_simulation" line 121)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir C:/Users/dievi/Documents/Vivado_projects/async_fifo/async_fifo...."
