--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml test_usart.twx test_usart.ncd -o test_usart.twr
test_usart.pcf -ucf test_usart.ucf

Design file:              test_usart.ncd
Physical constraint file: test_usart.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLR         |    0.189(R)|    0.954(R)|CLK_BUFGP         |   0.000|
CLR_Rec     |    3.544(R)|    0.936(R)|CLK_BUFGP         |   0.000|
Data_Tx<0>  |    4.129(R)|   -0.794(R)|CLK_BUFGP         |   0.000|
Data_Tx<1>  |    3.173(R)|   -0.095(R)|CLK_BUFGP         |   0.000|
Data_Tx<2>  |    2.680(R)|    0.233(R)|CLK_BUFGP         |   0.000|
Data_Tx<3>  |    3.069(R)|   -0.151(R)|CLK_BUFGP         |   0.000|
Data_Tx<4>  |    1.351(R)|    0.563(R)|CLK_BUFGP         |   0.000|
Data_Tx<5>  |    1.486(R)|    0.482(R)|CLK_BUFGP         |   0.000|
Data_Tx<6>  |    1.684(R)|    0.305(R)|CLK_BUFGP         |   0.000|
Data_Tx<7>  |    1.106(R)|    0.215(R)|CLK_BUFGP         |   0.000|
Rx          |    0.528(R)|    0.685(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLK_B       |    7.437(R)|CLK_BUFGP         |   0.000|
Data_Ready  |    7.517(R)|CLK_BUFGP         |   0.000|
Data_Rx<0>  |    7.215(R)|CLK_BUFGP         |   0.000|
Data_Rx<1>  |    7.885(R)|CLK_BUFGP         |   0.000|
Data_Rx<2>  |    7.189(R)|CLK_BUFGP         |   0.000|
Data_Rx<3>  |    7.459(R)|CLK_BUFGP         |   0.000|
Data_Rx<4>  |    7.084(R)|CLK_BUFGP         |   0.000|
Data_Rx<5>  |    7.256(R)|CLK_BUFGP         |   0.000|
Data_Rx<6>  |    7.052(R)|CLK_BUFGP         |   0.000|
Data_Rx<7>  |    7.956(R)|CLK_BUFGP         |   0.000|
Tx          |    7.587(R)|CLK_BUFGP         |   0.000|
parity_err  |   10.763(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.150|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 31 03:31:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



