/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  reg [8:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_3z;
  wire [29:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_3z | celloutsig_1_1z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z | celloutsig_1_3z);
  assign celloutsig_1_13z = ~celloutsig_1_0z;
  assign celloutsig_0_6z = celloutsig_0_5z[3] | celloutsig_0_5z[2];
  assign celloutsig_0_11z = celloutsig_0_5z[8] | celloutsig_0_10z;
  assign celloutsig_0_0z = in_data[14] ^ in_data[19];
  assign celloutsig_1_19z = celloutsig_1_1z ^ celloutsig_1_13z;
  assign celloutsig_1_0z = in_data[169] ^ in_data[123];
  assign celloutsig_1_1z = in_data[105] ^ in_data[134];
  assign celloutsig_1_14z = { in_data[189:180], celloutsig_1_0z, celloutsig_1_4z } & { celloutsig_1_6z[10:3], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[117:107], celloutsig_1_1z } & in_data[159:148];
  assign celloutsig_0_3z = { in_data[83:80], celloutsig_0_0z } / { 2'h3, celloutsig_0_0z, 2'h3 };
  assign celloutsig_1_9z = { in_data[173:167], celloutsig_1_1z } / { 1'h1, celloutsig_1_6z[10:4] };
  assign celloutsig_1_2z = { in_data[123], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } == { in_data[181:179], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[166:153], celloutsig_1_0z } == { in_data[117:108], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_10z = in_data[62:32] === { celloutsig_0_4z[24:2], celloutsig_0_5z[6], 1'h1, in_data[82:80], in_data[82:80] };
  assign celloutsig_1_12z = { celloutsig_1_9z[5:3], celloutsig_1_0z } % { 1'h1, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_5z[6] ? { in_data[74:71], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z } : { celloutsig_0_4z[18:16], celloutsig_0_10z, 1'h0, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_9z[4:0], celloutsig_1_1z } | { celloutsig_1_14z[5:1], celloutsig_1_10z };
  assign celloutsig_0_5z = in_data[61:50] | celloutsig_0_4z[19:8];
  assign celloutsig_1_7z = celloutsig_1_2z & celloutsig_1_6z[7];
  assign celloutsig_1_18z = { in_data[102:98], celloutsig_1_16z } >> { celloutsig_1_6z[5:0], celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_4z = { in_data[73:55], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } >> in_data[39:10];
  assign celloutsig_0_12z = in_data[90:85] ~^ { celloutsig_0_10z, celloutsig_0_6z, in_data[82:80], celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_16z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_5z[6], celloutsig_0_12z, celloutsig_0_6z };
  assign { out_data[5:2], out_data[0] } = { celloutsig_0_13z[5:2], celloutsig_0_0z } | { celloutsig_0_0z, in_data[82:80], celloutsig_0_0z };
  assign { out_data[138:128], out_data[96], out_data[40:32], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, 1'h1 };
endmodule
