=====
SETUP
63.382
20.776
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_19_s1
6.608
7.234
pico/picorv32_core/n5543_s1
9.992
10.814
pico/picorv32_core/n5764_s12
11.960
13.059
pico/picorv32_core/n5764_s6
13.070
14.169
pico/picorv32_core/n5766_s2
16.137
17.169
pico/picorv32_core/n5766_s1
17.659
18.691
pico/picorv32_core/n5766_s0
20.150
20.776
pico/picorv32_core/reg_next_pc_26_s0
20.776
=====
SETUP
63.902
20.257
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_14_s1
7.093
7.719
pico/picorv32_core/n5553_s1
9.663
10.762
pico/picorv32_core/n5764_s11
11.581
12.680
pico/picorv32_core/n5764_s4
12.686
13.718
pico/picorv32_core/n5774_s2
16.024
16.650
pico/picorv32_core/n5774_s1
16.656
17.688
pico/picorv32_core/n5774_s0
19.158
20.257
pico/picorv32_core/reg_next_pc_18_s0
20.257
=====
SETUP
64.450
19.709
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_19_s1
6.608
7.234
pico/picorv32_core/n5543_s1
9.992
10.814
pico/picorv32_core/n5764_s12
11.960
13.059
pico/picorv32_core/n5764_s6
13.070
14.169
pico/picorv32_core/n5764_s2
15.149
16.181
pico/picorv32_core/n5763_s1
17.640
18.672
pico/picorv32_core/n5763_s0
18.677
19.709
pico/picorv32_core/reg_next_pc_29_s0
19.709
=====
SETUP
64.468
19.691
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_14_s1
7.093
7.719
pico/picorv32_core/n5553_s1
9.663
10.762
pico/picorv32_core/n5764_s11
11.581
12.680
pico/picorv32_core/n5764_s4
12.686
13.718
pico/picorv32_core/n5761_s2
16.176
17.202
pico/picorv32_core/n5761_s1
17.621
18.653
pico/picorv32_core/n5761_s0
18.659
19.691
pico/picorv32_core/reg_next_pc_31_s0
19.691
=====
SETUP
64.729
19.430
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_10_s1
6.608
7.234
pico/picorv32_core/n5561_s1
8.709
9.531
pico/picorv32_core/n5764_s9
11.332
12.364
pico/picorv32_core/n5779_s2
12.375
13.474
pico/picorv32_core/n5778_s2
16.073
16.875
pico/picorv32_core/n5778_s1
17.294
18.393
pico/picorv32_core/n5778_s0
18.398
19.430
pico/picorv32_core/reg_next_pc_14_s0
19.430
=====
SETUP
64.847
19.312
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_19_s1
6.608
7.234
pico/picorv32_core/n5543_s1
9.992
10.814
pico/picorv32_core/n5764_s12
11.960
13.059
pico/picorv32_core/n5764_s6
13.070
14.169
pico/picorv32_core/n5767_s2
16.281
17.380
pico/picorv32_core/n5767_s1
17.386
18.485
pico/picorv32_core/n5767_s0
18.490
19.312
pico/picorv32_core/reg_next_pc_25_s0
19.312
=====
SETUP
64.892
19.267
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_14_s1
7.093
7.719
pico/picorv32_core/n5553_s1
9.663
10.762
pico/picorv32_core/n5764_s11
11.581
12.680
pico/picorv32_core/n5764_s4
12.686
13.718
pico/picorv32_core/n5762_s2
15.860
16.921
pico/picorv32_core/n5762_s1
17.340
18.439
pico/picorv32_core/n5762_s0
18.445
19.267
pico/picorv32_core/reg_next_pc_30_s0
19.267
=====
SETUP
64.981
19.178
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_19_s1
6.608
7.234
pico/picorv32_core/n5543_s1
9.992
10.814
pico/picorv32_core/n5764_s12
11.960
13.059
pico/picorv32_core/n5764_s6
13.070
14.169
pico/picorv32_core/n5768_s2
16.281
17.313
pico/picorv32_core/n5768_s1
17.319
18.351
pico/picorv32_core/n5768_s0
18.356
19.178
pico/picorv32_core/reg_next_pc_24_s0
19.178
=====
SETUP
65.012
19.147
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_14_s1
7.093
7.719
pico/picorv32_core/n5553_s1
9.663
10.762
pico/picorv32_core/n5764_s11
11.581
12.680
pico/picorv32_core/n5764_s4
12.686
13.718
pico/picorv32_core/n5773_s2
15.211
16.033
pico/picorv32_core/n5772_s1
17.497
18.319
pico/picorv32_core/n5772_s2
18.325
19.147
pico/picorv32_core/reg_next_pc_20_s0
19.147
=====
SETUP
65.138
19.021
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_19_s1
6.608
7.234
pico/picorv32_core/n5543_s1
9.992
10.814
pico/picorv32_core/n5764_s12
11.960
13.059
pico/picorv32_core/n5764_s6
13.070
14.169
pico/picorv32_core/n5764_s5
16.137
16.763
pico/picorv32_core/n5764_s1
16.769
17.591
pico/picorv32_core/n5764_s0
18.395
19.021
pico/picorv32_core/reg_next_pc_28_s0
19.021
=====
SETUP
65.288
18.871
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_19_s1
6.608
7.234
pico/picorv32_core/n5543_s1
9.992
10.814
pico/picorv32_core/n5764_s12
11.960
13.059
pico/picorv32_core/n5769_s4
13.070
14.169
pico/picorv32_core/n5769_s1
15.959
16.781
pico/picorv32_core/n5770_s0
18.245
18.871
pico/picorv32_core/reg_next_pc_22_s0
18.871
=====
SETUP
65.288
18.871
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_19_s1
6.608
7.234
pico/picorv32_core/n5543_s1
9.992
10.814
pico/picorv32_core/n5764_s12
11.960
13.059
pico/picorv32_core/n5769_s4
13.070
14.169
pico/picorv32_core/n5769_s1
15.959
16.781
pico/picorv32_core/n5769_s0
18.245
18.871
pico/picorv32_core/reg_next_pc_23_s0
18.871
=====
SETUP
65.296
18.863
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_14_s1
7.093
7.719
pico/picorv32_core/n5553_s1
9.663
10.762
pico/picorv32_core/n5764_s11
11.581
12.680
pico/picorv32_core/n5764_s4
12.686
13.718
pico/picorv32_core/n5765_s2
16.176
17.208
pico/picorv32_core/n5765_s1
17.214
18.036
pico/picorv32_core/n5765_s0
18.041
18.863
pico/picorv32_core/reg_next_pc_27_s0
18.863
=====
SETUP
65.517
18.642
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_17_s1
7.093
7.719
pico/picorv32_core/n5547_s1
10.483
11.305
pico/picorv32_core/n5773_s4
12.124
12.946
pico/picorv32_core/n5771_s2
14.415
15.447
pico/picorv32_core/n5771_s1
16.911
17.537
pico/picorv32_core/n5771_s0
17.543
18.642
pico/picorv32_core/reg_next_pc_21_s0
18.642
=====
SETUP
65.542
18.617
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_10_s1
6.608
7.234
pico/picorv32_core/n5561_s1
8.709
9.531
pico/picorv32_core/n5764_s9
11.332
12.364
pico/picorv32_core/n5779_s2
12.375
13.474
pico/picorv32_core/n5779_s1
16.073
17.099
pico/picorv32_core/n5779_s0
17.518
18.617
pico/picorv32_core/reg_next_pc_13_s0
18.617
=====
SETUP
65.565
18.950
84.515
clk_ibuf
0.000
0.982
pico/picorv32_core/reg_pc_3_s0
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_6_s2
2.511
3.610
pico/picorv32_core/cpuregs_wrdata_9_s2
4.435
5.061
pico/picorv32_core/cpuregs_wrdata_11_s2
6.525
7.151
pico/picorv32_core/cpuregs_wrdata_14_s2
7.971
8.596
pico/picorv32_core/cpuregs_wrdata_21_s2
9.026
10.058
pico/picorv32_core/cpuregs_wrdata_25_s2
11.553
12.652
pico/picorv32_core/cpuregs_wrdata_25_s0
13.627
14.449
pico/picorv32_core/cpuregs_cpuregs_0_0_s0
18.950
=====
SETUP
65.698
18.818
84.515
clk_ibuf
0.000
0.982
pico/picorv32_core/reg_pc_3_s0
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_6_s2
2.511
3.610
pico/picorv32_core/cpuregs_wrdata_9_s2
4.435
5.061
pico/picorv32_core/cpuregs_wrdata_11_s2
6.525
7.151
pico/picorv32_core/cpuregs_wrdata_14_s2
7.971
8.596
pico/picorv32_core/cpuregs_wrdata_21_s2
9.026
10.058
pico/picorv32_core/cpuregs_wrdata_25_s2
11.553
12.652
pico/picorv32_core/cpuregs_wrdata_25_s0
13.627
14.449
pico/picorv32_core/cpuregs_cpuregs_0_0_s
18.818
=====
SETUP
65.748
18.410
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_14_s1
7.093
7.719
pico/picorv32_core/n5553_s1
9.663
10.762
pico/picorv32_core/n5764_s11
11.581
12.680
pico/picorv32_core/n5764_s4
12.686
13.718
pico/picorv32_core/n5773_s1
15.542
16.574
pico/picorv32_core/n5773_s0
17.378
18.410
pico/picorv32_core/reg_next_pc_19_s0
18.410
=====
SETUP
65.853
18.662
84.515
clk_ibuf
0.000
0.982
pico/picorv32_core/reg_pc_3_s0
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_6_s2
2.511
3.610
pico/picorv32_core/cpuregs_wrdata_9_s2
4.435
5.061
pico/picorv32_core/cpuregs_wrdata_11_s2
6.525
7.151
pico/picorv32_core/cpuregs_wrdata_14_s2
7.971
8.596
pico/picorv32_core/cpuregs_wrdata_15_s2
9.026
10.058
pico/picorv32_core/cpuregs_wrdata_17_s2
11.364
12.396
pico/picorv32_core/cpuregs_wrdata_17_s0
12.401
13.500
pico/picorv32_core/cpuregs_cpuregs_0_0_s0
18.662
=====
SETUP
66.246
17.913
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_14_s1
7.093
7.719
pico/picorv32_core/n5553_s1
9.663
10.762
pico/picorv32_core/n5764_s11
11.581
12.680
pico/picorv32_core/n5764_s4
12.686
13.718
pico/picorv32_core/n5775_s1
15.502
16.601
pico/picorv32_core/n5775_s0
17.091
17.913
pico/picorv32_core/reg_next_pc_17_s0
17.913
=====
SETUP
66.441
17.718
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_14_s1
7.093
7.719
pico/picorv32_core/n5553_s1
9.663
10.762
pico/picorv32_core/n5764_s11
11.581
12.680
pico/picorv32_core/n5764_s4
12.686
13.718
pico/picorv32_core/n5777_s1
15.206
16.267
pico/picorv32_core/n5777_s2
16.686
17.718
pico/picorv32_core/reg_next_pc_15_s0
17.718
=====
SETUP
66.481
17.678
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/reg_pc_3_s0
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_6_s2
2.511
3.610
pico/picorv32_core/cpuregs_wrdata_9_s2
4.435
5.061
pico/picorv32_core/cpuregs_wrdata_11_s2
6.525
7.151
pico/picorv32_core/cpuregs_wrdata_14_s2
7.971
8.596
pico/picorv32_core/cpuregs_wrdata_21_s2
9.026
10.058
pico/picorv32_core/cpuregs_wrdata_25_s2
11.553
12.652
pico/picorv32_core/cpuregs_wrdata_25_s0
13.627
14.449
pico/picorv32_core/cpuregs_9213_DIAREG_G_25_s
17.678
=====
SETUP
66.485
17.673
84.159
clk_ibuf
0.000
0.982
pico/picorv32_core/latched_stalu_s2
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_14_s1
7.093
7.719
pico/picorv32_core/n5553_s1
9.663
10.762
pico/picorv32_core/n5764_s11
11.581
12.680
pico/picorv32_core/n5764_s4
12.686
13.718
pico/picorv32_core/n5776_s1
15.537
16.636
pico/picorv32_core/n5776_s2
16.641
17.673
pico/picorv32_core/reg_next_pc_16_s0
17.673
=====
SETUP
66.557
17.959
84.515
clk_ibuf
0.000
0.982
pico/picorv32_core/reg_pc_3_s0
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_6_s2
2.511
3.610
pico/picorv32_core/cpuregs_wrdata_9_s2
4.435
5.061
pico/picorv32_core/cpuregs_wrdata_11_s2
6.525
7.151
pico/picorv32_core/cpuregs_wrdata_14_s2
7.971
8.596
pico/picorv32_core/cpuregs_wrdata_21_s2
9.026
10.058
pico/picorv32_core/cpuregs_wrdata_29_s2
11.386
12.485
pico/picorv32_core/cpuregs_wrdata_29_s0
12.490
13.116
pico/picorv32_core/cpuregs_cpuregs_0_0_s
17.959
=====
SETUP
66.569
17.946
84.515
clk_ibuf
0.000
0.982
pico/picorv32_core/reg_pc_3_s0
1.226
1.684
pico/picorv32_core/cpuregs_wrdata_6_s2
2.511
3.610
pico/picorv32_core/cpuregs_wrdata_9_s2
4.435
5.061
pico/picorv32_core/cpuregs_wrdata_11_s2
6.525
7.151
pico/picorv32_core/cpuregs_wrdata_14_s2
7.971
8.596
pico/picorv32_core/cpuregs_wrdata_21_s2
9.026
10.058
pico/picorv32_core/cpuregs_wrdata_27_s2
10.896
11.995
pico/picorv32_core/cpuregs_wrdata_27_s0
12.001
13.100
pico/picorv32_core/cpuregs_cpuregs_0_0_s0
17.946
=====
HOLD
0.318
1.362
1.044
clk_ibuf
0.000
0.844
uart1/txf_wb_write_s0
1.029
1.362
uart1/txfifo/fifo_fifo_0_0_s0
1.362
=====
HOLD
0.318
1.362
1.044
clk_ibuf
0.000
0.844
uart1/txf_wb_write_s0
1.029
1.362
uart1/txfifo/fifo_fifo_0_0_s
1.362
=====
HOLD
0.318
1.362
1.044
clk_ibuf
0.000
0.844
uart1/rx/o_wr_s0
1.029
1.362
uart1/rxfifo/fifo_fifo_0_0_s0
1.362
=====
HOLD
0.318
1.362
1.044
clk_ibuf
0.000
0.844
uart1/rx/o_wr_s0
1.029
1.362
uart1/rxfifo/fifo_fifo_0_0_s
1.362
=====
HOLD
0.513
1.617
1.104
clk_ibuf
0.000
0.844
uart1/txfifo/r_first_4_s0
1.029
1.362
uart1/txfifo/fifo_fifo_0_0_s0
1.617
=====
HOLD
0.516
1.631
1.115
clk_ibuf
0.000
0.844
uart1/txf_wb_data_2_s0
1.029
1.362
uart1/txfifo/fifo_fifo_0_0_s0
1.631
=====
HOLD
0.529
1.633
1.104
clk_ibuf
0.000
0.844
uart1/txfifo/r_first_8_s0
1.029
1.362
uart1/txfifo/fifo_fifo_0_0_s0
1.633
=====
HOLD
0.682
1.871
1.189
clk_ibuf
0.000
0.844
wbbus/o_saddr_71_s0
1.029
1.362
ram/ram0/ram_ram_0_1_s
1.871
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/pcpi_mul/mul_waiting_s4
1.029
1.362
pico/picorv32_core/pcpi_mul/n690_s3
1.365
1.737
pico/picorv32_core/pcpi_mul/mul_waiting_s4
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/pcpi_mul/mul_counter_4_s0
1.029
1.362
pico/picorv32_core/pcpi_mul/n660_s4
1.365
1.737
pico/picorv32_core/pcpi_mul/mul_counter_4_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart1/rx/chg_counter_0_s1
1.029
1.362
uart1/rx/n131_s3
1.365
1.737
uart1/rx/chg_counter_0_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart1/rx/baud_counter_2_s0
1.029
1.362
uart1/rx/n796_s0
1.365
1.737
uart1/rx/baud_counter_2_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart1/rx/baud_counter_16_s0
1.029
1.362
uart1/rx/n782_s0
1.365
1.737
uart1/rx/baud_counter_16_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart1/rx/calc_parity_s0
1.029
1.362
uart1/rx/n434_s0
1.365
1.737
uart1/rx/calc_parity_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
ram/ack_o_s2
1.029
1.362
ram/n86_s4
1.365
1.737
ram/ack_o_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
gpioa/wb_ack_o_s0
1.029
1.362
gpioa/n9_s0
1.365
1.737
gpioa/wb_ack_o_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
wbbus/DECODE_REQUEST[0].iskid/LOGIC.r_valid_s5
1.029
1.362
wbbus/DECODE_REQUEST[0].iskid/n8_s3
1.365
1.737
wbbus/DECODE_REQUEST[0].iskid/LOGIC.r_valid_s5
1.737
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/pcpi_mul/mul_counter_2_s0
1.029
1.362
pico/picorv32_core/pcpi_mul/n662_s4
1.366
1.738
pico/picorv32_core/pcpi_mul/mul_counter_2_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/pcpi_mul/mul_counter_6_s0
1.029
1.362
pico/picorv32_core/pcpi_mul/n658_s3
1.366
1.738
pico/picorv32_core/pcpi_mul/mul_counter_6_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/pcpi_timeout_counter_2_s1
1.029
1.362
pico/picorv32_core/n5276_s2
1.366
1.738
pico/picorv32_core/pcpi_timeout_counter_2_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/reg_sh_1_s3
1.029
1.362
pico/picorv32_core/n6662_s1
1.366
1.738
pico/picorv32_core/reg_sh_1_s3
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/reg_sh_2_s1
1.029
1.362
pico/picorv32_core/n7380_s5
1.366
1.738
pico/picorv32_core/reg_sh_2_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/count_cycle_0_s0
1.029
1.362
pico/picorv32_core/n5379_s2
1.366
1.738
pico/picorv32_core/count_cycle_0_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart1/rx/baud_counter_10_s0
1.029
1.362
uart1/rx/n788_s0
1.366
1.738
uart1/rx/baud_counter_10_s0
1.738
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
pico/picorv32_core/pcpi_mul/mul_counter_1_s0
1.029
1.362
pico/picorv32_core/pcpi_mul/n663_s4
1.367
1.739
pico/picorv32_core/pcpi_mul/mul_counter_1_s0
1.739
