
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

    <title>My First Instruction &#8212; PyGears - HW Design: A Functional Approach</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../_static/custom.css" />
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/language_data.js"></script>
    <link rel="canonical" href="https://docs.pygears.org/riscv/my_first_instruction.html" />
    <link rel="shortcut icon" href="../_static/pygears.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="RISC-V Tools Setup" href="setup.html" />
    <link rel="prev" title="RISC-V Blog Series Introduction" href="introduction.html" /> 
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />
 
<link
  rel="alternate"
  type="application/atom+xml"
  href="../blog/atom.xml"
  title="PyGears"
/>
 
<style type="text/css">
  ul.ablog-archive {
    list-style: none;
    overflow: auto;
    margin-left: 0px;
  }
  ul.ablog-archive li {
    float: left;
    margin-right: 5px;
    font-size: 80%;
  }
  ul.postlist a {
    font-style: italic;
  }
  ul.postlist-style-disc {
    list-style-type: disc;
  }
  ul.postlist-style-none {
    list-style-type: none;
  }
  ul.postlist-style-circle {
    list-style-type: circle;
  }
</style>

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
             <section id="my-first-instruction">
<h1>My First Instruction<a class="headerlink" href="#my-first-instruction" title="Permalink to this headline">¶</a></h1>

<script>
 function changeVerbosity(verbosity) {

     document.getElementById("verbosity_value").value = verbosity;
     document.getElementById("verbosity_slider").value = verbosity;

     var a = document.querySelectorAll('[data-verbosity]');

     for (var i in a) if (a.hasOwnProperty(i)) {
         if (a[i].getAttribute('data-verbosity') <= verbosity) {
             a[i].removeAttribute("hidden")
         } else {
             a[i].setAttribute("hidden", "true")
         }
     }
 }
</script>

<form class="slidecontainer">
    <b>Slide to adjust verbosity level&ensp;</b>
    <input type="range" min="1" max="3" value="1" name="verbositySlider" id="verbosity_slider" onchange="changeVerbosity(this.value);">
    &ensp;
    <input type="number" maxlength="1" id="verbosity_value" min="1" max="3" value="1" oninput="changeVerbosity(this.value);" style="font-weight: bold"/>
</form>
<p><span data-verbosity="2" hidden="true"> First instruction is probably going to be unlike any other in the amount of work that I’ll need to put into implementing it, so it deserves a post on its own. </span><span> Let’s start from the RV32I description in the (currently) latest version of the </span><a class="reference external" href="https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf">RISC-V ISA Specification</a><span>, which is given in the </span><a class="reference external" href="https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=21">Chapter 2: RV32I Base Integer Instruction Set</a><span>. The specification first goes on to describe </span><a class="reference external" href="https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=25">Integer Computational Instructions (Chapter 2.4)</a><span>, of which the </span><code class="docutils literal notranslate"><span class="pre">addi</span></code><span> instruction is explained first, so let’s start with that one.</span></p>
<p>Relevant pygears_riscv git commit: <a class="reference external" href="https://github.com/bogdanvuk/pygears_riscv/tree/a7d98ec">pygears_riscv&#64;a7d98ec</a></p>
<p><span data-verbosity="2" hidden="true">All RV32I instructions are encoded with 32 bits using several formats (although there is also a </span><a class="reference external" data-verbosity="2" hidden="true" href="https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=81">Compressed Instruction Formats (Chapter 12.2)</a><span data-verbosity="2" hidden="true"> but I’ll leave that for later). All the information needed for the instruction execution has to be encoded in 32 bits and these formats specify where exactly is each peace of information located within these 32 bits. Usually the instruction needs to specify which operation to perform (</span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">opcode</span></code><span data-verbosity="2" hidden="true"> and </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">funct</span></code><span data-verbosity="2" hidden="true"> fields), which registers are involved (</span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rs</span></code><span data-verbosity="2" hidden="true"> - register source or </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rd</span></code><span data-verbosity="2" hidden="true"> - register destination), and usually provides some immediate values as arguments (</span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">imm</span></code><span data-verbosity="2" hidden="true"> fields). </span><span data-verbosity="3" hidden="true"> One of the key advantages of the RISC-V ISA is that pieces of information of the same type (like </span><code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">rd</span></code><span data-verbosity="3" hidden="true"> field) are usually located at the same position within the 32 bit encoding for different formats, which proved to simplify the hardware implementation.</span></p>
<p><span data-verbosity="2" hidden="true">For RV32I, a set of 32 registers is needed, named </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">x0</span></code><span data-verbosity="2" hidden="true"> - </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">x31</span></code><span data-verbosity="2" hidden="true">, where </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">x0</span></code><span data-verbosity="2" hidden="true"> is different from the others in that it has a fixed value of 0, i.e it’s value cannot be changed. The ISA specification defines the </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">XLEN</span></code><span data-verbosity="2" hidden="true"> parameter to represent the width of the registers in number of bits: either 32 or 64. </span><span data-verbosity="3" hidden="true"> I’ll try to keep </span><code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">XLEN</span></code><span data-verbosity="3" hidden="true"> a design parameter of the processor implementation, but I’ll first focus on a version with </span><code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">XLEN=32</span></code><span data-verbosity="3" hidden="true">, i.e with the processor version with 32 bit wide registers.</span></p>
<section id="instruction-format">
<h2>Instruction format<a class="headerlink" href="#instruction-format" title="Permalink to this headline">¶</a></h2>
<p>The <code class="docutils literal notranslate"><span class="pre">addi</span></code> instruction has an “Integer Register-Immediate” format, aka the “I-type” format shown below. <span data-verbosity="2" hidden="true"> The instruction is executed by adding the value of the 12 bit immediate field </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">imm</span></code><span data-verbosity="2" hidden="true"> to the value read from the register specified by the </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rs1</span></code><span data-verbosity="2" hidden="true"> field. The result is then truncated to </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">XLEN</span></code><span data-verbosity="2" hidden="true"> bits and stored into the register specified by the </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rd</span></code><span data-verbosity="2" hidden="true"> field.</span></p>
<figure class="align-center" id="figure-1">
<img alt="../_images/integer-register-immediate-instruction.png" src="../_images/integer-register-immediate-instruction.png" />
<figcaption>
<p><span class="caption-text">“Integer Register-Immediate” instruction format, aka the “I-type” format, from the <a class="reference external" href="https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf">RISC-V ISA Specification</a></span><a class="headerlink" href="#figure-1" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<p>Since the instruction encodings have fields that serve different purposes from one another, I’ll represent the instruction with the <code class="xref any docutils literal notranslate"><span class="pre">typing/tuple</span></code> PyGears type. <span data-verbosity="2" hidden="true"> The </span><code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">typing/tuple</span></code><span data-verbosity="2" hidden="true"> type represents a generic heterogeneous container type akin to records and structs in other HDLs, and I can specify the names and types of the fields by providing a Python dict in square brackets which maps field names to the field types. </span><span> For the “I-type” instructions, I ended-up with a following definition in PyGears, given in </span><a class="reference external" href="https://github.com/bogdanvuk/pygears_riscv/blob/a7d98ec/pygears_riscv/riscv/riscv.py">pygears_riscv/riscv/riscv.py</a><span>:</span></p>
<dl class="data">
<dt id="TInstructionI">
<code class="sig-name descname">TInstructionI</code><a class="headerlink" href="#TInstructionI" title="Permalink to this definition">¶</a></dt>
<dd><div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="n">TInstructionI</span> <span class="o">=</span> <span class="n">Tuple</span><span class="p">[{</span>
    <span class="s1">&#39;opcode&#39;</span><span class="p">:</span> <span class="n">Uint</span><span class="p">[</span><span class="mi">7</span><span class="p">],</span>
    <span class="s1">&#39;rd&#39;</span>    <span class="p">:</span> <span class="n">Uint</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
    <span class="s1">&#39;funct3&#39;</span><span class="p">:</span> <span class="n">Uint</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
    <span class="s1">&#39;rs1&#39;</span>   <span class="p">:</span> <span class="n">Uint</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
    <span class="s1">&#39;imm&#39;</span>   <span class="p">:</span> <span class="n">Int</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span>
<span class="p">}]</span>
</pre></div>
</div>
</dd></dl>

<p><span data-verbosity="2" hidden="true">The </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">opcode</span></code><span data-verbosity="2" hidden="true"> and </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">funct3</span></code><span data-verbosity="2" hidden="true"> fields determine the function to be executed, and </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rd</span></code><span data-verbosity="2" hidden="true">, </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rs1</span></code><span data-verbosity="2" hidden="true"> and </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">imm</span></code><span data-verbosity="2" hidden="true"> fields carry the function arguments. The </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">opcode</span></code><span data-verbosity="2" hidden="true"> and </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">funct3</span></code><span data-verbosity="2" hidden="true"> fields store the ID of the function, so I can represent them with an unsigned number, i.e the </span><code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">typing/uint</span></code><span data-verbosity="2" hidden="true"> PyGears type. </span><span data-verbosity="3" hidden="true"> An enumerated type might constrain this fields better, since not all function IDs might be available in a specific processor implementation (after this blog post I will have implemented only one function - </span><code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">addi</span></code><span data-verbosity="3" hidden="true">). However, PyGears doesn’t yet have enumerated types, so I’ll use the </span><code class="xref any docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">typing/uint</span></code><span data-verbosity="3" hidden="true"> type as the second best.</span></p>
<p data-verbosity="2" hidden="true">Values of the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rs1</span></code> and <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rd</span></code> fields contain the IDs of the registers involved, hence they are 5 bit wide so that they can encode all 32 register IDs, hence they are represented by the <code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">Uint[5]</span></code> type. ISA specifies that <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">addi</span></code> as a signed operation, and that the values in the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">imm</span></code> field are encoded as signed integers, so I’ll use <code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">Int[12]</span></code> type here.</p>
<p><span data-verbosity="2" hidden="true">Now any gear that operates on the </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">imm</span></code><span data-verbosity="2" hidden="true"> field can, if needed, automatically adjust its operation to handle the signed numbers correctly, and I don’t have to worry about it for every gear explicitly. </span><span data-verbosity="3" hidden="true"> This is a major advantage of the typing system, since I can express my intents using the type (like with </span><code class="xref any docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">Int</span></code><span data-verbosity="3" hidden="true"> here) in a single place in the code, and this intent will propagate automatically throughout the design. Traditional HDLs offer only rudimentary typing support, so you need to follow you signals around and explicitly. However, just specifying the type is only a half of the story. The other half lies in providing the </span><a class="reference external" data-verbosity="3" hidden="true" href="https://en.wikipedia.org/wiki/Polymorphism_(computer_science)">polymorphic</a><span data-verbosity="3" hidden="true"> behavior for the modules, so that they automatically accommodate for different data types.</span></p>
<p><span data-verbosity="2" hidden="true"> OK, so now we have the </span><a class="reference internal" data-verbosity="2" hidden="true" href="#TInstructionI" title="TInstructionI"><code class="xref py py-data docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">TInstructionI</span></code></a><span data-verbosity="2" hidden="true"> type, that describes the general format for the “I-type” instructions, and my </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">addi</span></code><span data-verbosity="2" hidden="true"> instruction will be an instance of this type. </span><span> As I said, </span><code class="docutils literal notranslate"><span class="pre">opcode</span></code><span> and </span><code class="docutils literal notranslate"><span class="pre">funct3</span></code><span> will have unique, specific value for the </span><code class="docutils literal notranslate"><span class="pre">addi</span></code><span> instruction which is specified by ISA. I had to consult </span><a class="reference external" href="https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=115">Chapter 19: RV32/64G Instruction Set Listings</a><span> in order to get the correct values for the function ID fields: </span><code class="code highlight py docutils literal notranslate"><span class="n"><span class="pre">opcode</span></span><span class="o"><span class="pre">=</span></span><span class="mh"><span class="pre">0x13</span></span></code><span> and </span><code class="docutils literal notranslate"><span class="pre">funct3=0x0</span></code><span>.</span></p>
<figure class="align-center" id="figure-2">
<img alt="../_images/addi-instruction-field-value.png" src="../_images/addi-instruction-field-value.png" />
<figcaption>
<p><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">addi</span></code> instruction format, from <a class="reference external" href="https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf">RISC-V ISA Specification</a></span><a class="headerlink" href="#figure-2" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<p>Other instruction fields: <code class="docutils literal notranslate"><span class="pre">rd</span></code>, <code class="docutils literal notranslate"><span class="pre">rs1</span></code> and <code class="docutils literal notranslate"><span class="pre">imm</span></code>, can take arbitrary values, so I can’t fix those in advance. This gives me the following template for the <code class="docutils literal notranslate"><span class="pre">addi</span></code> instruction:</p>
<dl class="data">
<dt id="OPCODE_IMM">
<code class="sig-name descname">OPCODE_IMM</code><a class="headerlink" href="#OPCODE_IMM" title="Permalink to this definition">¶</a></dt>
<dd><p><code class="code highlight py docutils literal notranslate"><span class="n"><span class="pre">OPCODE_IMM</span></span> <span class="o"><span class="pre">=</span></span> <span class="mh"><span class="pre">0x13</span></span></code></p>
</dd></dl>

<dl class="data">
<dt id="FUNCT3_ADDI">
<code class="sig-name descname">FUNCT3_ADDI</code><a class="headerlink" href="#FUNCT3_ADDI" title="Permalink to this definition">¶</a></dt>
<dd><p><code class="code highlight py docutils literal notranslate"><span class="n"><span class="pre">FUNCT3_ADDI</span></span> <span class="o"><span class="pre">=</span></span> <span class="mh"><span class="pre">0x0</span></span></code></p>
</dd></dl>

<dl class="data">
<dt id="ADDI">
<code class="sig-name descname">ADDI</code><a class="headerlink" href="#ADDI" title="Permalink to this definition">¶</a></dt>
<dd><div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="n">ADDI</span> <span class="o">=</span> <span class="n">TInstructionI</span><span class="p">({</span>
    <span class="s1">&#39;opcode&#39;</span><span class="p">:</span> <span class="n">OPCODE_IMM</span><span class="p">,</span>
    <span class="s1">&#39;rd&#39;</span>    <span class="p">:</span> <span class="mi">0</span><span class="p">,</span>
    <span class="s1">&#39;funct3&#39;</span><span class="p">:</span> <span class="n">FUNCT3_ADDI</span><span class="p">,</span>
    <span class="s1">&#39;rs1&#39;</span>   <span class="p">:</span> <span class="mi">0</span><span class="p">,</span>
    <span class="s1">&#39;imm&#39;</span>   <span class="p">:</span> <span class="mi">0</span>
<span class="p">})</span>
</pre></div>
</div>
</dd></dl>

<p><span data-verbosity="2" hidden="true"> Since PyGears doesn’t have templates for type instances, all I can do is assign some default values to the fields whose values can change. </span><span data-verbosity="3" hidden="true"> Maybe its worth considering whether true generic templates (with generic parameters) for the type instances would add anything of value (or researching if there are languages that support these). In that case, instead of zeros above, the fields would be assigned some template placeholder names, that would need to be assigned values later. Prolog does something like that?</span></p>
</section>
<section id="processor-implementation">
<h2>Processor implementation<a class="headerlink" href="#processor-implementation" title="Permalink to this headline">¶</a></h2>
<p><span data-verbosity="2" hidden="true"> Since the idea of this blog series is to show how one can evolve a complex hardware design using PyGears without wasted effort, by implementing one feature at a time, I will turn a blind eye to the fact that RISC-V processor needs to support multiple instructions at this moment. I will exclude the PC manipulation functionality, which gets important once jump instructions get into play, and the interface to the data memory, which gets important once load and store instructions git into play. For now I will move the </span><a class="reference external" data-verbosity="2" hidden="true" href="https://github.com/bogdanvuk/pygears_riscv/blob/a7d98ec/pygears_riscv/verif/register_file.py">register file</a><span data-verbosity="2" hidden="true"> outside the processor into a separate module and implement it in pure Python to ease reading and writing for the verification purposes. </span><span data-verbosity="3" hidden="true"> Later, I’ll provide an RTL implementation of the register file, but it is a simple module and it should be a straightforward design process, so I don’t feel like cheating for postponing it. </span><span data-verbosity="2" hidden="true"> Important concepts for describing gears are sketched-out in this </span><span class="xref std std-ref" data-verbosity="2" hidden="true">Quick Introduction</span><span data-verbosity="2" hidden="true"> documentation page. </span><span> Without further ado, this single-instruction capable RISC-V processor written in PyGears looks like this:</span></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nd">@gear</span>
<span class="k">def</span> <span class="nf">riscv</span><span class="p">(</span><span class="n">instruction</span><span class="p">:</span> <span class="n">TInstructionI</span><span class="p">,</span> <span class="n">reg_data</span><span class="p">:</span> <span class="n">Uint</span><span class="p">[</span><span class="s1">&#39;xlen&#39;</span><span class="p">]):</span>

    <span class="n">reg_file_rd_req</span> <span class="o">=</span> <span class="n">instruction</span><span class="p">[</span><span class="s1">&#39;rs1&#39;</span><span class="p">]</span>

    <span class="n">reg_data_signed</span> <span class="o">=</span> <span class="n">reg_data</span> <span class="o">|</span> <span class="n">Int</span><span class="p">[</span><span class="nb">int</span><span class="p">(</span><span class="n">reg_data</span><span class="o">.</span><span class="n">dtype</span><span class="p">)]</span>

    <span class="n">add_res</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg_data_signed</span> <span class="o">+</span> <span class="n">instruction</span><span class="p">[</span><span class="s1">&#39;imm&#39;</span><span class="p">])</span> \
        <span class="o">|</span> <span class="n">reg_data</span><span class="o">.</span><span class="n">dtype</span>

    <span class="n">reg_file_wr_req</span> <span class="o">=</span> <span class="n">ccat</span><span class="p">(</span><span class="n">instruction</span><span class="p">[</span><span class="s1">&#39;rd&#39;</span><span class="p">],</span> <span class="n">add_res</span><span class="p">)</span>

    <span class="k">return</span> <span class="n">reg_file_rd_req</span><span class="p">,</span> <span class="n">reg_file_wr_req</span>
</pre></div>
</div>
<p data-verbosity="2" hidden="true">Let’s dig deeper into those 6 lines of code. The <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="nd" data-verbosity="2" hidden="true"><span class="pre">&#64;gear</span></span></code> statement is called a decorator in Python terminology. If it is placed in front of the function definition it can wrap it with some additional code. The <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="nd" data-verbosity="2" hidden="true"><span class="pre">&#64;gear</span></span></code> decorator is where most of the magic happens in PyGears. It makes a function composable via  ‘|’ (pipe) operator, it performs type checking and matching, it instantiates a new hardware module each time the function is called, it takes care about module hierarchy, etc.</p>
<p data-verbosity="2" hidden="true">Next, the <a class="reference external" data-verbosity="2" hidden="true" href="https://en.wikipedia.org/wiki/Function_prototype">function prototype</a>  declares the types of input interfaces the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> gear accepts, namely: <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">instruction</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">:</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">TInstructionI</span></span></code> and <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_data</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">:</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">Uint</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">[</span></span><span class="s1" data-verbosity="2" hidden="true"><span class="pre">‘xlen’</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">]</span></span></code>. So on the first interface <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> expects to see a flow of instructions of the “I-type” format, and on the second, the operation argument read from the register determined by the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rs1</span></code> field (<code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> gear will issue these read requests as we’ll see in the moment). For the details on how PyGears implements interfaces in HDL, checkout the PyGears documentation section <span class="xref std std-ref" data-verbosity="2" hidden="true">One Interface</span>. The <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> gear is implemented via the gear composition, so I needn’t specify the output interface types since they will be determined by the interfaces returned from the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv()</span></code> function.</p>
<p><span data-verbosity="2" hidden="true">In order to instantiate the </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code><span data-verbosity="2" hidden="true"> gear, all the input interfaces need to be specified as arguments to the </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code><span data-verbosity="2" hidden="true"> gear function. Inside the </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">gear</span></code><span data-verbosity="2" hidden="true"> function, </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">instruction</span></code><span data-verbosity="2" hidden="true"> and </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_data</span></code><span data-verbosity="2" hidden="true"> become local variables that bring the interface objects from the outside and distribute them to the internal gears. </span><span> Image below shows the resulting processor structure and connection with its environment. </span><span data-verbosity="2" hidden="true"> The graph was auto-generated with the </span><a class="reference external" data-verbosity="2" hidden="true" href="https://github.com/bogdanvuk/pygears_riscv/blob/a7d98ec/script/riscv_graph.py">riscv_graph.py script</a><span data-verbosity="2" hidden="true">.</span></p>
<figure class="align-center" id="figure-3">
<img alt="../_images/riscv_graph_addi.png" src="../_images/riscv_graph_addi.png" />
<figcaption>
<p><span class="caption-text">Graph of the single-instruction RISC-V processor implementation in PyGears. The gears are drown as octagons and hierarchical modules are drawn as boxes.</span><a class="headerlink" href="#figure-3" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<p data-verbosity="2" hidden="true">[Omitted long line with 1 matches]</p>
<p data-verbosity="3" hidden="true">[Omitted long line with 1 matches]</p>
<p data-verbosity="2" hidden="true">Next, data read from the register file is cast to an <code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">Int</span></code> to be interpreted as a signed number: <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_data_signed</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_data</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">|</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">Int</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">[</span></span><span class="nb" data-verbosity="2" hidden="true"><span class="pre">int</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">(</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_data</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">.</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">dtype</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">)]</span></span></code>. The expression: <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="nb" data-verbosity="2" hidden="true"><span class="pre">int</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">(</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_data</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">.</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">dtype</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">)</span></span></code> is used to retrieve the width of the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_data</span></code> interface type, and the <code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">Int</span></code> type is made to be of that same width. The <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_data_signed</span></code> variable carries the output signed interface of this operation This results in the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">cast_reg_data</span></code> gear shown in the graph.</p>
<p data-verbosity="2" hidden="true">Then, the signed addition is performed between the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_data_signed</span></code> and the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">imm</span></code> instruction field, resulting in the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">add</span></code> gear in the graph. Finally, the addition result is cast back to the type of the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_data</span></code> interface: <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_data.dtype</span></code>, which truncates the result by 1 bit and changes its type back to the unsigned integer. The interface carrying the result of these operations is stored in the variable <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">add_res</span></code>.</p>
<p data-verbosity="2" hidden="true">Next, the write request <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_file_wr_req</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">ccat</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">(</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">instruction</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">[</span></span><span class="s1" data-verbosity="2" hidden="true"><span class="pre">‘rd’</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">],</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">add_res</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">)</span></span></code> is formed, with which the register file is instructed to store the result of the addition (variable <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">add_res</span></code>) into the register specified by the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">rd</span></code> instruction field. These two pieces of information are combined in a <code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">typing/tuple</span></code> by using <code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">ccat</span></code> (short for concatenation) gear from the <code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">pygears.lib</span></code> library.</p>
<p>The read and write requests are output from the <code class="docutils literal notranslate"><span class="pre">riscv</span></code> gear by outputting them from the function, and will be connected to the inputs of the register file module in a higher hierarchy level.</p>
</section>
<section id="verification-environment">
<h2>Verification environment<a class="headerlink" href="#verification-environment" title="Permalink to this headline">¶</a></h2>
<p>For testing the ISA implementation, I’ve envisioned the following test:</p>
<ol class="arabic simple">
<li><p>Initialize the register file</p></li>
<li><p>Send a stream of instructions to the processor</p></li>
<li><p>Check the final register values to the reference design</p></li>
</ol>
<p>I’ve written an environment that supports these kinds of tests in <a class="reference external" href="https://github.com/bogdanvuk/pygears_riscv/blob/a7d98ec/pygears_riscv/verif/env.py">pygears_riscv/verif/env.py</a>. This is a regular Python function (not a gear) that instantiates the <code class="docutils literal notranslate"><span class="pre">riscv</span></code> and <code class="docutils literal notranslate"><span class="pre">register_file</span></code> gears and wires them properly in the following manner.</p>
<a class="reference internal image-reference" href="riscv/images/addi-env-block-diagram.png"><img alt="riscv/images/addi-env-block-diagram.png" class="align-center" src="riscv/images/addi-env-block-diagram.png" style="width: 80%;" /></a>
<p data-verbosity="2" hidden="true">Relevant part of the <a class="reference internal" data-verbosity="2" hidden="true" href="#riscv_instr_seq_env" title="riscv_instr_seq_env"><code class="xref py py-func docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv_instr_seq_env()</span></code></a> function is given below:</p>
<div hidden data-verbosity=2>
<div class="highlight-default notranslate" data-verbosity="2" hidden="true"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="nf">riscv_instr_seq_env</span><span class="p">(</span><span class="n">instr_seq</span><span class="p">,</span> <span class="n">xlen</span><span class="o">=</span><span class="mi">32</span><span class="p">,</span> <span class="n">reg_file_mem</span><span class="o">=</span><span class="p">{}):</span>

    <span class="n">instruction</span> <span class="o">=</span> <span class="n">drv</span><span class="p">(</span><span class="n">t</span><span class="o">=</span><span class="n">TInstructionI</span><span class="p">,</span> <span class="n">seq</span><span class="o">=</span><span class="n">instr_seq</span><span class="p">)</span>

    <span class="n">reg_rd_data</span> <span class="o">=</span> <span class="n">Intf</span><span class="p">(</span><span class="n">Uint</span><span class="p">[</span><span class="n">xlen</span><span class="p">])</span>

    <span class="n">reg_file_rd_req</span><span class="p">,</span> <span class="n">reg_file_wr_req</span> <span class="o">=</span> <span class="n">riscv</span><span class="p">(</span><span class="n">instruction</span><span class="p">,</span> <span class="n">reg_rd_data</span><span class="p">)</span>

    <span class="n">reg_rd_data</span> <span class="o">|=</span> \
        <span class="n">register_file</span><span class="p">(</span><span class="n">reg_file_rd_req</span><span class="p">,</span> <span class="n">reg_file_wr_req</span><span class="p">,</span> <span class="n">storage</span><span class="o">=</span><span class="n">reg_file_mem</span><span class="p">)</span>

    <span class="k">return</span> <span class="n">reg_file_mem</span>
</pre></div>
</div>

</div><p data-verbosity="2" hidden="true">Here you can see the signature of the function and description of its parameters:</p>
<dl class="function" data-verbosity="2" hidden="true">
<dt data-verbosity="2" hidden="true" id="riscv_instr_seq_env">
<code class="sig-name descname" data-verbosity="2" hidden="true">riscv_instr_seq_env</code><span class="sig-paren">(</span><em class="sig-param">instr_seq</em>, <em class="sig-param">xlen=32</em>, <em class="sig-param">reg_file_mem={}</em><span class="sig-paren">)</span><a class="headerlink" href="#riscv_instr_seq_env" title="Permalink to this definition">¶</a></dt>
<dd data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true">Drives riscv with an instruction sequence.</p>
<dl class="field-list simple" data-verbosity="2" hidden="true">
<dt class="field-odd" data-verbosity="2" hidden="true">Parameters<span class="colon">:</span></dt>
<dd class="field-odd" data-verbosity="2" hidden="true"><ul class="simple" data-verbosity="2" hidden="true">
<li data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true"><strong data-verbosity="2" hidden="true">instr_seq</strong> – Sequence of instructions to send to riscv, encoded as <a class="reference internal" data-verbosity="2" hidden="true" href="#TInstructionI" title="TInstructionI"><code class="xref py py-data docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">TInstructionI</span></code></a></p></li>
<li data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true"><strong data-verbosity="2" hidden="true">xlen</strong> – Width of the riscv registers in bits</p></li>
<li data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true"><strong data-verbosity="2" hidden="true">reg_file_mem</strong> – Initial register file dictionary that maps register IDs to their initial values</p></li>
</ul>
</dd>
<dt class="field-even" data-verbosity="2" hidden="true">Returns<span class="colon">:</span></dt>
<dd class="field-even" data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true">reg_file_mem</p>
</dd>
</dl>
</dd></dl>

<p data-verbosity="2" hidden="true">The <code class="xref py py-func docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">drv</span></code> gear can be used to drive a sequence of values to an input interface of a gear. In this case it will drive the sequence of instructions, passed via <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">instr_seq</span></code> argument: <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">instruction</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">drv</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">(</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">t</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">TInstructionI</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">,</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">seq</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">instr_seq</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">)</span></span></code>. As you can see, the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">t</span></code> and <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">seq</span></code> arguments to the <code class="xref py py-func docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">drv</span></code> gear need to be specified using keywords. The reason is that PyGears needs to distinguish between gear input interfaces and gear parameters, so only input interfaces are allowed to be passed as positional arguments (without argument names).</p>
<p data-verbosity="2" hidden="true">Next, I hook up the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> and <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">register_file</span></code> gears in the manner shown on the block diagram. You can see from the diagram that these two gears form a kind of a loop, so their connection cannot be expressed in a forward only manner. In these cases, we need to first break the loop somewhere, then connect the gears in a forward manner, and finally reconnect the loop at the point where it was broken. I decided to brake the loop at the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_rd_data</span></code> interface (as shown on the block diagram), so I explicitly instantiated the interface object with the desired type for the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_rd_data</span></code> interface: <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_rd_data</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">Intf</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">(</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">Uint</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">[</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">xlen</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">])</span></span></code>. This way we can feed it to the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> gear, together with the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">instruction</span></code> interface, and the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> gear will have all the information needed to resolve itself and produce the output interfaces: <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_file_rd_req</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">,</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_file_wr_req</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">riscv</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">(</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">instruction</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">,</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_rd_data</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">)</span></span></code></p>
<p data-verbosity="2" hidden="true">Finally, I connect <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> read and write request interfaces to the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">register_file</span></code> gear, which gets instantiated and returns its output interface. Instead of it being fed to another gear or assigned to a variable, I use the pipe assign operator <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">|=</span></code> to instruct PyGears that this output interface is in fact the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_rd_data</span></code> interface I defined before. This closes the loop and everything is connected as shown on the block diagram.</p>
</section>
<section id="spike-interface">
<h2>Spike interface<a class="headerlink" href="#spike-interface" title="Permalink to this headline">¶</a></h2>
<p><span data-verbosity="2" hidden="true"> In my previous blog post </span><span class="xref std std-doc" data-verbosity="2" hidden="true">pygears:setup</span><span data-verbosity="2" hidden="true">, I showed how to implement a rudimentary interface for the </span><a class="reference external" data-verbosity="2" hidden="true" href="https://github.com/riscv/riscv-isa-sim/">Spike</a><span data-verbosity="2" hidden="true"> simulator that I plan to use as a reference ISA design. Now, I’ll show how to put it to action for verifying the </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">addi</span></code><span data-verbosity="2" hidden="true"> instruction implementation. </span><span> I relocated the Spike interface class to </span><a class="reference external" href="https://github.com/bogdanvuk/pygears_riscv/blob/a7d98ec/pygears_riscv/verif/spike.py">pygears_riscv/verif/spike.py</a><span> and had to make one major change to accomodate for the RISC-V </span><a class="reference external" href="https://en.wikipedia.org/wiki/Application_binary_interface">ABI (Application Binary Interface)</a><span>.</span></p>
<p><span data-verbosity="3" hidden="true"> First, I was surprised to find that issuing the read register command didn’t return any value in Spike simulator if the registers were named with prefix “x” (</span><code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">x*</span></code><span data-verbosity="3" hidden="true">). I started digging and found out that even though all registers </span><code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">x1</span></code><span data-verbosity="3" hidden="true"> - </span><code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">x31</span></code><span data-verbosity="3" hidden="true"> were created equal in the ISA specification, in order to cooperate better with C compilers additional rules were created, namely the ABI. </span><span data-verbosity="2" hidden="true"> </span><a class="reference external" data-verbosity="2" hidden="true" href="https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=121">Chapter 20: RISC-V Assembly Programmer’s Handbook</a><span data-verbosity="2" hidden="true"> provides the table that maps the native </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">x*</span></code><span data-verbosity="2" hidden="true"> register names to their ABI equivalents, and specifies special purpose for each of the registers. It turns out that the Spike simulator understands only the ABI register names. </span><span data-verbosity="3" hidden="true"> Some additional information on the ABI, together with the examples of the assembly instruction syntax, is also given on </span><a class="reference external" data-verbosity="3" hidden="true" href="https://github.com/riscv/riscv-elf-psabi-doc/blob/master/riscv-elf.md">riscv/riscv-elf-psabi-doc github</a><span data-verbosity="3" hidden="true">.</span></p>
<p>I created a wrapper class around my Spike interface inside <a class="reference external" href="https://github.com/bogdanvuk/pygears_riscv/blob/a7d98ec/pygears_riscv/verif/spike_instr_test.py">pygears_riscv/verif/spike_instr_test.py</a>, which automates all the tasks I did manually in the <span class="xref std std-doc">previous blog post</span>, namely: writting the assembly file, running the gcc, and calling Spike interface with the correct parameters. I also added the possibility to easily initialize the register values which will come in handy for thourough verification.</p>
<p data-verbosity="2" hidden="true">The entry point to this Spike interface is the function <a class="reference internal" data-verbosity="2" hidden="true" href="#run_all" title="run_all"><code class="xref py py-func docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">run_all()</span></code></a>, whose signature is explained below.</p>
<dl class="function" data-verbosity="2" hidden="true">
<dt data-verbosity="2" hidden="true" id="run_all">
<code class="sig-name descname" data-verbosity="2" hidden="true">run_all</code><span class="sig-paren">(</span><em class="sig-param">instructions</em>, <em class="sig-param">outdir='.'</em>, <em class="sig-param">reg_file_init=None</em><span class="sig-paren">)</span><a class="headerlink" href="#run_all" title="Permalink to this definition">¶</a></dt>
<dd data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true">Runs a set of instructions on Spike simulator and returns the resulting state of the register file</p>
<dl class="field-list simple" data-verbosity="2" hidden="true">
<dt class="field-odd" data-verbosity="2" hidden="true">Parameters<span class="colon">:</span></dt>
<dd class="field-odd" data-verbosity="2" hidden="true"><ul class="simple" data-verbosity="2" hidden="true">
<li data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true"><strong data-verbosity="2" hidden="true">instructions</strong> – Sequence of instructions to execute in Spike, encoded as <a class="reference internal" data-verbosity="2" hidden="true" href="#TInstructionI" title="TInstructionI"><code class="xref py py-data docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">TInstructionI</span></code></a></p></li>
<li data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true"><strong data-verbosity="2" hidden="true">outdir</strong> – Directory in which to store the intermediate files</p></li>
<li data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true"><strong data-verbosity="2" hidden="true">reg_file_init</strong> – Initial register file dictionary that maps register IDs to their initial values</p></li>
</ul>
</dd>
<dt class="field-even" data-verbosity="2" hidden="true">Returns<span class="colon">:</span></dt>
<dd class="field-even" data-verbosity="2" hidden="true"><p data-verbosity="2" hidden="true">The initial and the resulting state of the register file</p>
</dd>
</dl>
</dd></dl>

<p><span data-verbosity="2" hidden="true">Based on the arguments passed for </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">instructions</span></code><span data-verbosity="2" hidden="true"> and </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">reg_file_init</span></code><span data-verbosity="2" hidden="true"> parameters, an assembly file will be generated, which will then be compiled using gcc and finally simulated using Spike. After that, the resulting state of the register file will be read out, so that it can be compared with the results of the processor design simulation. </span><span data-verbosity="3" hidden="true"> Assembly file is generated using a following </span><a class="reference external" data-verbosity="3" hidden="true" href="http://jinja.pocoo.org/">Jinja2</a><span data-verbosity="3" hidden="true"> template:</span></p>
<div hidden data-verbosity=3>
<div class="highlight-jinja notranslate" data-verbosity="3" hidden="true"><div class="highlight"><pre><span></span><span class="x">;; # Assembly program template.</span>

<span class="x">.text</span>
<span class="x">  .global _start</span>

<span class="x">_start:</span>
<span class="cp">{%</span> <span class="k">for</span> <span class="nv">reg</span><span class="o">,</span> <span class="nv">value</span> <span class="k">in</span> <span class="nv">reg_file_init.items</span><span class="o">()</span> <span class="cp">%}</span><span class="x"></span>
<span class="x">.equ X</span><span class="cp">{{</span> <span class="nv">reg</span> <span class="cp">}}</span><span class="x">_INIT_VALUE, </span><span class="cp">{{</span> <span class="nv">value</span> <span class="cp">}}</span><span class="x"></span>
<span class="cp">{%</span>- <span class="k">endfor</span> <span class="cp">%}</span><span class="x"></span>

<span class="x">  ;; # Optional preloading of initial register values.</span>
<span class="cp">{%</span> <span class="k">for</span> <span class="nv">reg</span> <span class="k">in</span> <span class="nv">reg_file_init</span> <span class="cp">%}</span><span class="x"></span>
<span class="x">  lui x</span><span class="cp">{{</span> <span class="nv">reg</span> <span class="cp">}}</span><span class="x">,      %hi(X</span><span class="cp">{{</span> <span class="nv">reg</span> <span class="cp">}}</span><span class="x">_INIT_VALUE)</span>
<span class="x">  addi x</span><span class="cp">{{</span> <span class="nv">reg</span> <span class="cp">}}</span><span class="x">, x</span><span class="cp">{{</span> <span class="nv">reg</span> <span class="cp">}}</span><span class="x">, %lo(X</span><span class="cp">{{</span> <span class="nv">reg</span> <span class="cp">}}</span><span class="x">_INIT_VALUE)</span>
<span class="cp">{%</span>- <span class="k">endfor</span> <span class="cp">%}</span><span class="x"></span>

<span class="x">  ;; # The actual instructions I&#39;d like to test.</span>
<span class="cp">{%</span> <span class="k">for</span> <span class="nv">instruction</span> <span class="k">in</span> <span class="nv">instructions</span> <span class="cp">%}</span><span class="x"></span>
<span class="x">  </span><span class="cp">{{</span> <span class="nv">disassemble</span><span class="o">(</span><span class="nv">instruction</span><span class="o">)</span> <span class="cp">}}</span><span class="x"></span>
<span class="cp">{%</span>- <span class="k">endfor</span> <span class="cp">%}</span><span class="x"></span>

<span class="x">  ;; # Write the value 1 to tohost, telling Spike to quit with 0 exit code.</span>
<span class="x">  li t0, 1</span>
<span class="x">  la t1, tohost</span>
<span class="x">  sw t0, 0(t1)</span>

<span class="x">  ;; # Spin until Spike terminates the simulation.</span>
<span class="x">  1: j 1b</span>

<span class="x">;; # Expose tohost and fromhost to Spike so we can communicate with it.</span>
<span class="x">.data</span>
<span class="x">  .global tohost</span>
<span class="x">tohost:   .dword 0</span>
<span class="x">  .global fromhost</span>
<span class="x">fromhost: .dword 0&quot;&quot;&quot;</span>
</pre></div>
</div>

</div><p data-verbosity="3" hidden="true">Besides the boilerplate code explained in <span class="xref std std-doc" data-verbosity="3" hidden="true">pygears:setup</span>, there are three <code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">for</span></code> loops in the template that generate the code that:</p>
<ol class="arabic simple" data-verbosity="3" hidden="true">
<li data-verbosity="3" hidden="true"><p data-verbosity="3" hidden="true">Defines a constant for each register initial value supplied via the <code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">reg_file_init</span></code> argument.</p></li>
<li data-verbosity="3" hidden="true"><p data-verbosity="3" hidden="true">Loads the constants to the registers. It requires two commands to load a 32 bit value to the register, since RISC-V instructions have fixed size of 32 bits, so they cannot contain a 32 bit immediate value besides the <code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">opcode</span></code> field.</p></li>
<li data-verbosity="3" hidden="true"><p data-verbosity="3" hidden="true">Executes the instructions passed via the <code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">instructions</span></code> argument. The <code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">dissasemble</span></code> function generates the assembly language statements from their <a class="reference internal" data-verbosity="3" hidden="true" href="#TInstructionI" title="TInstructionI"><code class="xref py py-data docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">TInstructionI</span></code></a> encodings.</p></li>
</ol>
<p data-verbosity="3" hidden="true">The first idea was to use the <a class="reference external" data-verbosity="3" hidden="true" href="https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md#load-immediate">li</a> pseudo instruction, but I just couldn’t get it to work, and the following error kept popping up:</p>
<div hidden data-verbosity=3>
<div class="highlight-default notranslate" data-verbosity="3" hidden="true"><div class="highlight"><pre><span></span><span class="n">terminate</span> <span class="n">called</span> <span class="n">after</span> <span class="n">throwing</span> <span class="n">an</span> <span class="n">instance</span> <span class="n">of</span> <span class="s1">&#39;std::runtime_error&#39;</span>
  <span class="n">what</span><span class="p">():</span>  <span class="n">misaligned</span> <span class="n">address</span>
</pre></div>
</div>

</div><p data-verbosity="3" hidden="true">So, I went with the approach described in the <a class="reference external" data-verbosity="3" hidden="true" href="https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md#absolute-addressing">Absolute Addressing</a> section of the RISC-V assembly guide.</p>
</section>
<section id="writing-the-first-test">
<h2>Writing the first test<a class="headerlink" href="#writing-the-first-test" title="Permalink to this headline">¶</a></h2>
<p>For the start, I’ll create one simple test as a proof of concept. To make it a bit more serious I’ll use negative numbers as arguments to see whether sign extension works properly too.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="nf">test_addi</span><span class="p">():</span>
    <span class="n">test_instr</span> <span class="o">=</span> <span class="n">ADDI</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="n">imm</span><span class="o">=-</span><span class="mi">1233</span><span class="p">,</span> <span class="n">rd</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">rs1</span><span class="o">=</span><span class="mi">1</span><span class="p">)</span>

    <span class="n">reg_file_init</span> <span class="o">=</span> <span class="p">{</span><span class="mi">1</span><span class="p">:</span> <span class="o">-</span><span class="mi">1</span><span class="p">}</span>

    <span class="n">spike_reg_file_start</span><span class="p">,</span> <span class="n">spike_reg_file_end</span> <span class="o">=</span> <span class="n">spike_instr_test</span><span class="o">.</span><span class="n">run_all</span><span class="p">(</span>
        <span class="p">[</span><span class="n">test_instr</span><span class="p">],</span> <span class="n">outdir</span><span class="o">=</span><span class="s1">&#39;build&#39;</span><span class="p">,</span> <span class="n">reg_file_init</span><span class="o">=</span><span class="n">reg_file_init</span><span class="p">)</span>

    <span class="n">reg_file_mem</span> <span class="o">=</span> <span class="n">riscv_instr_seq_env</span><span class="p">(</span>
        <span class="n">instr_seq</span><span class="o">=</span><span class="p">[</span><span class="n">test_instr</span><span class="p">],</span>
        <span class="n">xlen</span><span class="o">=</span><span class="mi">32</span><span class="p">,</span>
        <span class="n">reg_file_mem</span><span class="o">=</span><span class="nb">dict</span><span class="p">(</span><span class="nb">enumerate</span><span class="p">(</span><span class="n">spike_reg_file_start</span><span class="p">)))</span>

    <span class="n">sim</span><span class="p">()</span>

    <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Resulting value of the register x1: </span><span class="si">{</span><span class="n">Int</span><span class="p">[</span><span class="mi">32</span><span class="p">](</span><span class="n">reg_file_mem</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">reg_id</span><span class="p">,</span> <span class="n">reg_value</span> <span class="ow">in</span> <span class="n">reg_file_mem</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
        <span class="k">assert</span> <span class="n">spike_reg_file_end</span><span class="p">[</span><span class="n">reg_id</span><span class="p">]</span> <span class="o">==</span> <span class="n">reg_value</span>
</pre></div>
</div>
<p data-verbosity="2" hidden="true">In order to create the test instruction, I’ll use the <a class="reference internal" data-verbosity="2" hidden="true" href="#ADDI" title="ADDI"><code class="xref py py-data docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">ADDI</span></code></a> template and substitute the values of the fields that I’d like to change: <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">test_instr</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">ADDI</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">.</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">replace</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">(</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">imm</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">=-</span></span><span class="mi" data-verbosity="2" hidden="true"><span class="pre">1233</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">,</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">rd</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span><span class="mi" data-verbosity="2" hidden="true"><span class="pre">1</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">,</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">rs1</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span><span class="mi" data-verbosity="2" hidden="true"><span class="pre">1</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">)</span></span></code>. The <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">test_instr</span></code> basically tells the processor to add a value of <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">-1233</span></code> to the current value of the register <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">x1</span></code> (<code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">rs</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span><span class="mi" data-verbosity="2" hidden="true"><span class="pre">1</span></span></code>) and store it back into the register <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">x1</span></code> (<code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">rd</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span><span class="mi" data-verbosity="2" hidden="true"><span class="pre">1</span></span></code>). I’ll initialize the register <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">x1</span></code> with the value of <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">-1</span></code>, so that both addition operands are negative: <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">reg_file_init</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span> <span class="p" data-verbosity="2" hidden="true"><span class="pre">{</span></span><span class="mi" data-verbosity="2" hidden="true"><span class="pre">1</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">:</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">-</span></span><span class="mi" data-verbosity="2" hidden="true"><span class="pre">1</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">}</span></span></code>.</p>
<p data-verbosity="2" hidden="true">First, the Spike simulator is called via <a class="reference internal" data-verbosity="2" hidden="true" href="#run_all" title="run_all"><code class="xref py py-func docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">run_all()</span></code></a> function to run the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">test_instr</span></code>, and return the referent initial and resulting states of the register file, as described in the section <a class="reference internal" data-verbosity="2" hidden="true" href="#spike-interface">Spike interface</a>.</p>
<p data-verbosity="2" hidden="true">Next, the <a class="reference internal" data-verbosity="2" hidden="true" href="#riscv_instr_seq_env" title="riscv_instr_seq_env"><code class="xref py py-func docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv_instr_seq_env()</span></code></a> function is called to create the verification environment, as described in the section <a class="reference internal" data-verbosity="2" hidden="true" href="#verification-environment">Verification environment</a>. The initial register file state obtained from Spike in the form of a <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">list</span></code>, is transformed to a <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">dict</span></code> and provided to the <a class="reference internal" data-verbosity="2" hidden="true" href="#riscv_instr_seq_env" title="riscv_instr_seq_env"><code class="xref py py-func docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv_instr_seq_env()</span></code></a> verbatim. After this statement, all the gears are instantiated and registered with PyGears framework, so when the simulator is invoked via <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">sim</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">()</span></span></code>, it has all the information it needs to simulate the design. This command invokes the PyGears built-in pure-Python simulator, of which I’ll talk some more in the following blog posts.</p>
<p><span data-verbosity="2" hidden="true">After the simulation is done, I print the resulting value of the register </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">x1</span></code><span data-verbosity="2" hidden="true">, by casting its value to the </span><code class="xref any docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">Int[32]</span></code><span data-verbosity="2" hidden="true"> type in order to print its signed representation. </span><span data-verbosity="3" hidden="true"> This is of course an ptional step and is useful to me only now at the beginning for the purpose of debugging the verification environment. I’ll remove it later when I gain trust in my tests.</span></p>
<p data-verbosity="2" hidden="true">Finally, I check whether the resulting register file state of my design matches the state Spike reported. If the register value mismatch is found, the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">assert</span></code> exception will be raised and the test will fail.</p>
</section>
<section id="running-the-test">
<h2>Running the test<a class="headerlink" href="#running-the-test" title="Permalink to this headline">¶</a></h2>
<p>For running the tests for the PyGears framework, I’ve been using <a class="reference external" href="https://pytest.org">pytest</a>, so I’ll use it here too. <span data-verbosity="2" hidden="true"> I use a test runner since it allows me to run all my tests with a single command. It automatically searches the files in order to discover the test functions, and generates a nice report telling me how many tests passed and which of them failed. </span><span data-verbosity="3" hidden="true"> There are also options for running only a specific group of tests, run all tests from a single file or run a single test.</span></p>
<p data-verbosity="2" hidden="true">Before running the tests with pytest, you’ll need to install it with pip:</p>
<div hidden data-verbosity=2>
<div class="highlight-bash notranslate" data-verbosity="2" hidden="true"><div class="highlight"><pre><span></span>pip3 install pytest
</pre></div>
</div>

</div><p>In order to invoke the test with pytest, you can navigate to the <a class="reference external" href="https://github.com/bogdanvuk/pygears_riscv/blob/a7d98ec/tests/test_instructions">tests/test_instructions</a> folder in your terminal and run the test by invoking:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>pytest <span class="s2">&quot;test_addi.py::test_addi&quot;</span>
</pre></div>
</div>
<p>The pytest runner should automatically find the <code class="docutils literal notranslate"><span class="pre">test_addi()</span></code> test function, run it and print the report:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="o">==========================================</span> <span class="n">test</span> <span class="n">session</span> <span class="n">starts</span> <span class="o">==========================================</span>
<span class="n">platform</span> <span class="n">linux</span> <span class="o">--</span> <span class="n">Python</span> <span class="mf">3.6</span><span class="o">.</span><span class="mi">6</span><span class="p">,</span> <span class="n">pytest</span><span class="o">-</span><span class="mf">3.9</span><span class="o">.</span><span class="mi">3</span><span class="p">,</span> <span class="n">py</span><span class="o">-</span><span class="mf">1.7</span><span class="o">.</span><span class="mi">0</span><span class="p">,</span> <span class="n">pluggy</span><span class="o">-</span><span class="mf">0.8</span><span class="o">.</span><span class="mi">0</span>
<span class="n">rootdir</span><span class="p">:</span> <span class="o">/</span><span class="n">tools</span><span class="o">/</span><span class="n">home</span><span class="o">/</span><span class="n">pygears_riscv</span><span class="o">/</span><span class="n">tests</span><span class="p">,</span> <span class="n">inifile</span><span class="p">:</span> <span class="n">setup</span><span class="o">.</span><span class="n">cfg</span>
<span class="n">collected</span> <span class="mi">1</span> <span class="n">item</span>

<span class="n">test_addi</span><span class="o">.</span><span class="n">py</span> <span class="o">.</span>                                                                                    <span class="p">[</span><span class="mi">100</span><span class="o">%</span><span class="p">]</span>

<span class="o">=======================================</span> <span class="mi">1</span> <span class="n">passed</span> <span class="ow">in</span> <span class="mf">3.57</span> <span class="n">seconds</span> <span class="o">========================================</span>
</pre></div>
</div>
<p><span>Et voila! My RISC-V design is completely aligned with the Spike simulator! </span><span data-verbosity="2" hidden="true"> By default, pytest hides all console output from the tests in order to provide a cleaner report. If I want to see the output, I need to invoke pytest with the </span><code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">-s</span></code><span data-verbosity="2" hidden="true"> option:</span></p>
<div hidden data-verbosity=2>
<div class="highlight-bash notranslate" data-verbosity="2" hidden="true"><div class="highlight"><pre><span></span>pytest -s <span class="s2">&quot;test_addi.py::test_addi&quot;</span>
</pre></div>
</div>

</div><p data-verbosity="2" hidden="true">Which prints the following:</p>
<div hidden data-verbosity=2>
<div class="highlight-python notranslate" data-verbosity="2" hidden="true"><div class="highlight"><pre><span></span><span class="o">==========================================</span> <span class="n">test</span> <span class="n">session</span> <span class="n">starts</span> <span class="o">==========================================</span>
<span class="n">platform</span> <span class="n">linux</span> <span class="o">--</span> <span class="n">Python</span> <span class="mf">3.6</span><span class="o">.</span><span class="mi">6</span><span class="p">,</span> <span class="n">pytest</span><span class="o">-</span><span class="mf">3.9</span><span class="o">.</span><span class="mi">3</span><span class="p">,</span> <span class="n">py</span><span class="o">-</span><span class="mf">1.7</span><span class="o">.</span><span class="mi">0</span><span class="p">,</span> <span class="n">pluggy</span><span class="o">-</span><span class="mf">0.8</span><span class="o">.</span><span class="mi">0</span>
<span class="n">rootdir</span><span class="p">:</span> <span class="o">/</span><span class="n">tools</span><span class="o">/</span><span class="n">home</span><span class="o">/</span><span class="n">pygears_riscv</span><span class="o">/</span><span class="n">tests</span><span class="p">,</span> <span class="n">inifile</span><span class="p">:</span> <span class="n">setup</span><span class="o">.</span><span class="n">cfg</span>
<span class="n">collected</span> <span class="mi">1</span> <span class="n">item</span>

<span class="n">test_addi</span><span class="o">.</span><span class="n">py</span> <span class="o">-</span>                      <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Running</span> <span class="n">sim</span> <span class="k">with</span> <span class="n">seed</span><span class="p">:</span> <span class="mi">6084884924426910478</span>
<span class="mi">0</span>                      <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="o">--------------</span> <span class="n">Simulation</span> <span class="n">start</span> <span class="o">--------------</span>
<span class="mi">0</span> <span class="o">/</span><span class="n">register_file</span><span class="o">/</span><span class="n">register_file_write</span> <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Writing</span> <span class="n">u32</span><span class="p">(</span><span class="mi">4294966062</span><span class="p">)</span> <span class="n">to</span> <span class="n">x1</span>
<span class="mi">3</span>                      <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="o">-----------</span> <span class="n">Simulation</span> <span class="n">done</span> <span class="o">---------------</span>
<span class="mi">3</span>                      <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Elapsed</span><span class="p">:</span> <span class="mf">0.00</span>
<span class="n">Resulting</span> <span class="n">value</span> <span class="n">of</span> <span class="n">the</span> <span class="n">register</span> <span class="n">x1</span><span class="p">:</span> <span class="n">i32</span><span class="p">(</span><span class="o">-</span><span class="mi">1234</span><span class="p">)</span>
<span class="o">.</span>

<span class="o">=======================================</span> <span class="mi">1</span> <span class="n">passed</span> <span class="ow">in</span> <span class="mf">3.58</span> <span class="n">seconds</span> <span class="o">========================================</span>
</pre></div>
</div>

</div><p data-verbosity="3" hidden="true"> I profiled the test a bit and found out that the majority of the test run time is spent in retrieving the register file state from Spike, so I’ll need to optimize it soon if I want to have an elaborate regression suit that runs in a reasonable amount of time.</p>
</section>
<section id="simulating-with-verilator">
<div hidden data-verbosity=2>
<h2 data-verbosity="2" hidden="true"> Simulating with Verilator<a class="headerlink" href="#simulating-with-verilator" title="Permalink to this headline">¶</a></h2>

</div><p data-verbosity="2" hidden="true">One last section and I promise to let you go. I’ve written one more test in order to check whether the generated RTL code for the processor produces the correct results as well. I’ve placed the test in <a class="reference external" data-verbosity="2" hidden="true" href="https://github.com/bogdanvuk/pygears_riscv/blob/a7d98ec/tests/test_instructions/test_addi.py">tests/test_instructions/test_addi.py</a>, inside <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">test_addi_verilator()</span></code> function. The test is identical to the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">test_addi()</span></code> described in the section <a class="reference internal" data-verbosity="2" hidden="true" href="#writing-the-first-test">Writing the first test</a>, excepts that it set a <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">sim_cls</span></code> parameter for the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> gear to <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">SimVerilated</span></code>: <code class="code highlight py docutils literal notranslate" data-verbosity="2" hidden="true"><span class="n" data-verbosity="2" hidden="true"><span class="pre">find</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">(</span></span><span class="s1" data-verbosity="2" hidden="true"><span class="pre">‘/riscv’</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">)</span></span><span class="o" data-verbosity="2" hidden="true"><span class="pre">.</span></span><span class="n" data-verbosity="2" hidden="true"><span class="pre">params</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">[</span></span><span class="s1" data-verbosity="2" hidden="true"><span class="pre">‘sim_cls’</span></span><span class="p" data-verbosity="2" hidden="true"><span class="pre">]</span></span> <span class="o" data-verbosity="2" hidden="true"><span class="pre">=</span></span> <span class="n" data-verbosity="2" hidden="true"><span class="pre">SimVerilated</span></span></code>. This instructs the PyGears simulator to use Verilator interface for <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">riscv</span></code> gear, which generates the RTL code, invokes Verilator to simulate it and makes it play well with the PyGears simulator. The last bit is important since the rest of the gears (<code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">drv</span></code> and <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">register_file</span></code>) will still be simulated in pure Python.</p>
<p data-verbosity="2" hidden="true">If I navigate to the <a class="reference external" data-verbosity="2" hidden="true" href="https://github.com/bogdanvuk/pygears_riscv/blob/a7d98ec/tests/test_instructions">tests/test_instructions</a> directory, I can run only the <code class="docutils literal notranslate" data-verbosity="2" hidden="true"><span class="pre">test_addi_verilator()</span></code> test with the following command:</p>
<div hidden data-verbosity=2>
<div class="highlight-bash notranslate" data-verbosity="2" hidden="true"><div class="highlight"><pre><span></span>pytest -s <span class="s2">&quot;test_addi.py::test_addi_verilator&quot;</span>
</pre></div>
</div>

</div><p data-verbosity="3" hidden="true">If there is some issue with running the Verilator, an error report will be printed, telling me which log file to check for the Verilator errors:</p>
<div hidden data-verbosity=3>
<div class="highlight-python notranslate" data-verbosity="3" hidden="true"><div class="highlight"><pre><span></span><span class="o">=========================================</span> <span class="n">test</span> <span class="n">session</span> <span class="n">starts</span> <span class="o">==========================================</span>
<span class="n">platform</span> <span class="n">linux</span> <span class="o">--</span> <span class="n">Python</span> <span class="mf">3.6</span><span class="o">.</span><span class="mi">6</span><span class="p">,</span> <span class="n">pytest</span><span class="o">-</span><span class="mf">3.9</span><span class="o">.</span><span class="mi">3</span><span class="p">,</span> <span class="n">py</span><span class="o">-</span><span class="mf">1.7</span><span class="o">.</span><span class="mi">0</span><span class="p">,</span> <span class="n">pluggy</span><span class="o">-</span><span class="mf">0.8</span><span class="o">.</span><span class="mi">0</span>
<span class="n">rootdir</span><span class="p">:</span> <span class="o">/</span><span class="n">tools</span><span class="o">/</span><span class="n">home</span><span class="o">/</span><span class="n">pygears_riscv</span><span class="o">/</span><span class="n">tests</span><span class="p">,</span> <span class="n">inifile</span><span class="p">:</span> <span class="n">setup</span><span class="o">.</span><span class="n">cfg</span>
<span class="n">collected</span> <span class="mi">1</span> <span class="n">item</span>

<span class="n">test_addi</span><span class="o">.</span><span class="n">py</span> <span class="o">-</span>                      <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Running</span> <span class="n">sim</span> <span class="k">with</span> <span class="n">seed</span><span class="p">:</span> <span class="mi">4987822489491942249</span>
<span class="mi">0</span>               <span class="o">/</span><span class="n">riscv</span> <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Verilating</span><span class="o">...</span>
<span class="n">F</span>

<span class="o">===================================</span> <span class="n">FAILURES</span> <span class="o">===================================</span>
</pre></div>
</div>

</div><div hidden data-verbosity=3>
<div class="highlight-python notranslate" data-verbosity="3" hidden="true"><div class="highlight"><pre><span></span><span class="n">E</span>           <span class="n">pygears</span><span class="o">.</span><span class="n">sim</span><span class="o">.</span><span class="n">modules</span><span class="o">.</span><span class="n">verilator</span><span class="o">.</span><span class="n">VerilatorCompileError</span><span class="p">:</span> <span class="n">Verilator</span> <span class="nb">compile</span> <span class="n">error</span><span class="p">:</span> <span class="mf">32512.</span> <span class="n">Please</span> <span class="n">inspect</span> <span class="s2">&quot;/tools/home/pygears_riscv/tests/test_instructions/build/riscv/verilate.log&quot;</span>

<span class="o">../../../</span><span class="n">pygears</span><span class="o">/</span><span class="n">pygears</span><span class="o">/</span><span class="n">sim</span><span class="o">/</span><span class="n">modules</span><span class="o">/</span><span class="n">verilator</span><span class="o">.</span><span class="n">py</span><span class="p">:</span><span class="mi">101</span><span class="p">:</span> <span class="n">VerilatorCompileError</span>
<span class="o">------------------------------</span> <span class="n">Captured</span> <span class="n">log</span> <span class="n">call</span> <span class="o">-------------------------------</span>
<span class="n">sim</span><span class="o">.</span><span class="n">py</span>                     <span class="mi">373</span> <span class="n">INFO</span>     <span class="n">Running</span> <span class="n">sim</span> <span class="k">with</span> <span class="n">seed</span><span class="p">:</span> <span class="mi">4755614176382389150</span>
<span class="n">verilator</span><span class="o">.</span><span class="n">py</span>                <span class="mi">46</span> <span class="n">INFO</span>     <span class="n">Verilating</span><span class="o">...</span>
<span class="o">===========================</span> <span class="mi">1</span> <span class="n">failed</span> <span class="ow">in</span> <span class="mf">3.89</span> <span class="n">seconds</span> <span class="o">===========================</span>
</pre></div>
</div>

</div><p data-verbosity="3" hidden="true">In my case, I forgot to <span class="xref std std-ref" data-verbosity="3" hidden="true">install Verilator</span> and add it to the path, so my <code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">verilate.log</span></code> showed that I had no <code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">verilator</span></code> executable on the path, which I needed to amend:</p>
<div hidden data-verbosity=3>
<div class="highlight-bash notranslate" data-verbosity="3" hidden="true"><div class="highlight"><pre><span></span>sh: <span class="m">1</span>: verilator: not found
</pre></div>
</div>

</div><p><span data-verbosity="2" hidden="true">The test gave me an almost identical report to the pure-Python simulation. </span><span data-verbosity="3" hidden="true"> The only difference is that the simulation took longer to finish. The reason is that PyGears simulator doesn’t have a nice insight anymore into when the gears simulated in RTL are finished (think large design with a deep pipeline). The design can continue operating long after the last input has been received. PyGears works around this issue by letting the user specify the inactivity timeout after which the gear is terminated.</span></p>
<div hidden data-verbosity=2>
<div class="highlight-python notranslate" data-verbosity="2" hidden="true"><div class="highlight"><pre><span></span><span class="o">=========================================</span> <span class="n">test</span> <span class="n">session</span> <span class="n">starts</span> <span class="o">==========================================</span>
<span class="n">platform</span> <span class="n">linux</span> <span class="o">--</span> <span class="n">Python</span> <span class="mf">3.6</span><span class="o">.</span><span class="mi">6</span><span class="p">,</span> <span class="n">pytest</span><span class="o">-</span><span class="mf">3.9</span><span class="o">.</span><span class="mi">3</span><span class="p">,</span> <span class="n">py</span><span class="o">-</span><span class="mf">1.7</span><span class="o">.</span><span class="mi">0</span><span class="p">,</span> <span class="n">pluggy</span><span class="o">-</span><span class="mf">0.8</span><span class="o">.</span><span class="mi">0</span>
<span class="n">rootdir</span><span class="p">:</span> <span class="o">/</span><span class="n">tools</span><span class="o">/</span><span class="n">home</span><span class="o">/</span><span class="n">pygears_riscv</span><span class="o">/</span><span class="n">tests</span><span class="p">,</span> <span class="n">inifile</span><span class="p">:</span> <span class="n">setup</span><span class="o">.</span><span class="n">cfg</span>
<span class="n">collected</span> <span class="mi">1</span> <span class="n">item</span>

<span class="n">test_addi</span><span class="o">.</span><span class="n">py</span> <span class="o">-</span>                      <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Running</span> <span class="n">sim</span> <span class="k">with</span> <span class="n">seed</span><span class="p">:</span> <span class="mi">4987822489491942249</span>
<span class="mi">0</span>               <span class="o">/</span><span class="n">riscv</span> <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Verilating</span><span class="o">...</span>
<span class="mi">0</span>               <span class="o">/</span><span class="n">riscv</span> <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Done</span>
<span class="mi">0</span>                      <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="o">--------------</span> <span class="n">Simulation</span> <span class="n">start</span> <span class="o">--------------</span>
<span class="mi">0</span> <span class="o">/</span><span class="n">register_file</span><span class="o">/</span><span class="n">register_file_write</span> <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Writing</span> <span class="n">u32</span><span class="p">(</span><span class="mi">4294966062</span><span class="p">)</span> <span class="n">to</span> <span class="n">x1</span>
<span class="mi">51</span>                      <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="o">-----------</span> <span class="n">Simulation</span> <span class="n">done</span> <span class="o">---------------</span>
<span class="mi">51</span>                      <span class="p">[</span><span class="n">INFO</span><span class="p">]:</span> <span class="n">Elapsed</span><span class="p">:</span> <span class="mf">0.01</span>
<span class="n">Resulting</span> <span class="n">value</span> <span class="n">of</span> <span class="n">the</span> <span class="n">register</span> <span class="n">x1</span><span class="p">:</span> <span class="n">i32</span><span class="p">(</span><span class="o">-</span><span class="mi">1234</span><span class="p">)</span>
<span class="o">.</span>
</pre></div>
</div>

</div><p data-verbosity="3" hidden="true">Generated SystemVerilog can be found in the <code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">/tmp</span></code> folder, since no output directory was specified to the <code class="docutils literal notranslate" data-verbosity="3" hidden="true"><span class="pre">sim()</span></code> function. Later, when I tidy up the tests, I’ll make it output to some reasonable destination.</p>
<div hidden data-verbosity=3>
<div class="highlight-sv notranslate" data-verbosity="3" hidden="true"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">riscv</span><span class="p">(</span>
    <span class="k">input</span> <span class="kt">logic</span> <span class="n">clk</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">logic</span> <span class="n">rst</span><span class="p">,</span>
    <span class="n">dti</span><span class="p">.</span><span class="n">consumer</span> <span class="n">instruction</span><span class="p">,</span> <span class="c1">// (u7, u5, u3, u5, i12) (32)</span>
    <span class="n">dti</span><span class="p">.</span><span class="n">consumer</span> <span class="n">reg_data</span><span class="p">,</span> <span class="c1">// u32 (32)</span>
    <span class="n">dti</span><span class="p">.</span><span class="n">producer</span> <span class="n">reg_file_rd_req</span><span class="p">,</span> <span class="c1">// u5 (5)</span>
    <span class="n">dti</span><span class="p">.</span><span class="n">producer</span> <span class="n">reg_file_wr_req</span> <span class="c1">// (u5, u32) (37)</span>

<span class="p">);</span>

      <span class="n">dti</span> <span class="p">#(.</span><span class="n">W_DATA</span><span class="p">(</span><span class="mi">12</span><span class="p">))</span> <span class="n">instruction_imm_s</span><span class="p">();</span> <span class="c1">// i12 (12)</span>

      <span class="n">dti</span> <span class="p">#(.</span><span class="n">W_DATA</span><span class="p">(</span><span class="mi">33</span><span class="p">))</span> <span class="n">add_s</span><span class="p">();</span> <span class="c1">// i33 (33)</span>

      <span class="n">dti</span> <span class="p">#(.</span><span class="n">W_DATA</span><span class="p">(</span><span class="mi">32</span><span class="p">))</span> <span class="n">add_res_s</span><span class="p">();</span> <span class="c1">// u32 (32)</span>

      <span class="n">dti</span> <span class="p">#(.</span><span class="n">W_DATA</span><span class="p">(</span><span class="mi">5</span><span class="p">))</span> <span class="n">instruction_rd_s</span><span class="p">();</span> <span class="c1">// u5 (5)</span>

      <span class="n">dti</span> <span class="p">#(.</span><span class="n">W_DATA</span><span class="p">(</span><span class="mi">32</span><span class="p">))</span> <span class="n">instruction_bc</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]();</span> <span class="c1">// (u7, u5, u3, u5, i12) (32)</span>
    <span class="n">bc</span> <span class="p">#(</span>
                <span class="p">.</span><span class="n">SIZE</span><span class="p">(</span><span class="mi">2&#39;d3</span><span class="p">)</span>
    <span class="p">)</span>
    <span class="n">bc_instruction</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">rst</span><span class="p">(</span><span class="n">rst</span><span class="p">),</span>
        <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">instruction</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">instruction_bc</span><span class="p">)</span>
    <span class="p">);</span>


    <span class="n">riscv_instruction_rs1</span> <span class="n">instruction_rs1_i</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">rst</span><span class="p">(</span><span class="n">rst</span><span class="p">),</span>
        <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">instruction_bc</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
        <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">reg_file_rd_req</span><span class="p">)</span>
    <span class="p">);</span>


    <span class="n">riscv_instruction_imm</span> <span class="n">instruction_imm_i</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">rst</span><span class="p">(</span><span class="n">rst</span><span class="p">),</span>
        <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">instruction_bc</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
        <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">instruction_imm_s</span><span class="p">)</span>
    <span class="p">);</span>


    <span class="n">add</span> <span class="p">#(</span>
                <span class="p">.</span><span class="n">DIN0</span><span class="p">(</span><span class="mi">6&#39;d32</span><span class="p">),</span>
                <span class="p">.</span><span class="n">DIN0_SIGNED</span><span class="p">(</span><span class="mi">1&#39;d1</span><span class="p">),</span>
                <span class="p">.</span><span class="n">DIN1</span><span class="p">(</span><span class="mi">4&#39;d12</span><span class="p">),</span>
                <span class="p">.</span><span class="n">DIN1_SIGNED</span><span class="p">(</span><span class="mi">1&#39;d1</span><span class="p">)</span>
    <span class="p">)</span>
    <span class="n">add_i</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">rst</span><span class="p">(</span><span class="n">rst</span><span class="p">),</span>
        <span class="p">.</span><span class="n">din0</span><span class="p">(</span><span class="n">reg_data</span><span class="p">),</span>
        <span class="p">.</span><span class="n">din1</span><span class="p">(</span><span class="n">instruction_imm_s</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">add_s</span><span class="p">)</span>
    <span class="p">);</span>


    <span class="n">riscv_cast_dout</span> <span class="n">cast_dout_i</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">rst</span><span class="p">(</span><span class="n">rst</span><span class="p">),</span>
        <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">add_s</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">add_res_s</span><span class="p">)</span>
    <span class="p">);</span>


    <span class="n">riscv_instruction_rd</span> <span class="n">instruction_rd_i</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">rst</span><span class="p">(</span><span class="n">rst</span><span class="p">),</span>
        <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">instruction_bc</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
        <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">instruction_rd_s</span><span class="p">)</span>
    <span class="p">);</span>


    <span class="n">riscv_ccat</span> <span class="n">ccat_i</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">rst</span><span class="p">(</span><span class="n">rst</span><span class="p">),</span>
        <span class="p">.</span><span class="n">din0</span><span class="p">(</span><span class="n">instruction_rd_s</span><span class="p">),</span>
        <span class="p">.</span><span class="n">din1</span><span class="p">(</span><span class="n">add_res_s</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">reg_file_wr_req</span><span class="p">)</span>
    <span class="p">);</span>



<span class="k">endmodule</span>
</pre></div>
</div>

</div></section>
<section id="conclusion">
<h2>Conclusion<a class="headerlink" href="#conclusion" title="Permalink to this headline">¶</a></h2>
<p>Hey, I have my single-instruction RISC-V processor implemented in PyGears and verified with a simple test. It may seem that much needed to happen in order for the processor to support this one instruction. But most of the effort went into building the verification environment that I think is now really powerfull and I don’t think much additional effort needs to be poured into it, besides adding the data and instruction memory modules. In fact, with only 5 lines of code, the RISC-V implementation decodes the instruction, performs the ALU operation and interfaces the register file, not bad for a 5-liner.</p>
<p>This post turned out longer than I expected, so I left some important topics for later blog posts like: refactoring of the tests, simulation with Cadence or Questa simulators, maximum frequency and core footprint assesment, constrained-random simulation, etc. So stay tuned!</p>
</section>
</section>

<div class="section">
    

<div class="section">
  <span style="float: left">
     Previous:
    
    <a href="setup.html">
       RISC-V Tools Setup
    </a>
    
  </span>
  <span>&nbsp;</span>
  <span style="float: right">
    
  </span>
</div>
  
  <div class="section">
    <h2>Comments</h2>
    <div id="disqus_thread"></div>
    <script type="text/javascript">
      var disqus_shortname = "pygears";
      var disqus_identifier = "/riscv/my_first_instruction/";
      var disqus_title = "My First Instruction";
      var disqus_url = "https://docs.pygears.org/riscv/my_first_instruction";

      (function () {
        var dsq = document.createElement("script");
        dsq.type = "text/javascript";
        dsq.async = true;
        dsq.src = "//" + disqus_shortname + ".disqus.com/embed.js";
        (
          document.getElementsByTagName("head")[0] ||
          document.getElementsByTagName("body")[0]
        ).appendChild(dsq);
      })();
    </script>
    <noscript
      >Please enable JavaScript to view the
      <a href="https://disqus.com/?ref_noscript"
        >comments powered by Disqus.</a
      ></noscript
    >
    <a href="https://disqus.com" class="dsq-brlink"
      >comments powered by <span class="logo-disqus">Disqus</span></a
    >
  </div>
  
</div>

          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<p class="logo">
    <a href="https://docs.pygears.org">
        <img class="logo" src="../_static/logo.png" alt="Logo"/>
        
    </a>
</p>



<p class="blurb">HW Design: A Functional Approach</p>




<p>
<iframe src="https://ghbtns.com/github-btn.html?user=bogdanvuk&repo=pygears&type=watch&count=true&size=large&v=2"
  allowtransparency="true" frameborder="0" scrolling="0" width="200px" height="35px"></iframe>
</p>





  
<h2>
   
  30 October 2018 
</h2>

<ul>
   
<li id="author">
  <span
    >Author:</span
  >
   
  <a href="../blog/author/bogdan-vukobratovic.html">Bogdan Vukobratović</a>  
</li>
  
<li id="language">
  <span
    >Language:</span
  >
   
  <a href="../blog/language/english.html">English</a>  
</li>
 
<li id="category">
  <span
    >Category:</span
  >
   
  <a href="../blog/category/risc-v.html">RISC-V</a>  
</li>
  
<li id="comments">
  <script type="text/javascript">
    /* * * CONFIGURATION VARIABLES: EDIT BEFORE PASTING INTO YOUR WEBPAGE * * */
    var disqus_shortname = "pygears"; // required: replace example with your forum shortname

    /* * * DON'T EDIT BELOW THIS LINE * * */
    (function () {
      var s = document.createElement("script");
      s.async = true;
      s.type = "text/javascript";
      s.src = "//" + disqus_shortname + ".disqus.com/count.js";
      (
        document.getElementsByTagName("HEAD")[0] ||
        document.getElementsByTagName("BODY")[0]
      ).appendChild(s);
    })();
  </script>
  
  <a
    href="#disqus_thread"
    data-disqus-identifier="/riscv/my_first_instruction/"
  >
    Comments</a
  >
</li>

</ul>

<h3>
  <a href="../blog.html">Recent Posts</a>
</h3>
<ul>
   
  <li>
    <a href="../release/v0.1.2.html"
      >28 October - PyGears 0.1.2 released</a
    >
  </li>
  
  <li>
    <a href="setup.html"
      >07 October - RISC-V Tools Setup</a
    >
  </li>
  
  <li>
    <a href="../release/v0.1.1.html"
      >07 October - PyGears 0.1.1 released</a
    >
  </li>
  
  <li>
    <a href="introduction.html"
      >06 October - RISC-V Blog Series Introduction</a
    >
  </li>
  
</ul>

<h3><a href="../blog/tag.html">Tags</a></h3>
<style type="text/css">
  ul.ablog-cloud {
    list-style: none;
    overflow: auto;
  }
  ul.ablog-cloud li {
    float: left;
    height: 20pt;
    line-height: 18pt;
    margin-right: 5px;
  }
  ul.ablog-cloud a {
    text-decoration: none;
    vertical-align: middle;
  }
  li.ablog-cloud-1 {
    font-size: 80%;
  }
  li.ablog-cloud-2 {
    font-size: 95%;
  }
  li.ablog-cloud-3 {
    font-size: 110%;
  }
  li.ablog-cloud-4 {
    font-size: 125%;
  }
  li.ablog-cloud-5 {
    font-size: 140%;
  }
</style>
<ul class="ablog-cloud">
   
  <li class="ablog-cloud ablog-cloud-3">
    <a href="../blog/tag/setup.html">setup</a>
  </li>
   
</ul>

<h3>
  <a href="../blog/category.html">Categories</a>
</h3>
<ul>
   
  <li>
    <a href="../blog/category/risc-v.html">RISC-V (3)</a>
  </li>
    
  <li>
    <a href="../blog/category/release.html">Release (2)</a>
  </li>
   
</ul>

<h3>
  <a href="../blog/archive.html">Archives</a>
</h3>
<ul>
   
  <li>
    <a href="../blog/2018.html">2018 (5)</a>
  </li>
   
</ul>

<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, Bogdan Vukobratovic.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.0</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/riscv/my_first_instruction.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>