var a19225 =
[
    [ "ADC Peripheral Access Layer", "d5/dd3/a19226.html", "d5/dd3/a19226" ],
    [ "CMP Peripheral Access Layer", "d2/ddc/a19228.html", "d2/ddc/a19228" ],
    [ "DAC Peripheral Access Layer", "d4/db3/a19230.html", "d4/db3/a19230" ],
    [ "DMA Peripheral Access Layer", "d3/dbf/a19232.html", "d3/dbf/a19232" ],
    [ "DMAMUX Peripheral Access Layer", "d3/d50/a19234.html", "d3/d50/a19234" ],
    [ "FGPIO Peripheral Access Layer", "d8/d26/a19236.html", "d8/d26/a19236" ],
    [ "FTFA Peripheral Access Layer", "d1/d31/a19238.html", "d1/d31/a19238" ],
    [ "GPIO Peripheral Access Layer", "d8/d38/a19240.html", "d8/d38/a19240" ],
    [ "I2C Peripheral Access Layer", "d5/dea/a19242.html", "d5/dea/a19242" ],
    [ "I2S Peripheral Access Layer", "d1/dc5/a19244.html", "d1/dc5/a19244" ],
    [ "LLWU Peripheral Access Layer", "de/dcd/a19246.html", "de/dcd/a19246" ],
    [ "LPTMR Peripheral Access Layer", "dc/d1b/a19248.html", "dc/d1b/a19248" ],
    [ "MCG Peripheral Access Layer", "d0/d4e/a19250.html", "d0/d4e/a19250" ],
    [ "MCM Peripheral Access Layer", "dd/d59/a19252.html", "dd/d59/a19252" ],
    [ "MTB Peripheral Access Layer", "db/d57/a19254.html", "db/d57/a19254" ],
    [ "MTBDWT Peripheral Access Layer", "d1/dfe/a19256.html", "d1/dfe/a19256" ],
    [ "NV Peripheral Access Layer", "d1/d44/a19258.html", "d1/d44/a19258" ],
    [ "OSC Peripheral Access Layer", "d1/d73/a19260.html", "d1/d73/a19260" ],
    [ "PIT Peripheral Access Layer", "d8/d36/a19262.html", "d8/d36/a19262" ],
    [ "PMC Peripheral Access Layer", "d6/d0c/a19264.html", "d6/d0c/a19264" ],
    [ "PORT Peripheral Access Layer", "d6/d4c/a19266.html", "d6/d4c/a19266" ],
    [ "RCM Peripheral Access Layer", "d1/d5b/a19268.html", "d1/d5b/a19268" ],
    [ "ROM Peripheral Access Layer", "da/da3/a19270.html", "da/da3/a19270" ],
    [ "RTC Peripheral Access Layer", "d5/db9/a19272.html", "d5/db9/a19272" ],
    [ "SIM Peripheral Access Layer", "da/db4/a19274.html", "da/db4/a19274" ],
    [ "SMC Peripheral Access Layer", "d2/d44/a19276.html", "d2/d44/a19276" ],
    [ "SPI Peripheral Access Layer", "d8/dad/a19278.html", "d8/dad/a19278" ],
    [ "TPM Peripheral Access Layer", "db/dc7/a19280.html", "db/dc7/a19280" ],
    [ "TSI Peripheral Access Layer", "d6/d68/a19282.html", "d6/d68/a19282" ],
    [ "UART Peripheral Access Layer", "d7/d87/a19284.html", "d7/d87/a19284" ],
    [ "UART0 Peripheral Access Layer", "d5/dbc/a19286.html", "d5/dbc/a19286" ],
    [ "USB Peripheral Access Layer", "db/d5e/a19288.html", "db/d5e/a19288" ]
];