+incdir+../../../../../../../rtl/pu/msp430/verilog/pkg/bb

../../../../../../../rtl/pu/msp430/verilog/peripheral/bb/main/peripheral_dbg_pu_msp430.sv
../../../../../../../rtl/pu/msp430/verilog/peripheral/bb/omsp/peripheral_dbg_pu_msp430_i2c.sv
../../../../../../../rtl/pu/msp430/verilog/peripheral/bb/omsp/peripheral_dbg_pu_msp430_uart.sv
../../../../../../../rtl/pu/msp430/verilog/peripheral/bb/fuse/peripheral_dbg_pu_msp430_sync_cell.sv
../../../../../../../rtl/pu/msp430/verilog/peripheral/bb/omsp/peripheral_dbg_pu_msp430_hwbrk.sv


../../../../../../../bench/pu/msp430/verilog/tests/bb/peripheral_dbg_testbench.sv
