WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500096 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2500097 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2500097 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 29728599 heartbeat IPC: 0.3673 cumulative IPC: 0.3673 (Simulation time: 00 hr 03 min 23 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 27228505 cumulative IPC: 0.3673 (Simulation time: 00 hr 03 min 23 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 27228505 cumulative IPC: 0.3673 (Simulation time: 00 hr 03 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_23B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3673 instructions: 10000002 cycles: 27228505
CPU 0 Branch Prediction Accuracy: 40.46% MPKI: 113.7 Average ROB Occupancy at Mispredict: 0.491
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 114
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     265381 HIT:     242653 MISS:      22728
LLC LOAD         ACCESS:     194048 HIT:     171492 MISS:      22556
LLC RFO          ACCESS:       1645 HIT:       1599 MISS:         46
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      67863 HIT:      67862 MISS:          1
LLC TRANSLATION  ACCESS:       1825 HIT:       1700 MISS:        125
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 191 cycles
cpu0_DTLB TOTAL        ACCESS:    2909923 HIT:    2599760 MISS:     310163
cpu0_DTLB LOAD         ACCESS:    2909923 HIT:    2599760 MISS:     310163
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.317 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3189419 HIT:    2815854 MISS:     373565
cpu0_L1D LOAD         ACCESS:    2734267 HIT:    2372638 MISS:     361629
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     429258 HIT:     423792 MISS:       5466
cpu0_L1D TRANSLATION  ACCESS:      25894 HIT:      19424 MISS:       6470
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 30.53 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     385901 HIT:     188105 MISS:     197796
cpu0_L2C LOAD         ACCESS:     281056 HIT:      87008 MISS:     194048
cpu0_L2C RFO          ACCESS:       4770 HIT:       3125 MISS:       1645
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      93660 HIT:      93382 MISS:        278
cpu0_L2C TRANSLATION  ACCESS:       6415 HIT:       4590 MISS:       1825
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 42.04 cycles
cpu0_STLB TOTAL        ACCESS:     228536 HIT:     202643 MISS:      25893
cpu0_STLB LOAD         ACCESS:     228536 HIT:     202643 MISS:      25893
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 15.76 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4653
  ROW_BUFFER_MISS:      18074
 AVG DBUS CONGESTED CYCLE: 3.814
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        335
  FULL:       8450
