
4YP_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006630  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000218  20400000  00406630  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000520  20400218  00406848  00020218  2**2
                  ALLOC
  3 .heap         00000200  20400738  00406d68  00020218  2**0
                  ALLOC
  4 .stack        00000400  20400938  00406f68  00020218  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020246  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002d140  00000000  00000000  0002029f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000058d6  00000000  00000000  0004d3df  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000cec8  00000000  00000000  00052cb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e78  00000000  00000000  0005fb7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d68  00000000  00000000  000609f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00048cb1  00000000  00000000  0006175d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00020f75  00000000  00000000  000aa40e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00158e60  00000000  00000000  000cb383  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003164  00000000  00000000  002241e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	38 0d 40 20 b1 0a 40 00 ad 0a 40 00 ad 0a 40 00     8.@ ..@...@...@.
  400010:	ad 0a 40 00 ad 0a 40 00 ad 0a 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	ad 0a 40 00 ad 0a 40 00 00 00 00 00 ad 0a 40 00     ..@...@.......@.
  40003c:	ad 0a 40 00 ad 0a 40 00 ad 0a 40 00 ad 0a 40 00     ..@...@...@...@.
  40004c:	ad 0a 40 00 ad 0a 40 00 ad 0a 40 00 ad 0a 40 00     ..@...@...@...@.
  40005c:	ad 0a 40 00 ad 0a 40 00 00 00 00 00 41 1f 40 00     ..@...@.....A.@.
  40006c:	4d 1f 40 00 ad 0a 40 00 ad 0a 40 00 ad 0a 40 00     M.@...@...@...@.
  40007c:	ad 0a 40 00 35 1f 40 00 ad 0a 40 00 ad 0a 40 00     ..@.5.@...@...@.
  40008c:	ad 0a 40 00 ad 0a 40 00 ad 0a 40 00 ad 0a 40 00     ..@...@...@...@.
  40009c:	71 25 40 00 ad 0a 40 00 ad 0a 40 00 ad 0a 40 00     q%@...@...@...@.
  4000ac:	ad 0a 40 00 ad 0a 40 00 fd 1a 40 00 ad 0a 40 00     ..@...@...@...@.
  4000bc:	01 21 40 00 ad 0a 40 00 ad 0a 40 00 ad 0a 40 00     .!@...@...@...@.
  4000cc:	ad 0a 40 00 ad 0a 40 00 e5 1c 40 00 ad 0a 40 00     ..@...@...@...@.
  4000dc:	ad 0a 40 00 11 1b 40 00 ad 0a 40 00 ad 0a 40 00     ..@...@...@...@.
  4000ec:	ad 0a 40 00 ad 0a 40 00 ad 0a 40 00 ad 0a 40 00     ..@...@...@...@.
  4000fc:	ad 0a 40 00 ad 0a 40 00 ad 0a 40 00 85 25 40 00     ..@...@...@..%@.
  40010c:	ad 0a 40 00 ad 0a 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 ad 0a 40 00 ad 0a 40 00 e1 28 40 00     ......@...@..(@.
  40012c:	ad 0a 40 00 15 21 40 00 ad 0a 40 00 ad 0a 40 00     ..@..!@...@...@.
  40013c:	ad 0a 40 00 ad 0a 40 00 ad 0a 40 00 ad 0a 40 00     ..@...@...@...@.
  40014c:	ad 0a 40 00 ad 0a 40 00 ad 0a 40 00 ad 0a 40 00     ..@...@...@...@.
  40015c:	ad 0a 40 00 ad 0a 40 00 ad 0a 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400218 	.word	0x20400218
  400184:	00000000 	.word	0x00000000
  400188:	00406630 	.word	0x00406630

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00406630 	.word	0x00406630
  4001c8:	2040021c 	.word	0x2040021c
  4001cc:	00406630 	.word	0x00406630
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b02      	ldr	r3, [pc, #8]	; (4001e0 <atmel_start_init+0xc>)
  4001d8:	4798      	blx	r3
	stdio_redirect_init();
  4001da:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <atmel_start_init+0x10>)
  4001dc:	4798      	blx	r3
  4001de:	bd08      	pop	{r3, pc}
  4001e0:	00400f89 	.word	0x00400f89
  4001e4:	00402ab5 	.word	0x00402ab5

004001e8 <encoder_init>:
	
	//increment rotation counter
	encoder_num_Z_interrupts ++;
}

void encoder_init(void){
  4001e8:	b508      	push	{r3, lr}
}

static inline hri_pmc_pcsr0_reg_t hri_pmc_get_PCSR0_reg(const void *const hw, hri_pmc_pcsr0_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4001ea:	4b56      	ldr	r3, [pc, #344]	; (400344 <encoder_init+0x15c>)
  4001ec:	699b      	ldr	r3, [r3, #24]
 *
 */
static inline void _pmc_enable_periph_clock(uint32_t periph_id)
{
	if (periph_id < 32) {
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4001ee:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  4001f2:	d103      	bne.n	4001fc <encoder_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4001f4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4001f8:	4b52      	ldr	r3, [pc, #328]	; (400344 <encoder_init+0x15c>)
  4001fa:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4001fc:	4b51      	ldr	r3, [pc, #324]	; (400344 <encoder_init+0x15c>)
  4001fe:	699b      	ldr	r3, [r3, #24]
  400200:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400204:	d103      	bne.n	40020e <encoder_init+0x26>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400206:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40020a:	4b4e      	ldr	r3, [pc, #312]	; (400344 <encoder_init+0x15c>)
  40020c:	611a      	str	r2, [r3, #16]
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  40020e:	4b4d      	ldr	r3, [pc, #308]	; (400344 <encoder_init+0x15c>)
  400210:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400214:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  400218:	d104      	bne.n	400224 <encoder_init+0x3c>
	((Pmc *)hw)->PMC_PCER1 = mask;
  40021a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  40021e:	4b49      	ldr	r3, [pc, #292]	; (400344 <encoder_init+0x15c>)
  400220:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400224:	4b47      	ldr	r3, [pc, #284]	; (400344 <encoder_init+0x15c>)
  400226:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  40022a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  40022e:	d104      	bne.n	40023a <encoder_init+0x52>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400230:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400234:	4b43      	ldr	r3, [pc, #268]	; (400344 <encoder_init+0x15c>)
  400236:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	_pmc_enable_periph_clock(ID_TC3_CHANNEL1);
	
	
	//enable external interrupt on the Z line 
	ext_irq_register(PIO_PB13_IDX,Encoder_Z_Interrupt);
  40023a:	4943      	ldr	r1, [pc, #268]	; (400348 <encoder_init+0x160>)
  40023c:	202d      	movs	r0, #45	; 0x2d
  40023e:	4b43      	ldr	r3, [pc, #268]	; (40034c <encoder_init+0x164>)
  400240:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400242:	4b43      	ldr	r3, [pc, #268]	; (400350 <encoder_init+0x168>)
  400244:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400248:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40024a:	2240      	movs	r2, #64	; 0x40
  40024c:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400250:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400254:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400258:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40025c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400260:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400264:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400268:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40026c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400270:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400274:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400278:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40027c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400280:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400284:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400288:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40028c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400290:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400294:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400298:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40029c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4002a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4002a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002ac:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002b0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4002b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4002bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002c0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002c4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002d4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002d8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002dc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4002e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002e8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002ec:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002f0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4002f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002fc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400300:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400304:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400308:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40030c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400310:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400314:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400318:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40031c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400320:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400324:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400328:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40032c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400330:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400338:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40033c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  400340:	bd08      	pop	{r3, pc}
  400342:	bf00      	nop
  400344:	400e0600 	.word	0x400e0600
  400348:	00400379 	.word	0x00400379
  40034c:	00401381 	.word	0x00401381
  400350:	e000e100 	.word	0xe000e100

00400354 <encoder_get_counter>:
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV(mask)) >> TC_CV_CV_Pos;
}

static inline hri_tc_cv_reg_t hri_tc_read_CV_CV_bf(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV_Msk) >> TC_CV_CV_Pos;
  400354:	4a06      	ldr	r2, [pc, #24]	; (400370 <encoder_get_counter+0x1c>)
  400356:	6913      	ldr	r3, [r2, #16]
  400358:	6d10      	ldr	r0, [r2, #80]	; 0x50
	//if starting offset is 0 (which is the case before it was recorded) then it returns the actual counter
	
	
	//get A (first line) and B (second line) counters
	//note that rising and falling edges could be the other way round. It doesn't matter for the current implementation
	int encoder_counter_no_offset =	  ( int) hri_tc_read_CV_CV_bf(TC0,0) + ( int) hri_tc_read_CV_CV_bf(TC0,1) \
  40035a:	4403      	add	r3, r0
  40035c:	f502 2290 	add.w	r2, r2, #294912	; 0x48000
  400360:	6910      	ldr	r0, [r2, #16]
									+ ( int) hri_tc_read_CV_CV_bf(TC3,0) + ( int) hri_tc_read_CV_CV_bf(TC3,1) \
  400362:	4403      	add	r3, r0
  400364:	6d10      	ldr	r0, [r2, #80]	; 0x50
  400366:	4403      	add	r3, r0
									- encoder_inital_offset;														//get the number of steps normalised to the starting offset
  400368:	4a02      	ldr	r2, [pc, #8]	; (400374 <encoder_get_counter+0x20>)
  40036a:	6810      	ldr	r0, [r2, #0]
								
	
	return encoder_counter_no_offset;
}
  40036c:	1a18      	subs	r0, r3, r0
  40036e:	4770      	bx	lr
  400370:	4000c000 	.word	0x4000c000
  400374:	20400500 	.word	0x20400500

00400378 <Encoder_Z_Interrupt>:
static void Encoder_Z_Interrupt (void){
  400378:	b508      	push	{r3, lr}
	int encoder_counter_no_offset = encoder_get_counter();
  40037a:	4b05      	ldr	r3, [pc, #20]	; (400390 <Encoder_Z_Interrupt+0x18>)
  40037c:	4798      	blx	r3
	if(encoder_num_Z_interrupts == 0){
  40037e:	4b05      	ldr	r3, [pc, #20]	; (400394 <Encoder_Z_Interrupt+0x1c>)
  400380:	681b      	ldr	r3, [r3, #0]
  400382:	b90b      	cbnz	r3, 400388 <Encoder_Z_Interrupt+0x10>
		encoder_inital_offset = encoder_counter_no_offset;
  400384:	4a04      	ldr	r2, [pc, #16]	; (400398 <Encoder_Z_Interrupt+0x20>)
  400386:	6010      	str	r0, [r2, #0]
	encoder_num_Z_interrupts ++;
  400388:	3301      	adds	r3, #1
  40038a:	4a02      	ldr	r2, [pc, #8]	; (400394 <Encoder_Z_Interrupt+0x1c>)
  40038c:	6013      	str	r3, [r2, #0]
  40038e:	bd08      	pop	{r3, pc}
  400390:	00400355 	.word	0x00400355
  400394:	204004fc 	.word	0x204004fc
  400398:	20400500 	.word	0x20400500

0040039c <encoder_get_angle>:
float encoder_get_angle(void){
  40039c:	b508      	push	{r3, lr}
	int encoder_counter_no_offset = encoder_get_counter();
  40039e:	4b0b      	ldr	r3, [pc, #44]	; (4003cc <encoder_get_angle+0x30>)
  4003a0:	4798      	blx	r3
	int current_counter = encoder_counter_no_offset & (ENCODER_STEPS - 1);
  4003a2:	f3c0 000b 	ubfx	r0, r0, #0, #12
	float angl  = (2 * PI * (float) current_counter / ENCODER_STEPS) + ENCODER_MOUNTING_OFFSET;
  4003a6:	ee07 0a90 	vmov	s15, r0
  4003aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4003ae:	ed9f 7a08 	vldr	s14, [pc, #32]	; 4003d0 <encoder_get_angle+0x34>
  4003b2:	ee67 7a87 	vmul.f32	s15, s15, s14
  4003b6:	ed9f 7a07 	vldr	s14, [pc, #28]	; 4003d4 <encoder_get_angle+0x38>
  4003ba:	ee67 7a87 	vmul.f32	s15, s15, s14
}
  4003be:	ed9f 7a06 	vldr	s14, [pc, #24]	; 4003d8 <encoder_get_angle+0x3c>
  4003c2:	ee77 7a87 	vadd.f32	s15, s15, s14
  4003c6:	ee17 0a90 	vmov	r0, s15
  4003ca:	bd08      	pop	{r3, pc}
  4003cc:	00400355 	.word	0x00400355
  4003d0:	40c90fdb 	.word	0x40c90fdb
  4003d4:	39800000 	.word	0x39800000
  4003d8:	00000000 	.word	0x00000000

004003dc <Position_1_Interrupt>:
	
	
	
}

static void Position_1_Interrupt (void){
  4003dc:	b538      	push	{r3, r4, r5, lr}
	has_triggered = true;
  4003de:	2201      	movs	r2, #1
  4003e0:	4b14      	ldr	r3, [pc, #80]	; (400434 <Position_1_Interrupt+0x58>)
  4003e2:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  4003e4:	4b14      	ldr	r3, [pc, #80]	; (400438 <Position_1_Interrupt+0x5c>)
  4003e6:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  4003e8:	4b14      	ldr	r3, [pc, #80]	; (40043c <Position_1_Interrupt+0x60>)
  4003ea:	681b      	ldr	r3, [r3, #0]
  4003ec:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4003ee:	2b00      	cmp	r3, #0
  4003f0:	dd13      	ble.n	40041a <Position_1_Interrupt+0x3e>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4003f2:	2201      	movs	r2, #1
  4003f4:	2a00      	cmp	r2, #0
  4003f6:	dc13      	bgt.n	400420 <Position_1_Interrupt+0x44>
	pos_sens_deltas [0] = (float) delta / 300;
  4003f8:	ee07 3a90 	vmov	s15, r3
  4003fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400400:	eddf 6a0f 	vldr	s13, [pc, #60]	; 400440 <Position_1_Interrupt+0x64>
  400404:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400408:	4b0e      	ldr	r3, [pc, #56]	; (400444 <Position_1_Interrupt+0x68>)
  40040a:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  40040e:	4b0b      	ldr	r3, [pc, #44]	; (40043c <Position_1_Interrupt+0x60>)
  400410:	6018      	str	r0, [r3, #0]
	Position_General_Interrupt();
	printf("POS 1\n");
  400412:	480d      	ldr	r0, [pc, #52]	; (400448 <Position_1_Interrupt+0x6c>)
  400414:	4b0d      	ldr	r3, [pc, #52]	; (40044c <Position_1_Interrupt+0x70>)
  400416:	4798      	blx	r3
  400418:	bd38      	pop	{r3, r4, r5, pc}
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  40041a:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  40041e:	e7e8      	b.n	4003f2 <Position_1_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400420:	1e54      	subs	r4, r2, #1
  400422:	4908      	ldr	r1, [pc, #32]	; (400444 <Position_1_Interrupt+0x68>)
  400424:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400428:	682d      	ldr	r5, [r5, #0]
  40042a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40042e:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400430:	4622      	mov	r2, r4
  400432:	e7df      	b.n	4003f4 <Position_1_Interrupt+0x18>
  400434:	204004f5 	.word	0x204004f5
  400438:	e000e010 	.word	0xe000e010
  40043c:	20400510 	.word	0x20400510
  400440:	43960000 	.word	0x43960000
  400444:	20400508 	.word	0x20400508
  400448:	00405ce8 	.word	0x00405ce8
  40044c:	00403cf5 	.word	0x00403cf5

00400450 <Position_2_Interrupt>:
}

static void Position_2_Interrupt (void){
  400450:	b430      	push	{r4, r5}
	has_triggered = true;
  400452:	2201      	movs	r2, #1
  400454:	4b13      	ldr	r3, [pc, #76]	; (4004a4 <Position_2_Interrupt+0x54>)
  400456:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400458:	4b13      	ldr	r3, [pc, #76]	; (4004a8 <Position_2_Interrupt+0x58>)
  40045a:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  40045c:	4b13      	ldr	r3, [pc, #76]	; (4004ac <Position_2_Interrupt+0x5c>)
  40045e:	681b      	ldr	r3, [r3, #0]
  400460:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400462:	2b00      	cmp	r3, #0
  400464:	dd11      	ble.n	40048a <Position_2_Interrupt+0x3a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400466:	2201      	movs	r2, #1
  400468:	2a00      	cmp	r2, #0
  40046a:	dc11      	bgt.n	400490 <Position_2_Interrupt+0x40>
	pos_sens_deltas [0] = (float) delta / 300;
  40046c:	ee07 3a90 	vmov	s15, r3
  400470:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400474:	eddf 6a0e 	vldr	s13, [pc, #56]	; 4004b0 <Position_2_Interrupt+0x60>
  400478:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  40047c:	4b0d      	ldr	r3, [pc, #52]	; (4004b4 <Position_2_Interrupt+0x64>)
  40047e:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  400482:	4b0a      	ldr	r3, [pc, #40]	; (4004ac <Position_2_Interrupt+0x5c>)
  400484:	6018      	str	r0, [r3, #0]
	Position_General_Interrupt();
	//printf("POS 2\n");
}
  400486:	bc30      	pop	{r4, r5}
  400488:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  40048a:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  40048e:	e7ea      	b.n	400466 <Position_2_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400490:	1e54      	subs	r4, r2, #1
  400492:	4908      	ldr	r1, [pc, #32]	; (4004b4 <Position_2_Interrupt+0x64>)
  400494:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400498:	682d      	ldr	r5, [r5, #0]
  40049a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40049e:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4004a0:	4622      	mov	r2, r4
  4004a2:	e7e1      	b.n	400468 <Position_2_Interrupt+0x18>
  4004a4:	204004f5 	.word	0x204004f5
  4004a8:	e000e010 	.word	0xe000e010
  4004ac:	20400510 	.word	0x20400510
  4004b0:	43960000 	.word	0x43960000
  4004b4:	20400508 	.word	0x20400508

004004b8 <Position_3_Interrupt>:

static void Position_3_Interrupt (void){
  4004b8:	b538      	push	{r3, r4, r5, lr}
	has_triggered = true;
  4004ba:	2201      	movs	r2, #1
  4004bc:	4b14      	ldr	r3, [pc, #80]	; (400510 <Position_3_Interrupt+0x58>)
  4004be:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  4004c0:	4b14      	ldr	r3, [pc, #80]	; (400514 <Position_3_Interrupt+0x5c>)
  4004c2:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  4004c4:	4b14      	ldr	r3, [pc, #80]	; (400518 <Position_3_Interrupt+0x60>)
  4004c6:	681b      	ldr	r3, [r3, #0]
  4004c8:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4004ca:	2b00      	cmp	r3, #0
  4004cc:	dd13      	ble.n	4004f6 <Position_3_Interrupt+0x3e>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4004ce:	2201      	movs	r2, #1
  4004d0:	2a00      	cmp	r2, #0
  4004d2:	dc13      	bgt.n	4004fc <Position_3_Interrupt+0x44>
	pos_sens_deltas [0] = (float) delta / 300;
  4004d4:	ee07 3a90 	vmov	s15, r3
  4004d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4004dc:	eddf 6a0f 	vldr	s13, [pc, #60]	; 40051c <Position_3_Interrupt+0x64>
  4004e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4004e4:	4b0e      	ldr	r3, [pc, #56]	; (400520 <Position_3_Interrupt+0x68>)
  4004e6:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  4004ea:	4b0b      	ldr	r3, [pc, #44]	; (400518 <Position_3_Interrupt+0x60>)
  4004ec:	6018      	str	r0, [r3, #0]
	Position_General_Interrupt();
	printf("POS 3\n");
  4004ee:	480d      	ldr	r0, [pc, #52]	; (400524 <Position_3_Interrupt+0x6c>)
  4004f0:	4b0d      	ldr	r3, [pc, #52]	; (400528 <Position_3_Interrupt+0x70>)
  4004f2:	4798      	blx	r3
  4004f4:	bd38      	pop	{r3, r4, r5, pc}
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4004f6:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  4004fa:	e7e8      	b.n	4004ce <Position_3_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  4004fc:	1e54      	subs	r4, r2, #1
  4004fe:	4908      	ldr	r1, [pc, #32]	; (400520 <Position_3_Interrupt+0x68>)
  400500:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400504:	682d      	ldr	r5, [r5, #0]
  400506:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40050a:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  40050c:	4622      	mov	r2, r4
  40050e:	e7df      	b.n	4004d0 <Position_3_Interrupt+0x18>
  400510:	204004f5 	.word	0x204004f5
  400514:	e000e010 	.word	0xe000e010
  400518:	20400510 	.word	0x20400510
  40051c:	43960000 	.word	0x43960000
  400520:	20400508 	.word	0x20400508
  400524:	00405cf0 	.word	0x00405cf0
  400528:	00403cf5 	.word	0x00403cf5

0040052c <pos_sens_init>:
}

void pos_sens_init (void){
  40052c:	b510      	push	{r4, lr}
	//set interrupt handlers
	ext_irq_register(PIO_PD19_IDX, Position_3_Interrupt);		//POS 3
  40052e:	4919      	ldr	r1, [pc, #100]	; (400594 <pos_sens_init+0x68>)
  400530:	2073      	movs	r0, #115	; 0x73
  400532:	4c19      	ldr	r4, [pc, #100]	; (400598 <pos_sens_init+0x6c>)
  400534:	47a0      	blx	r4
	ext_irq_register(PIO_PA2_IDX, Position_2_Interrupt);		//POS 2
  400536:	4919      	ldr	r1, [pc, #100]	; (40059c <pos_sens_init+0x70>)
  400538:	2002      	movs	r0, #2
  40053a:	47a0      	blx	r4
	ext_irq_register(PIO_PA5_IDX, Position_1_Interrupt);		//POS 1
  40053c:	4918      	ldr	r1, [pc, #96]	; (4005a0 <pos_sens_init+0x74>)
  40053e:	2005      	movs	r0, #5
  400540:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400542:	4b18      	ldr	r3, [pc, #96]	; (4005a4 <pos_sens_init+0x78>)
  400544:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400548:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40054a:	2220      	movs	r2, #32
  40054c:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400550:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400554:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400556:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ	(PIOD_IRQn);
	NVIC_SetPriority(PIOD_IRQn, IRQ_PRIORITY_POSITION_SENS);

	
	//SysTick starting from 0
	pos_sens_last_SysTick_count = 0;
  40055a:	2200      	movs	r2, #0
  40055c:	4b12      	ldr	r3, [pc, #72]	; (4005a8 <pos_sens_init+0x7c>)
  40055e:	601a      	str	r2, [r3, #0]
	SysTick->VAL = 0;
  400560:	4b12      	ldr	r3, [pc, #72]	; (4005ac <pos_sens_init+0x80>)
  400562:	609a      	str	r2, [r3, #8]
	//make the load value max, so that the overflows are as rare as possible
	SysTick->LOAD = (0xFFFFFF);
  400564:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
  400568:	6059      	str	r1, [r3, #4]

	this means that the moment we transition to state (POS1=1, POS2=0 POS3=0) we are at 0 electrical degrees
	*/

	// sector_lookup_table[POS3][POS2][POS1];
	sector_lookup_table[0][0][1] = 1;
  40056a:	4b11      	ldr	r3, [pc, #68]	; (4005b0 <pos_sens_init+0x84>)
  40056c:	2101      	movs	r1, #1
  40056e:	6059      	str	r1, [r3, #4]
	sector_lookup_table[0][1][1] = 2;
  400570:	2102      	movs	r1, #2
  400572:	60d9      	str	r1, [r3, #12]
	sector_lookup_table[0][1][0] = 3;
  400574:	2103      	movs	r1, #3
  400576:	6099      	str	r1, [r3, #8]
	sector_lookup_table[1][1][0] = 4;
  400578:	2104      	movs	r1, #4
  40057a:	6199      	str	r1, [r3, #24]
	sector_lookup_table[1][0][0] = 5;
  40057c:	2105      	movs	r1, #5
  40057e:	6119      	str	r1, [r3, #16]
	sector_lookup_table[1][0][1] = 6;
  400580:	2106      	movs	r1, #6
  400582:	6159      	str	r1, [r3, #20]
	//Error states
	sector_lookup_table[0][0][0] = -1;
  400584:	f04f 31ff 	mov.w	r1, #4294967295
  400588:	6019      	str	r1, [r3, #0]
	sector_lookup_table[1][1][1] = -1;
  40058a:	61d9      	str	r1, [r3, #28]
	
	has_triggered = false;
  40058c:	4b09      	ldr	r3, [pc, #36]	; (4005b4 <pos_sens_init+0x88>)
  40058e:	701a      	strb	r2, [r3, #0]
  400590:	bd10      	pop	{r4, pc}
  400592:	bf00      	nop
  400594:	004004b9 	.word	0x004004b9
  400598:	00401381 	.word	0x00401381
  40059c:	00400451 	.word	0x00400451
  4005a0:	004003dd 	.word	0x004003dd
  4005a4:	e000e100 	.word	0xe000e100
  4005a8:	20400510 	.word	0x20400510
  4005ac:	e000e010 	.word	0xe000e010
  4005b0:	204004cc 	.word	0x204004cc
  4005b4:	204004f5 	.word	0x204004f5

004005b8 <dma_adc_0_enable_for_one_transaction>:
	
	has_0_triggered = false;
	has_1_triggered = false;
}

void dma_adc_0_enable_for_one_transaction(void){
  4005b8:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  4005ba:	4906      	ldr	r1, [pc, #24]	; (4005d4 <dma_adc_0_enable_for_one_transaction+0x1c>)
  4005bc:	2000      	movs	r0, #0
  4005be:	4b06      	ldr	r3, [pc, #24]	; (4005d8 <dma_adc_0_enable_for_one_transaction+0x20>)
  4005c0:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL, ADC_0_SIZE_OF_GENERATED_DATA);
  4005c2:	2118      	movs	r1, #24
  4005c4:	2000      	movs	r0, #0
  4005c6:	4b05      	ldr	r3, [pc, #20]	; (4005dc <dma_adc_0_enable_for_one_transaction+0x24>)
  4005c8:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_0_CHANNEL, true);
  4005ca:	2101      	movs	r1, #1
  4005cc:	2000      	movs	r0, #0
  4005ce:	4b04      	ldr	r3, [pc, #16]	; (4005e0 <dma_adc_0_enable_for_one_transaction+0x28>)
  4005d0:	4798      	blx	r3
  4005d2:	bd08      	pop	{r3, pc}
  4005d4:	20400234 	.word	0x20400234
  4005d8:	00402825 	.word	0x00402825
  4005dc:	00402845 	.word	0x00402845
  4005e0:	0040285d 	.word	0x0040285d

004005e4 <dma_adc_0_callback>:
static void dma_adc_0_callback(struct _dma_resource *resource){
  4005e4:	b530      	push	{r4, r5, lr}
  4005e6:	b085      	sub	sp, #20
	has_0_triggered = true;
  4005e8:	2201      	movs	r2, #1
  4005ea:	4b27      	ldr	r3, [pc, #156]	; (400688 <dma_adc_0_callback+0xa4>)
  4005ec:	701a      	strb	r2, [r3, #0]
	printf("interrupt - ADC 0 - %i %i %i %i %i %i  \n", (int)dma_adc_0_buff[0],(int)dma_adc_0_buff[1],(int)dma_adc_0_buff[2],(int)dma_adc_0_buff[3], (int)dma_adc_0_buff[4],(int)dma_adc_0_buff[5]);
  4005ee:	4827      	ldr	r0, [pc, #156]	; (40068c <dma_adc_0_callback+0xa8>)
  4005f0:	6801      	ldr	r1, [r0, #0]
  4005f2:	6842      	ldr	r2, [r0, #4]
  4005f4:	6883      	ldr	r3, [r0, #8]
  4005f6:	68c4      	ldr	r4, [r0, #12]
  4005f8:	6905      	ldr	r5, [r0, #16]
  4005fa:	6940      	ldr	r0, [r0, #20]
  4005fc:	9002      	str	r0, [sp, #8]
  4005fe:	9501      	str	r5, [sp, #4]
  400600:	9400      	str	r4, [sp, #0]
  400602:	4823      	ldr	r0, [pc, #140]	; (400690 <dma_adc_0_callback+0xac>)
  400604:	4c23      	ldr	r4, [pc, #140]	; (400694 <dma_adc_0_callback+0xb0>)
  400606:	47a0      	blx	r4
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  400608:	2300      	movs	r3, #0
  40060a:	e008      	b.n	40061e <dma_adc_0_callback+0x3a>
				raw_currents[1] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  40060c:	b292      	uxth	r2, r2
  40060e:	4922      	ldr	r1, [pc, #136]	; (400698 <dma_adc_0_callback+0xb4>)
  400610:	604a      	str	r2, [r1, #4]
				ready_values |= (1<<1);
  400612:	491e      	ldr	r1, [pc, #120]	; (40068c <dma_adc_0_callback+0xa8>)
  400614:	7e0a      	ldrb	r2, [r1, #24]
  400616:	f042 0202 	orr.w	r2, r2, #2
  40061a:	760a      	strb	r2, [r1, #24]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  40061c:	3301      	adds	r3, #1
  40061e:	2b05      	cmp	r3, #5
  400620:	dc13      	bgt.n	40064a <dma_adc_0_callback+0x66>
		switch((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400622:	4a1a      	ldr	r2, [pc, #104]	; (40068c <dma_adc_0_callback+0xa8>)
  400624:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  400628:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  40062c:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
  400630:	d0ec      	beq.n	40060c <dma_adc_0_callback+0x28>
  400632:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400636:	d1f1      	bne.n	40061c <dma_adc_0_callback+0x38>
				raw_currents[0] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  400638:	b292      	uxth	r2, r2
  40063a:	4917      	ldr	r1, [pc, #92]	; (400698 <dma_adc_0_callback+0xb4>)
  40063c:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<0);
  40063e:	4913      	ldr	r1, [pc, #76]	; (40068c <dma_adc_0_callback+0xa8>)
  400640:	7e0a      	ldrb	r2, [r1, #24]
  400642:	f042 0201 	orr.w	r2, r2, #1
  400646:	760a      	strb	r2, [r1, #24]
				break;
  400648:	e7e8      	b.n	40061c <dma_adc_0_callback+0x38>
	if(is_dma_adc_0_continuous){
  40064a:	4b14      	ldr	r3, [pc, #80]	; (40069c <dma_adc_0_callback+0xb8>)
  40064c:	781b      	ldrb	r3, [r3, #0]
  40064e:	b92b      	cbnz	r3, 40065c <dma_adc_0_callback+0x78>
	if(ready_values == ALL_VALUES_READY){
  400650:	4b0e      	ldr	r3, [pc, #56]	; (40068c <dma_adc_0_callback+0xa8>)
  400652:	7e1b      	ldrb	r3, [r3, #24]
  400654:	2b0f      	cmp	r3, #15
  400656:	d004      	beq.n	400662 <dma_adc_0_callback+0x7e>
}
  400658:	b005      	add	sp, #20
  40065a:	bd30      	pop	{r4, r5, pc}
		dma_adc_0_enable_for_one_transaction();
  40065c:	4b10      	ldr	r3, [pc, #64]	; (4006a0 <dma_adc_0_callback+0xbc>)
  40065e:	4798      	blx	r3
  400660:	e7f6      	b.n	400650 <dma_adc_0_callback+0x6c>
		ready_values = 0;
  400662:	2200      	movs	r2, #0
  400664:	4b09      	ldr	r3, [pc, #36]	; (40068c <dma_adc_0_callback+0xa8>)
  400666:	761a      	strb	r2, [r3, #24]
		printf("Data collected, launching control loop from adc 0\n");
  400668:	480e      	ldr	r0, [pc, #56]	; (4006a4 <dma_adc_0_callback+0xc0>)
  40066a:	4c0a      	ldr	r4, [pc, #40]	; (400694 <dma_adc_0_callback+0xb0>)
  40066c:	47a0      	blx	r4
		printf("%i %i %i %i  \n", raw_voltage, raw_currents[0], raw_currents[1], raw_currents[2], raw_currents[3]);
  40066e:	480a      	ldr	r0, [pc, #40]	; (400698 <dma_adc_0_callback+0xb4>)
  400670:	6843      	ldr	r3, [r0, #4]
  400672:	6802      	ldr	r2, [r0, #0]
  400674:	490c      	ldr	r1, [pc, #48]	; (4006a8 <dma_adc_0_callback+0xc4>)
  400676:	6809      	ldr	r1, [r1, #0]
  400678:	68c5      	ldr	r5, [r0, #12]
  40067a:	9501      	str	r5, [sp, #4]
  40067c:	6880      	ldr	r0, [r0, #8]
  40067e:	9000      	str	r0, [sp, #0]
  400680:	480a      	ldr	r0, [pc, #40]	; (4006ac <dma_adc_0_callback+0xc8>)
  400682:	47a0      	blx	r4
}
  400684:	e7e8      	b.n	400658 <dma_adc_0_callback+0x74>
  400686:	bf00      	nop
  400688:	20400514 	.word	0x20400514
  40068c:	20400234 	.word	0x20400234
  400690:	00405cf8 	.word	0x00405cf8
  400694:	00403cf5 	.word	0x00403cf5
  400698:	20400538 	.word	0x20400538
  40069c:	20400534 	.word	0x20400534
  4006a0:	004005b9 	.word	0x004005b9
  4006a4:	00405d24 	.word	0x00405d24
  4006a8:	20400544 	.word	0x20400544
  4006ac:	00405d6c 	.word	0x00405d6c

004006b0 <dma_adc_1_enable_for_one_transaction>:
}

void dma_adc_1_enable_for_one_transaction(void){
  4006b0:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  4006b2:	4906      	ldr	r1, [pc, #24]	; (4006cc <dma_adc_1_enable_for_one_transaction+0x1c>)
  4006b4:	2001      	movs	r0, #1
  4006b6:	4b06      	ldr	r3, [pc, #24]	; (4006d0 <dma_adc_1_enable_for_one_transaction+0x20>)
  4006b8:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL, ADC_1_SIZE_OF_GENERATED_DATA);
  4006ba:	2110      	movs	r1, #16
  4006bc:	2001      	movs	r0, #1
  4006be:	4b05      	ldr	r3, [pc, #20]	; (4006d4 <dma_adc_1_enable_for_one_transaction+0x24>)
  4006c0:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_1_CHANNEL, true);
  4006c2:	2101      	movs	r1, #1
  4006c4:	4608      	mov	r0, r1
  4006c6:	4b04      	ldr	r3, [pc, #16]	; (4006d8 <dma_adc_1_enable_for_one_transaction+0x28>)
  4006c8:	4798      	blx	r3
  4006ca:	bd08      	pop	{r3, pc}
  4006cc:	20400250 	.word	0x20400250
  4006d0:	00402825 	.word	0x00402825
  4006d4:	00402845 	.word	0x00402845
  4006d8:	0040285d 	.word	0x0040285d

004006dc <dma_adc_1_callback>:
static void dma_adc_1_callback(struct _dma_resource *resource){
  4006dc:	b530      	push	{r4, r5, lr}
  4006de:	b083      	sub	sp, #12
	has_1_triggered = true;
  4006e0:	2201      	movs	r2, #1
  4006e2:	4b25      	ldr	r3, [pc, #148]	; (400778 <dma_adc_1_callback+0x9c>)
  4006e4:	701a      	strb	r2, [r3, #0]
	printf("interrupt - ADC 1 - %i %i %i %i  \n", (int)dma_adc_1_buff[0],(int)dma_adc_1_buff[1],(int)dma_adc_1_buff[2],(int)dma_adc_1_buff[3]);
  4006e6:	4825      	ldr	r0, [pc, #148]	; (40077c <dma_adc_1_callback+0xa0>)
  4006e8:	69c1      	ldr	r1, [r0, #28]
  4006ea:	6a02      	ldr	r2, [r0, #32]
  4006ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
  4006ee:	6a80      	ldr	r0, [r0, #40]	; 0x28
  4006f0:	9000      	str	r0, [sp, #0]
  4006f2:	4823      	ldr	r0, [pc, #140]	; (400780 <dma_adc_1_callback+0xa4>)
  4006f4:	4c23      	ldr	r4, [pc, #140]	; (400784 <dma_adc_1_callback+0xa8>)
  4006f6:	47a0      	blx	r4
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  4006f8:	2300      	movs	r3, #0
  4006fa:	e008      	b.n	40070e <dma_adc_1_callback+0x32>
				raw_currents[2] = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  4006fc:	b292      	uxth	r2, r2
  4006fe:	4922      	ldr	r1, [pc, #136]	; (400788 <dma_adc_1_callback+0xac>)
  400700:	608a      	str	r2, [r1, #8]
				ready_values |= (1<<2);
  400702:	491e      	ldr	r1, [pc, #120]	; (40077c <dma_adc_1_callback+0xa0>)
  400704:	7e0a      	ldrb	r2, [r1, #24]
  400706:	f042 0204 	orr.w	r2, r2, #4
  40070a:	760a      	strb	r2, [r1, #24]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  40070c:	3301      	adds	r3, #1
  40070e:	2b03      	cmp	r3, #3
  400710:	dc14      	bgt.n	40073c <dma_adc_1_callback+0x60>
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400712:	4a1a      	ldr	r2, [pc, #104]	; (40077c <dma_adc_1_callback+0xa0>)
  400714:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  400718:	69d2      	ldr	r2, [r2, #28]
  40071a:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  40071e:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  400722:	d0eb      	beq.n	4006fc <dma_adc_1_callback+0x20>
  400724:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
  400728:	d1f0      	bne.n	40070c <dma_adc_1_callback+0x30>
				raw_voltage = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  40072a:	b292      	uxth	r2, r2
  40072c:	4917      	ldr	r1, [pc, #92]	; (40078c <dma_adc_1_callback+0xb0>)
  40072e:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<3);
  400730:	4912      	ldr	r1, [pc, #72]	; (40077c <dma_adc_1_callback+0xa0>)
  400732:	7e0a      	ldrb	r2, [r1, #24]
  400734:	f042 0208 	orr.w	r2, r2, #8
  400738:	760a      	strb	r2, [r1, #24]
				break;
  40073a:	e7e7      	b.n	40070c <dma_adc_1_callback+0x30>
	if(is_dma_adc_1_continuous){
  40073c:	4b14      	ldr	r3, [pc, #80]	; (400790 <dma_adc_1_callback+0xb4>)
  40073e:	781b      	ldrb	r3, [r3, #0]
  400740:	b92b      	cbnz	r3, 40074e <dma_adc_1_callback+0x72>
	if(ready_values == ALL_VALUES_READY){
  400742:	4b0e      	ldr	r3, [pc, #56]	; (40077c <dma_adc_1_callback+0xa0>)
  400744:	7e1b      	ldrb	r3, [r3, #24]
  400746:	2b0f      	cmp	r3, #15
  400748:	d004      	beq.n	400754 <dma_adc_1_callback+0x78>
}
  40074a:	b003      	add	sp, #12
  40074c:	bd30      	pop	{r4, r5, pc}
		dma_adc_1_enable_for_one_transaction();
  40074e:	4b11      	ldr	r3, [pc, #68]	; (400794 <dma_adc_1_callback+0xb8>)
  400750:	4798      	blx	r3
  400752:	e7f6      	b.n	400742 <dma_adc_1_callback+0x66>
		ready_values = 0;
  400754:	2200      	movs	r2, #0
  400756:	4b09      	ldr	r3, [pc, #36]	; (40077c <dma_adc_1_callback+0xa0>)
  400758:	761a      	strb	r2, [r3, #24]
		printf("Data collected, launching control loop from adc 1 \n");
  40075a:	480f      	ldr	r0, [pc, #60]	; (400798 <dma_adc_1_callback+0xbc>)
  40075c:	4c09      	ldr	r4, [pc, #36]	; (400784 <dma_adc_1_callback+0xa8>)
  40075e:	47a0      	blx	r4
		printf("%i %i %i %i  \n", raw_voltage, raw_currents[0], raw_currents[1], raw_currents[2], raw_currents[3]);
  400760:	4809      	ldr	r0, [pc, #36]	; (400788 <dma_adc_1_callback+0xac>)
  400762:	6843      	ldr	r3, [r0, #4]
  400764:	6802      	ldr	r2, [r0, #0]
  400766:	4909      	ldr	r1, [pc, #36]	; (40078c <dma_adc_1_callback+0xb0>)
  400768:	6809      	ldr	r1, [r1, #0]
  40076a:	68c5      	ldr	r5, [r0, #12]
  40076c:	9501      	str	r5, [sp, #4]
  40076e:	6880      	ldr	r0, [r0, #8]
  400770:	9000      	str	r0, [sp, #0]
  400772:	480a      	ldr	r0, [pc, #40]	; (40079c <dma_adc_1_callback+0xc0>)
  400774:	47a0      	blx	r4
}
  400776:	e7e8      	b.n	40074a <dma_adc_1_callback+0x6e>
  400778:	204004f4 	.word	0x204004f4
  40077c:	20400234 	.word	0x20400234
  400780:	00405d58 	.word	0x00405d58
  400784:	00403cf5 	.word	0x00403cf5
  400788:	20400538 	.word	0x20400538
  40078c:	20400544 	.word	0x20400544
  400790:	20400520 	.word	0x20400520
  400794:	004006b1 	.word	0x004006b1
  400798:	00405d7c 	.word	0x00405d7c
  40079c:	00405d6c 	.word	0x00405d6c

004007a0 <dma_adc_0_disable_continuously>:
	is_dma_adc_1_continuous = true;
	dma_adc_1_enable_for_one_transaction();
}

void dma_adc_0_disable_continuously(void){
	is_dma_adc_0_continuous = false;
  4007a0:	2200      	movs	r2, #0
  4007a2:	4b01      	ldr	r3, [pc, #4]	; (4007a8 <dma_adc_0_disable_continuously+0x8>)
  4007a4:	701a      	strb	r2, [r3, #0]
  4007a6:	4770      	bx	lr
  4007a8:	20400534 	.word	0x20400534

004007ac <dma_adc_1_disable_continuously>:
}
void dma_adc_1_disable_continuously(void){
	is_dma_adc_1_continuous = false;
  4007ac:	2200      	movs	r2, #0
  4007ae:	4b01      	ldr	r3, [pc, #4]	; (4007b4 <dma_adc_1_disable_continuously+0x8>)
  4007b0:	701a      	strb	r2, [r3, #0]
  4007b2:	4770      	bx	lr
  4007b4:	20400520 	.word	0x20400520

004007b8 <dma_adc_init>:
void dma_adc_init(void){
  4007b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	_dma_set_source_address			(DMA_ADC_0_CHANNEL,(void *)0x4003C020);	//there is a more adequate way of defining this, but I coundt get it to work
  4007bc:	492a      	ldr	r1, [pc, #168]	; (400868 <dma_adc_init+0xb0>)
  4007be:	2000      	movs	r0, #0
  4007c0:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 40089c <dma_adc_init+0xe4>
  4007c4:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  4007c6:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 4008a0 <dma_adc_init+0xe8>
  4007ca:	4641      	mov	r1, r8
  4007cc:	2000      	movs	r0, #0
  4007ce:	4f27      	ldr	r7, [pc, #156]	; (40086c <dma_adc_init+0xb4>)
  4007d0:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL , ADC_0_SIZE_OF_GENERATED_DATA);
  4007d2:	2118      	movs	r1, #24
  4007d4:	2000      	movs	r0, #0
  4007d6:	4d26      	ldr	r5, [pc, #152]	; (400870 <dma_adc_init+0xb8>)
  4007d8:	47a8      	blx	r5
	_dma_get_channel_resource(res0, DMA_ADC_0_CHANNEL);
  4007da:	2100      	movs	r1, #0
  4007dc:	460c      	mov	r4, r1
  4007de:	4608      	mov	r0, r1
  4007e0:	4e24      	ldr	r6, [pc, #144]	; (400874 <dma_adc_init+0xbc>)
  4007e2:	47b0      	blx	r6
	(*res0)->dma_cb.transfer_done = dma_adc_0_callback;
  4007e4:	6823      	ldr	r3, [r4, #0]
  4007e6:	4a24      	ldr	r2, [pc, #144]	; (400878 <dma_adc_init+0xc0>)
  4007e8:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_0_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  4007ea:	2201      	movs	r2, #1
  4007ec:	4621      	mov	r1, r4
  4007ee:	4620      	mov	r0, r4
  4007f0:	4c22      	ldr	r4, [pc, #136]	; (40087c <dma_adc_init+0xc4>)
  4007f2:	47a0      	blx	r4
	_dma_set_source_address			(DMA_ADC_1_CHANNEL,(void *)0x40064020);	//there is a more adequate way of defining this, but I coundt get it to work
  4007f4:	4922      	ldr	r1, [pc, #136]	; (400880 <dma_adc_init+0xc8>)
  4007f6:	2001      	movs	r0, #1
  4007f8:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  4007fa:	f108 011c 	add.w	r1, r8, #28
  4007fe:	2001      	movs	r0, #1
  400800:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL , ADC_1_SIZE_OF_GENERATED_DATA);
  400802:	2110      	movs	r1, #16
  400804:	2001      	movs	r0, #1
  400806:	47a8      	blx	r5
	_dma_get_channel_resource(res1, DMA_ADC_1_CHANNEL);
  400808:	2101      	movs	r1, #1
  40080a:	2500      	movs	r5, #0
  40080c:	4628      	mov	r0, r5
  40080e:	47b0      	blx	r6
	(*res1)->dma_cb.transfer_done = dma_adc_1_callback;
  400810:	682b      	ldr	r3, [r5, #0]
  400812:	4a1c      	ldr	r2, [pc, #112]	; (400884 <dma_adc_init+0xcc>)
  400814:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_1_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  400816:	2201      	movs	r2, #1
  400818:	4629      	mov	r1, r5
  40081a:	4610      	mov	r0, r2
  40081c:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40081e:	4b1a      	ldr	r3, [pc, #104]	; (400888 <dma_adc_init+0xd0>)
  400820:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400824:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400826:	2280      	movs	r2, #128	; 0x80
  400828:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40082c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400830:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400834:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400838:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40083c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400840:	f44f 7280 	mov.w	r2, #256	; 0x100
  400844:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400848:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40084c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400850:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	dma_adc_0_disable_continuously();
  400854:	4b0d      	ldr	r3, [pc, #52]	; (40088c <dma_adc_init+0xd4>)
  400856:	4798      	blx	r3
	dma_adc_1_disable_continuously();
  400858:	4b0d      	ldr	r3, [pc, #52]	; (400890 <dma_adc_init+0xd8>)
  40085a:	4798      	blx	r3
	has_0_triggered = false;
  40085c:	4a0d      	ldr	r2, [pc, #52]	; (400894 <dma_adc_init+0xdc>)
  40085e:	7015      	strb	r5, [r2, #0]
	has_1_triggered = false;
  400860:	4a0d      	ldr	r2, [pc, #52]	; (400898 <dma_adc_init+0xe0>)
  400862:	7015      	strb	r5, [r2, #0]
  400864:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400868:	4003c020 	.word	0x4003c020
  40086c:	00402825 	.word	0x00402825
  400870:	00402845 	.word	0x00402845
  400874:	00402875 	.word	0x00402875
  400878:	004005e5 	.word	0x004005e5
  40087c:	00402889 	.word	0x00402889
  400880:	40064020 	.word	0x40064020
  400884:	004006dd 	.word	0x004006dd
  400888:	e000e100 	.word	0xe000e100
  40088c:	004007a1 	.word	0x004007a1
  400890:	004007ad 	.word	0x004007ad
  400894:	20400514 	.word	0x20400514
  400898:	204004f4 	.word	0x204004f4
  40089c:	00402835 	.word	0x00402835
  4008a0:	20400234 	.word	0x20400234

004008a4 <adc_enable_all>:
const uint16_t length);
*/


//enables/disables all AFECs
void adc_enable_all(void){
  4008a4:	b570      	push	{r4, r5, r6, lr}
	//note that it is possible to enable individual channels
	//functions from hal_adc_sync.h
	adc_async_enable_channel(ADC_CURRENT_A);
  4008a6:	4d11      	ldr	r5, [pc, #68]	; (4008ec <adc_enable_all+0x48>)
  4008a8:	2108      	movs	r1, #8
  4008aa:	4628      	mov	r0, r5
  4008ac:	4c10      	ldr	r4, [pc, #64]	; (4008f0 <adc_enable_all+0x4c>)
  4008ae:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_B);
  4008b0:	2102      	movs	r1, #2
  4008b2:	4628      	mov	r0, r5
  4008b4:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_C);
  4008b6:	4e0f      	ldr	r6, [pc, #60]	; (4008f4 <adc_enable_all+0x50>)
  4008b8:	2101      	movs	r1, #1
  4008ba:	4630      	mov	r0, r6
  4008bc:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_SUPPL_VOLTAGE);
  4008be:	2106      	movs	r1, #6
  4008c0:	4630      	mov	r0, r6
  4008c2:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_TEMP_1);
  4008c4:	2105      	movs	r1, #5
  4008c6:	4630      	mov	r0, r6
  4008c8:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_2);
  4008ca:	2106      	movs	r1, #6
  4008cc:	4628      	mov	r0, r5
  4008ce:	47a0      	blx	r4
	//adc_sync_enable_channel(ADC_TEMP_3);
	adc_async_enable_channel(ADC_TEMP_4);
  4008d0:	210a      	movs	r1, #10
  4008d2:	4628      	mov	r0, r5
  4008d4:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_5);
  4008d6:	2100      	movs	r1, #0
  4008d8:	4630      	mov	r0, r6
  4008da:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_6);
  4008dc:	2105      	movs	r1, #5
  4008de:	4628      	mov	r0, r5
  4008e0:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_MOTOR);
  4008e2:	2100      	movs	r1, #0
  4008e4:	4628      	mov	r0, r5
  4008e6:	47a0      	blx	r4
  4008e8:	bd70      	pop	{r4, r5, r6, pc}
  4008ea:	bf00      	nop
  4008ec:	20400630 	.word	0x20400630
  4008f0:	00401279 	.word	0x00401279
  4008f4:	20400708 	.word	0x20400708

004008f8 <pwm_0_callback>:
#include <hpl_pwm_config.h>

int counter = 0;

void pwm_0_callback(const struct pwm_descriptor *const descr){
	counter ++;
  4008f8:	4a05      	ldr	r2, [pc, #20]	; (400910 <pwm_0_callback+0x18>)
  4008fa:	6813      	ldr	r3, [r2, #0]
  4008fc:	3301      	adds	r3, #1
  4008fe:	6013      	str	r3, [r2, #0]
	if (counter > 3000){
  400900:	f640 32b8 	movw	r2, #3000	; 0xbb8
  400904:	4293      	cmp	r3, r2
  400906:	dd02      	ble.n	40090e <pwm_0_callback+0x16>
		counter = 0;
  400908:	2200      	movs	r2, #0
  40090a:	4b01      	ldr	r3, [pc, #4]	; (400910 <pwm_0_callback+0x18>)
  40090c:	601a      	str	r2, [r3, #0]
  40090e:	4770      	bx	lr
  400910:	20400260 	.word	0x20400260

00400914 <pwm_init_user>:
		//printf("PWM Interrupt \n");
	}
}


void pwm_init_user(void){
  400914:	b508      	push	{r3, lr}
}

static inline void hri_pwm_set_CMR_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmr_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400916:	4b2e      	ldr	r3, [pc, #184]	; (4009d0 <pwm_init_user+0xbc>)
  400918:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  40091c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400920:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}

static inline void hri_pwm_set_DT_DTH_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400924:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  400928:	f042 020a 	orr.w	r2, r2, #10
  40092c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}

static inline void hri_pwm_set_DT_DTL_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400930:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  400934:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  400938:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  40093c:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
  400940:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400944:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400948:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  40094c:	f042 020a 	orr.w	r2, r2, #10
  400950:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400954:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  400958:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  40095c:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400960:	4a1c      	ldr	r2, [pc, #112]	; (4009d4 <pwm_init_user+0xc0>)
  400962:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  400966:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  40096a:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  40096e:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  400972:	f041 010a 	orr.w	r1, r1, #10
  400976:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  40097a:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  40097e:	f441 2120 	orr.w	r1, r1, #655360	; 0xa0000
  400982:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
}

static inline void hri_pwm_set_CMPV_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmpv_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV |= mask;
  400986:	f8d3 1130 	ldr.w	r1, [r3, #304]	; 0x130
  40098a:	f041 0101 	orr.w	r1, r1, #1
  40098e:	f8c3 1130 	str.w	r1, [r3, #304]	; 0x130
  400992:	f8d2 1130 	ldr.w	r1, [r2, #304]	; 0x130
  400996:	f041 0101 	orr.w	r1, r1, #1
  40099a:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
	return ((Pwm *)hw)->PWM_ISR2;
}

static inline void hri_pwm_set_IMR1_CHID0_bit(const void *const hw)
{
	((Pwm *)hw)->PWM_IER1 = PWM_IMR1_CHID0;
  40099e:	2201      	movs	r2, #1
  4009a0:	611a      	str	r2, [r3, #16]
	
	
	//we want interrupt from one of the PWMs so that we can start the control loop
	//interrupt on PWM 0, channel 0 is enabled ; on PWM 1 is disabled
	hri_pwm_set_IMR1_CHID0_bit(PWM0);									//enable the interrupt from ADC 0, channel 0
	pwm_register_callback(&PWM_0, PWM_PERIOD_CB, pwm_0_callback);
  4009a2:	4a0d      	ldr	r2, [pc, #52]	; (4009d8 <pwm_init_user+0xc4>)
  4009a4:	2100      	movs	r1, #0
  4009a6:	480d      	ldr	r0, [pc, #52]	; (4009dc <pwm_init_user+0xc8>)
  4009a8:	4b0d      	ldr	r3, [pc, #52]	; (4009e0 <pwm_init_user+0xcc>)
  4009aa:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009ac:	4b0d      	ldr	r3, [pc, #52]	; (4009e4 <pwm_init_user+0xd0>)
  4009ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4009b2:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4009b4:	2260      	movs	r2, #96	; 0x60
  4009b6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4009be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4009c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4009c6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009ca:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  4009ce:	bd08      	pop	{r3, pc}
  4009d0:	40020000 	.word	0x40020000
  4009d4:	4005c000 	.word	0x4005c000
  4009d8:	004008f9 	.word	0x004008f9
  4009dc:	20400548 	.word	0x20400548
  4009e0:	00401545 	.word	0x00401545
  4009e4:	e000e100 	.word	0xe000e100

004009e8 <pwm_enable_all>:
}


//enable/disable pwm pins
//also sets periods and other variables which might not have been set at initialization
void pwm_enable_all(void){
  4009e8:	b570      	push	{r4, r5, r6, lr}
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM |= mask;
  4009ea:	4a12      	ldr	r2, [pc, #72]	; (400a34 <pwm_enable_all+0x4c>)
  4009ec:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4009f0:	f043 0301 	orr.w	r3, r3, #1
  4009f4:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
  4009f8:	f502 3270 	add.w	r2, r2, #245760	; 0x3c000
  4009fc:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  400a00:	f043 0301 	orr.w	r3, r3, #1
  400a04:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
	hri_pwm_set_CMPM_reg(PWM0, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	hri_pwm_set_CMPM_reg(PWM1, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	
	
	//enable PWM0 and PWM1
	pwm_enable(&PWM_0);
  400a08:	4c0b      	ldr	r4, [pc, #44]	; (400a38 <pwm_enable_all+0x50>)
  400a0a:	4620      	mov	r0, r4
  400a0c:	4e0b      	ldr	r6, [pc, #44]	; (400a3c <pwm_enable_all+0x54>)
  400a0e:	47b0      	blx	r6
	pwm_enable(&PWM_1);
  400a10:	4d0b      	ldr	r5, [pc, #44]	; (400a40 <pwm_enable_all+0x58>)
  400a12:	4628      	mov	r0, r5
  400a14:	47b0      	blx	r6
		
	//set period and initial duty cycle
	//initial duty cycle = 0.5 * period <=> no current output for an H-bridge type driver
	pwm_set_parameters(&PWM_0, PWM_PERIOD, PWM_PERIOD>>1);
  400a16:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  400a1a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  400a1e:	4620      	mov	r0, r4
  400a20:	4c08      	ldr	r4, [pc, #32]	; (400a44 <pwm_enable_all+0x5c>)
  400a22:	47a0      	blx	r4
	pwm_set_parameters(&PWM_1, PWM_PERIOD, PWM_PERIOD>>1);
  400a24:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  400a28:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  400a2c:	4628      	mov	r0, r5
  400a2e:	47a0      	blx	r4
  400a30:	bd70      	pop	{r4, r5, r6, pc}
  400a32:	bf00      	nop
  400a34:	40020000 	.word	0x40020000
  400a38:	20400548 	.word	0x20400548
  400a3c:	00401509 	.word	0x00401509
  400a40:	204006ec 	.word	0x204006ec
  400a44:	0040158d 	.word	0x0040158d

00400a48 <Encoder_Initial_Test>:
		gpio_set_pin_level(PIN_GPIO_6, false);
		delay_ms(500);
	}
}

void Encoder_Initial_Test(void){
  400a48:	b510      	push	{r4, lr}
	while(1){
		int enccntr = encoder_get_counter();
  400a4a:	4b0e      	ldr	r3, [pc, #56]	; (400a84 <Encoder_Initial_Test+0x3c>)
  400a4c:	4798      	blx	r3
  400a4e:	4604      	mov	r4, r0
		float encangle = encoder_get_angle();
  400a50:	4b0d      	ldr	r3, [pc, #52]	; (400a88 <Encoder_Initial_Test+0x40>)
  400a52:	4798      	blx	r3
		printf("Encoder counter = %i \t; angle = %f \n", enccntr, encangle);
  400a54:	4b0d      	ldr	r3, [pc, #52]	; (400a8c <Encoder_Initial_Test+0x44>)
  400a56:	4798      	blx	r3
  400a58:	4602      	mov	r2, r0
  400a5a:	460b      	mov	r3, r1
  400a5c:	4621      	mov	r1, r4
  400a5e:	480c      	ldr	r0, [pc, #48]	; (400a90 <Encoder_Initial_Test+0x48>)
  400a60:	4c0c      	ldr	r4, [pc, #48]	; (400a94 <Encoder_Initial_Test+0x4c>)
  400a62:	47a0      	blx	r4
  400a64:	4b0c      	ldr	r3, [pc, #48]	; (400a98 <Encoder_Initial_Test+0x50>)
  400a66:	6919      	ldr	r1, [r3, #16]
  400a68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
		
		printf("Encoder A = \t %u ; \t %u \n"  , (unsigned int) hri_tc_read_CV_CV_bf(TC0,0) , (unsigned int) hri_tc_read_CV_CV_bf(TC0,1));
  400a6a:	480c      	ldr	r0, [pc, #48]	; (400a9c <Encoder_Initial_Test+0x54>)
  400a6c:	47a0      	blx	r4
  400a6e:	4b0c      	ldr	r3, [pc, #48]	; (400aa0 <Encoder_Initial_Test+0x58>)
  400a70:	6919      	ldr	r1, [r3, #16]
  400a72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
		printf("Encoder B = \t %u ; \t %u \n\n", (unsigned int) hri_tc_read_CV_CV_bf(TC3,0) , (unsigned int) hri_tc_read_CV_CV_bf(TC3,1));
  400a74:	480b      	ldr	r0, [pc, #44]	; (400aa4 <Encoder_Initial_Test+0x5c>)
  400a76:	47a0      	blx	r4
		
		
		delay_ms(1000);
  400a78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  400a7c:	4b0a      	ldr	r3, [pc, #40]	; (400aa8 <Encoder_Initial_Test+0x60>)
  400a7e:	4798      	blx	r3
  400a80:	e7e3      	b.n	400a4a <Encoder_Initial_Test+0x2>
  400a82:	bf00      	nop
  400a84:	00400355 	.word	0x00400355
  400a88:	0040039d 	.word	0x0040039d
  400a8c:	00402d9d 	.word	0x00402d9d
  400a90:	00405f50 	.word	0x00405f50
  400a94:	00403cf5 	.word	0x00403cf5
  400a98:	4000c000 	.word	0x4000c000
  400a9c:	00405f18 	.word	0x00405f18
  400aa0:	40054000 	.word	0x40054000
  400aa4:	00405f34 	.word	0x00405f34
  400aa8:	004012e9 	.word	0x004012e9

00400aac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400aac:	e7fe      	b.n	400aac <Dummy_Handler>
	...

00400ab0 <Reset_Handler>:
{
  400ab0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  400ab2:	4b10      	ldr	r3, [pc, #64]	; (400af4 <Reset_Handler+0x44>)
  400ab4:	4a10      	ldr	r2, [pc, #64]	; (400af8 <Reset_Handler+0x48>)
  400ab6:	429a      	cmp	r2, r3
  400ab8:	d009      	beq.n	400ace <Reset_Handler+0x1e>
  400aba:	4b0e      	ldr	r3, [pc, #56]	; (400af4 <Reset_Handler+0x44>)
  400abc:	4a0e      	ldr	r2, [pc, #56]	; (400af8 <Reset_Handler+0x48>)
  400abe:	e003      	b.n	400ac8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  400ac0:	6811      	ldr	r1, [r2, #0]
  400ac2:	6019      	str	r1, [r3, #0]
  400ac4:	3304      	adds	r3, #4
  400ac6:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  400ac8:	490c      	ldr	r1, [pc, #48]	; (400afc <Reset_Handler+0x4c>)
  400aca:	428b      	cmp	r3, r1
  400acc:	d3f8      	bcc.n	400ac0 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  400ace:	4b0c      	ldr	r3, [pc, #48]	; (400b00 <Reset_Handler+0x50>)
  400ad0:	e002      	b.n	400ad8 <Reset_Handler+0x28>
                *pDest++ = 0;
  400ad2:	2200      	movs	r2, #0
  400ad4:	601a      	str	r2, [r3, #0]
  400ad6:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400ad8:	4a0a      	ldr	r2, [pc, #40]	; (400b04 <Reset_Handler+0x54>)
  400ada:	4293      	cmp	r3, r2
  400adc:	d3f9      	bcc.n	400ad2 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400ade:	4a0a      	ldr	r2, [pc, #40]	; (400b08 <Reset_Handler+0x58>)
  400ae0:	4b0a      	ldr	r3, [pc, #40]	; (400b0c <Reset_Handler+0x5c>)
  400ae2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400ae6:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400ae8:	4b09      	ldr	r3, [pc, #36]	; (400b10 <Reset_Handler+0x60>)
  400aea:	4798      	blx	r3
        main();
  400aec:	4b09      	ldr	r3, [pc, #36]	; (400b14 <Reset_Handler+0x64>)
  400aee:	4798      	blx	r3
  400af0:	e7fe      	b.n	400af0 <Reset_Handler+0x40>
  400af2:	bf00      	nop
  400af4:	20400000 	.word	0x20400000
  400af8:	00406630 	.word	0x00406630
  400afc:	20400218 	.word	0x20400218
  400b00:	20400218 	.word	0x20400218
  400b04:	20400738 	.word	0x20400738
  400b08:	e000ed00 	.word	0xe000ed00
  400b0c:	00400000 	.word	0x00400000
  400b10:	004033c9 	.word	0x004033c9
  400b14:	0040294d 	.word	0x0040294d

00400b18 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
static void ADC_1_init(void)
{
  400b18:	b5f0      	push	{r4, r5, r6, r7, lr}
  400b1a:	b085      	sub	sp, #20
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400b1c:	4b20      	ldr	r3, [pc, #128]	; (400ba0 <ADC_1_init+0x88>)
  400b1e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  400b22:	f413 7f80 	tst.w	r3, #256	; 0x100
  400b26:	d104      	bne.n	400b32 <ADC_1_init+0x1a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400b28:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b2c:	4b1c      	ldr	r3, [pc, #112]	; (400ba0 <ADC_1_init+0x88>)
  400b2e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_AFEC1);
#ifdef ADC_1_CH_MAX
	adc_async_init(&ADC_1, AFEC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
  400b32:	4d1c      	ldr	r5, [pc, #112]	; (400ba4 <ADC_1_init+0x8c>)
  400b34:	4c1c      	ldr	r4, [pc, #112]	; (400ba8 <ADC_1_init+0x90>)
  400b36:	2600      	movs	r6, #0
  400b38:	9602      	str	r6, [sp, #8]
  400b3a:	4b1c      	ldr	r3, [pc, #112]	; (400bac <ADC_1_init+0x94>)
  400b3c:	9301      	str	r3, [sp, #4]
  400b3e:	2304      	movs	r3, #4
  400b40:	9300      	str	r3, [sp, #0]
  400b42:	2306      	movs	r3, #6
  400b44:	462a      	mov	r2, r5
  400b46:	491a      	ldr	r1, [pc, #104]	; (400bb0 <ADC_1_init+0x98>)
  400b48:	4620      	mov	r0, r4
  400b4a:	4f1a      	ldr	r7, [pc, #104]	; (400bb4 <ADC_1_init+0x9c>)
  400b4c:	47b8      	blx	r7
#endif
	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_0, ADC_1_ch0_buf, ADC_1_CH0_BUF_SIZE);
  400b4e:	2310      	movs	r3, #16
  400b50:	f105 0208 	add.w	r2, r5, #8
  400b54:	4631      	mov	r1, r6
  400b56:	4620      	mov	r0, r4
  400b58:	4e17      	ldr	r6, [pc, #92]	; (400bb8 <ADC_1_init+0xa0>)
  400b5a:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_1, ADC_1_ch1_buf, ADC_1_CH1_BUF_SIZE);
  400b5c:	2310      	movs	r3, #16
  400b5e:	f105 0218 	add.w	r2, r5, #24
  400b62:	2101      	movs	r1, #1
  400b64:	4620      	mov	r0, r4
  400b66:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_5, ADC_1_ch5_buf, ADC_1_CH5_BUF_SIZE);
  400b68:	2310      	movs	r3, #16
  400b6a:	f105 0228 	add.w	r2, r5, #40	; 0x28
  400b6e:	2105      	movs	r1, #5
  400b70:	4620      	mov	r0, r4
  400b72:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_6, ADC_1_ch6_buf, ADC_1_CH6_BUF_SIZE);
  400b74:	2310      	movs	r3, #16
  400b76:	f105 0238 	add.w	r2, r5, #56	; 0x38
  400b7a:	2106      	movs	r1, #6
  400b7c:	4620      	mov	r0, r4
  400b7e:	47b0      	blx	r6
	((Pio *)hw)->PIO_PDR = PIO_PSR_P31;
}

static inline void hri_pio_set_PSR_reg(const void *const hw, hri_pio_psr_reg_t mask)
{
	((Pio *)hw)->PIO_PER = mask;
  400b80:	2202      	movs	r2, #2
  400b82:	4b0e      	ldr	r3, [pc, #56]	; (400bbc <ADC_1_init+0xa4>)
  400b84:	601a      	str	r2, [r3, #0]
  400b86:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400b8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400b8e:	601a      	str	r2, [r3, #0]
  400b90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400b94:	601a      	str	r2, [r3, #0]
  400b96:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400b9a:	601a      	str	r2, [r3, #0]
	gpio_set_pin_function(PIN_ADC_CURR_C, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_TEMP_1, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_SUPPL_VOLTAGE, GPIO_PIN_FUNCTION_OFF);
}
  400b9c:	b005      	add	sp, #20
  400b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400ba0:	400e0600 	.word	0x400e0600
  400ba4:	20400264 	.word	0x20400264
  400ba8:	20400708 	.word	0x20400708
  400bac:	204005a8 	.word	0x204005a8
  400bb0:	40064000 	.word	0x40064000
  400bb4:	00401119 	.word	0x00401119
  400bb8:	004011c1 	.word	0x004011c1
  400bbc:	400e1000 	.word	0x400e1000

00400bc0 <ADC_0_init>:
{
  400bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400bc4:	b084      	sub	sp, #16
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400bc6:	4b2a      	ldr	r3, [pc, #168]	; (400c70 <ADC_0_init+0xb0>)
  400bc8:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400bca:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  400bce:	d103      	bne.n	400bd8 <ADC_0_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400bd0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400bd4:	4b26      	ldr	r3, [pc, #152]	; (400c70 <ADC_0_init+0xb0>)
  400bd6:	611a      	str	r2, [r3, #16]
	adc_async_init(&ADC_0, AFEC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
  400bd8:	4d26      	ldr	r5, [pc, #152]	; (400c74 <ADC_0_init+0xb4>)
  400bda:	4c27      	ldr	r4, [pc, #156]	; (400c78 <ADC_0_init+0xb8>)
  400bdc:	2600      	movs	r6, #0
  400bde:	9602      	str	r6, [sp, #8]
  400be0:	4b26      	ldr	r3, [pc, #152]	; (400c7c <ADC_0_init+0xbc>)
  400be2:	9301      	str	r3, [sp, #4]
  400be4:	2706      	movs	r7, #6
  400be6:	9700      	str	r7, [sp, #0]
  400be8:	230a      	movs	r3, #10
  400bea:	f105 0248 	add.w	r2, r5, #72	; 0x48
  400bee:	4924      	ldr	r1, [pc, #144]	; (400c80 <ADC_0_init+0xc0>)
  400bf0:	4620      	mov	r0, r4
  400bf2:	f8df 809c 	ldr.w	r8, [pc, #156]	; 400c90 <ADC_0_init+0xd0>
  400bf6:	47c0      	blx	r8
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_0, ADC_0_ch0_buf, ADC_0_CH0_BUF_SIZE);
  400bf8:	2310      	movs	r3, #16
  400bfa:	f105 0254 	add.w	r2, r5, #84	; 0x54
  400bfe:	4631      	mov	r1, r6
  400c00:	4620      	mov	r0, r4
  400c02:	4e20      	ldr	r6, [pc, #128]	; (400c84 <ADC_0_init+0xc4>)
  400c04:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_2, ADC_0_ch2_buf, ADC_0_CH2_BUF_SIZE);
  400c06:	2310      	movs	r3, #16
  400c08:	f105 0264 	add.w	r2, r5, #100	; 0x64
  400c0c:	2102      	movs	r1, #2
  400c0e:	4620      	mov	r0, r4
  400c10:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_5, ADC_0_ch5_buf, ADC_0_CH5_BUF_SIZE);
  400c12:	2310      	movs	r3, #16
  400c14:	f105 0274 	add.w	r2, r5, #116	; 0x74
  400c18:	2105      	movs	r1, #5
  400c1a:	4620      	mov	r0, r4
  400c1c:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_6, ADC_0_ch6_buf, ADC_0_CH6_BUF_SIZE);
  400c1e:	2310      	movs	r3, #16
  400c20:	f105 0284 	add.w	r2, r5, #132	; 0x84
  400c24:	4639      	mov	r1, r7
  400c26:	4620      	mov	r0, r4
  400c28:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_8, ADC_0_ch8_buf, ADC_0_CH8_BUF_SIZE);
  400c2a:	2310      	movs	r3, #16
  400c2c:	f105 0294 	add.w	r2, r5, #148	; 0x94
  400c30:	2108      	movs	r1, #8
  400c32:	4620      	mov	r0, r4
  400c34:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_10, ADC_0_ch10_buf, ADC_0_CH10_BUF_SIZE);
  400c36:	2310      	movs	r3, #16
  400c38:	f105 02a4 	add.w	r2, r5, #164	; 0xa4
  400c3c:	210a      	movs	r1, #10
  400c3e:	4620      	mov	r0, r4
  400c40:	47b0      	blx	r6
  400c42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400c46:	4b10      	ldr	r3, [pc, #64]	; (400c88 <ADC_0_init+0xc8>)
  400c48:	601a      	str	r2, [r3, #0]
  400c4a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400c4e:	2208      	movs	r2, #8
  400c50:	601a      	str	r2, [r3, #0]
  400c52:	2204      	movs	r2, #4
  400c54:	601a      	str	r2, [r3, #0]
  400c56:	4a0d      	ldr	r2, [pc, #52]	; (400c8c <ADC_0_init+0xcc>)
  400c58:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400c5c:	6011      	str	r1, [r2, #0]
  400c5e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400c62:	6011      	str	r1, [r2, #0]
  400c64:	2201      	movs	r2, #1
  400c66:	601a      	str	r2, [r3, #0]
}
  400c68:	b004      	add	sp, #16
  400c6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c6e:	bf00      	nop
  400c70:	400e0600 	.word	0x400e0600
  400c74:	20400264 	.word	0x20400264
  400c78:	20400630 	.word	0x20400630
  400c7c:	2040065c 	.word	0x2040065c
  400c80:	4003c000 	.word	0x4003c000
  400c84:	004011c1 	.word	0x004011c1
  400c88:	400e1400 	.word	0x400e1400
  400c8c:	400e0e00 	.word	0x400e0e00
  400c90:	00401119 	.word	0x00401119

00400c94 <EXTERNAL_IRQ_D_init>:
	((Pio *)hw)->PIO_ODR = ~data;
}

static inline void hri_pio_clear_OSR_reg(const void *const hw, hri_pio_osr_reg_t mask)
{
	((Pio *)hw)->PIO_ODR = mask;
  400c94:	4b04      	ldr	r3, [pc, #16]	; (400ca8 <EXTERNAL_IRQ_D_init+0x14>)
  400c96:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400c9a:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = ~data;
}

static inline void hri_pio_clear_PUSR_reg(const void *const hw, hri_pio_pusr_reg_t mask)
{
	((Pio *)hw)->PIO_PUDR = mask;
  400c9c:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = ~data;
}

static inline void hri_pio_clear_PPDSR_reg(const void *const hw, hri_pio_ppdsr_reg_t mask)
{
	((Pio *)hw)->PIO_PPDDR = mask;
  400c9e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400ca2:	601a      	str	r2, [r3, #0]
  400ca4:	4770      	bx	lr
  400ca6:	bf00      	nop
  400ca8:	400e1400 	.word	0x400e1400

00400cac <EXTERNAL_IRQ_A_init>:
	((Pio *)hw)->PIO_ODR = mask;
  400cac:	4b06      	ldr	r3, [pc, #24]	; (400cc8 <EXTERNAL_IRQ_A_init+0x1c>)
  400cae:	2204      	movs	r2, #4
  400cb0:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400cb2:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400cb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400cb8:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400cba:	2220      	movs	r2, #32
  400cbc:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400cbe:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400cc0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400cc4:	601a      	str	r2, [r3, #0]
  400cc6:	4770      	bx	lr
  400cc8:	400e0e00 	.word	0x400e0e00

00400ccc <EXTERNAL_IRQ_B_init>:
	((Pio *)hw)->PIO_ODR = mask;
  400ccc:	4b04      	ldr	r3, [pc, #16]	; (400ce0 <EXTERNAL_IRQ_B_init+0x14>)
  400cce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400cd2:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400cd4:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400cd6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400cda:	601a      	str	r2, [r3, #0]
  400cdc:	4770      	bx	lr
  400cde:	bf00      	nop
  400ce0:	400e1000 	.word	0x400e1000

00400ce4 <PWM_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400ce4:	4b16      	ldr	r3, [pc, #88]	; (400d40 <PWM_0_PORT_init+0x5c>)
  400ce6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ce8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  400cec:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400cee:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400cf0:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
  400cf4:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400cf6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400cfa:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400cfc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400cfe:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  400d02:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400d04:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d06:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  400d0a:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400d0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400d10:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400d12:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400d14:	f022 0202 	bic.w	r2, r2, #2
  400d18:	671a      	str	r2, [r3, #112]	; 0x70
  400d1a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d1c:	f022 0202 	bic.w	r2, r2, #2
  400d20:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400d22:	2202      	movs	r2, #2
  400d24:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400d26:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400d28:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400d2c:	671a      	str	r2, [r3, #112]	; 0x70
  400d2e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d30:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400d34:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400d36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400d3a:	605a      	str	r2, [r3, #4]
  400d3c:	4770      	bx	lr
  400d3e:	bf00      	nop
  400d40:	400e0e00 	.word	0x400e0e00

00400d44 <PWM_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400d44:	4b04      	ldr	r3, [pc, #16]	; (400d58 <PWM_0_CLOCK_init+0x14>)
  400d46:	699b      	ldr	r3, [r3, #24]
  400d48:	2b00      	cmp	r3, #0
  400d4a:	db03      	blt.n	400d54 <PWM_0_CLOCK_init+0x10>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400d4c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400d50:	4b01      	ldr	r3, [pc, #4]	; (400d58 <PWM_0_CLOCK_init+0x14>)
  400d52:	611a      	str	r2, [r3, #16]
  400d54:	4770      	bx	lr
  400d56:	bf00      	nop
  400d58:	400e0600 	.word	0x400e0600

00400d5c <PWM_0_init>:
{
	_pmc_enable_periph_clock(ID_PWM0);
}

void PWM_0_init(void)
{
  400d5c:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
  400d5e:	4b06      	ldr	r3, [pc, #24]	; (400d78 <PWM_0_init+0x1c>)
  400d60:	4798      	blx	r3
	PWM_0_PORT_init();
  400d62:	4b06      	ldr	r3, [pc, #24]	; (400d7c <PWM_0_init+0x20>)
  400d64:	4798      	blx	r3
	pwm_init(&PWM_0, PWM0, _pwm_get_pwm());
  400d66:	4b06      	ldr	r3, [pc, #24]	; (400d80 <PWM_0_init+0x24>)
  400d68:	4798      	blx	r3
  400d6a:	4602      	mov	r2, r0
  400d6c:	4905      	ldr	r1, [pc, #20]	; (400d84 <PWM_0_init+0x28>)
  400d6e:	4806      	ldr	r0, [pc, #24]	; (400d88 <PWM_0_init+0x2c>)
  400d70:	4b06      	ldr	r3, [pc, #24]	; (400d8c <PWM_0_init+0x30>)
  400d72:	4798      	blx	r3
  400d74:	bd08      	pop	{r3, pc}
  400d76:	bf00      	nop
  400d78:	00400d45 	.word	0x00400d45
  400d7c:	00400ce5 	.word	0x00400ce5
  400d80:	00402395 	.word	0x00402395
  400d84:	40020000 	.word	0x40020000
  400d88:	20400548 	.word	0x20400548
  400d8c:	004014c5 	.word	0x004014c5

00400d90 <PWM_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400d90:	4b0c      	ldr	r3, [pc, #48]	; (400dc4 <PWM_1_PORT_init+0x34>)
  400d92:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400d94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  400d98:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400d9a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400da0:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400da2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400da6:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400da8:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  400dac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400dae:	f042 0201 	orr.w	r2, r2, #1
  400db2:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400db4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400db6:	f022 0201 	bic.w	r2, r2, #1
  400dba:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400dbc:	2201      	movs	r2, #1
  400dbe:	605a      	str	r2, [r3, #4]
  400dc0:	4770      	bx	lr
  400dc2:	bf00      	nop
  400dc4:	400e0e00 	.word	0x400e0e00

00400dc8 <PWM_1_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400dc8:	4b05      	ldr	r3, [pc, #20]	; (400de0 <PWM_1_CLOCK_init+0x18>)
  400dca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400dce:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  400dd2:	d104      	bne.n	400dde <PWM_1_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400dd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400dd8:	4b01      	ldr	r3, [pc, #4]	; (400de0 <PWM_1_CLOCK_init+0x18>)
  400dda:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400dde:	4770      	bx	lr
  400de0:	400e0600 	.word	0x400e0600

00400de4 <PWM_1_init>:
{
	_pmc_enable_periph_clock(ID_PWM1);
}

void PWM_1_init(void)
{
  400de4:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
  400de6:	4b06      	ldr	r3, [pc, #24]	; (400e00 <PWM_1_init+0x1c>)
  400de8:	4798      	blx	r3
	PWM_1_PORT_init();
  400dea:	4b06      	ldr	r3, [pc, #24]	; (400e04 <PWM_1_init+0x20>)
  400dec:	4798      	blx	r3
	pwm_init(&PWM_1, PWM1, _pwm_get_pwm());
  400dee:	4b06      	ldr	r3, [pc, #24]	; (400e08 <PWM_1_init+0x24>)
  400df0:	4798      	blx	r3
  400df2:	4602      	mov	r2, r0
  400df4:	4905      	ldr	r1, [pc, #20]	; (400e0c <PWM_1_init+0x28>)
  400df6:	4806      	ldr	r0, [pc, #24]	; (400e10 <PWM_1_init+0x2c>)
  400df8:	4b06      	ldr	r3, [pc, #24]	; (400e14 <PWM_1_init+0x30>)
  400dfa:	4798      	blx	r3
  400dfc:	bd08      	pop	{r3, pc}
  400dfe:	bf00      	nop
  400e00:	00400dc9 	.word	0x00400dc9
  400e04:	00400d91 	.word	0x00400d91
  400e08:	00402395 	.word	0x00402395
  400e0c:	4005c000 	.word	0x4005c000
  400e10:	204006ec 	.word	0x204006ec
  400e14:	004014c5 	.word	0x004014c5

00400e18 <ENCODER_A_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400e18:	4b06      	ldr	r3, [pc, #24]	; (400e34 <ENCODER_A_PORT_init+0x1c>)
  400e1a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e1c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400e20:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400e22:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e24:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  400e28:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400e2a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e2e:	605a      	str	r2, [r3, #4]
  400e30:	4770      	bx	lr
  400e32:	bf00      	nop
  400e34:	400e0e00 	.word	0x400e0e00

00400e38 <ENCODER_A_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_A_init(void)
{
  400e38:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400e3a:	4b09      	ldr	r3, [pc, #36]	; (400e60 <ENCODER_A_init+0x28>)
  400e3c:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400e3e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400e42:	d103      	bne.n	400e4c <ENCODER_A_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400e44:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400e48:	4b05      	ldr	r3, [pc, #20]	; (400e60 <ENCODER_A_init+0x28>)
  400e4a:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	ENCODER_A_PORT_init();
  400e4c:	4b05      	ldr	r3, [pc, #20]	; (400e64 <ENCODER_A_init+0x2c>)
  400e4e:	4798      	blx	r3
	timer_init(&ENCODER_A, TC0, _tc_get_timer());
  400e50:	4b05      	ldr	r3, [pc, #20]	; (400e68 <ENCODER_A_init+0x30>)
  400e52:	4798      	blx	r3
  400e54:	4602      	mov	r2, r0
  400e56:	4905      	ldr	r1, [pc, #20]	; (400e6c <ENCODER_A_init+0x34>)
  400e58:	4805      	ldr	r0, [pc, #20]	; (400e70 <ENCODER_A_init+0x38>)
  400e5a:	4b06      	ldr	r3, [pc, #24]	; (400e74 <ENCODER_A_init+0x3c>)
  400e5c:	4798      	blx	r3
  400e5e:	bd08      	pop	{r3, pc}
  400e60:	400e0600 	.word	0x400e0600
  400e64:	00400e19 	.word	0x00400e19
  400e68:	0040256b 	.word	0x0040256b
  400e6c:	4000c000 	.word	0x4000c000
  400e70:	20400614 	.word	0x20400614
  400e74:	00401675 	.word	0x00401675

00400e78 <ENCODER_B_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400e78:	4b06      	ldr	r3, [pc, #24]	; (400e94 <ENCODER_B_PORT_init+0x1c>)
  400e7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e7c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  400e80:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400e82:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e84:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  400e88:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400e8a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400e8e:	605a      	str	r2, [r3, #4]
  400e90:	4770      	bx	lr
  400e92:	bf00      	nop
  400e94:	400e1400 	.word	0x400e1400

00400e98 <ENCODER_B_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_B_init(void)
{
  400e98:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400e9a:	4b0a      	ldr	r3, [pc, #40]	; (400ec4 <ENCODER_B_init+0x2c>)
  400e9c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400ea0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  400ea4:	d104      	bne.n	400eb0 <ENCODER_B_init+0x18>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400ea6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400eaa:	4b06      	ldr	r3, [pc, #24]	; (400ec4 <ENCODER_B_init+0x2c>)
  400eac:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	ENCODER_B_PORT_init();
  400eb0:	4b05      	ldr	r3, [pc, #20]	; (400ec8 <ENCODER_B_init+0x30>)
  400eb2:	4798      	blx	r3
	timer_init(&ENCODER_B, TC3, _tc_get_timer());
  400eb4:	4b05      	ldr	r3, [pc, #20]	; (400ecc <ENCODER_B_init+0x34>)
  400eb6:	4798      	blx	r3
  400eb8:	4602      	mov	r2, r0
  400eba:	4905      	ldr	r1, [pc, #20]	; (400ed0 <ENCODER_B_init+0x38>)
  400ebc:	4805      	ldr	r0, [pc, #20]	; (400ed4 <ENCODER_B_init+0x3c>)
  400ebe:	4b06      	ldr	r3, [pc, #24]	; (400ed8 <ENCODER_B_init+0x40>)
  400ec0:	4798      	blx	r3
  400ec2:	bd08      	pop	{r3, pc}
  400ec4:	400e0600 	.word	0x400e0600
  400ec8:	00400e79 	.word	0x00400e79
  400ecc:	0040256b 	.word	0x0040256b
  400ed0:	40054000 	.word	0x40054000
  400ed4:	20400564 	.word	0x20400564
  400ed8:	00401675 	.word	0x00401675

00400edc <delay_driver_init>:
}

void delay_driver_init(void)
{
  400edc:	b508      	push	{r3, lr}
	delay_init(SysTick);
  400ede:	4802      	ldr	r0, [pc, #8]	; (400ee8 <delay_driver_init+0xc>)
  400ee0:	4b02      	ldr	r3, [pc, #8]	; (400eec <delay_driver_init+0x10>)
  400ee2:	4798      	blx	r3
  400ee4:	bd08      	pop	{r3, pc}
  400ee6:	bf00      	nop
  400ee8:	e000e010 	.word	0xe000e010
  400eec:	004012d5 	.word	0x004012d5

00400ef0 <EDBG_COM_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400ef0:	4b0f      	ldr	r3, [pc, #60]	; (400f30 <EDBG_COM_PORT_init+0x40>)
  400ef2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ef4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400ef8:	671a      	str	r2, [r3, #112]	; 0x70
  400efa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400efc:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400f00:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400f02:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400f06:	605a      	str	r2, [r3, #4]
}

static inline void hri_matrix_set_CCFG_SYSIO_reg(const void *const hw, hri_matrix_ccfg_sysio_reg_t mask)
{
	MATRIX_CRITICAL_SECTION_ENTER();
	((Matrix *)hw)->CCFG_SYSIO |= mask;
  400f08:	4a0a      	ldr	r2, [pc, #40]	; (400f34 <EDBG_COM_PORT_init+0x44>)
  400f0a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400f0e:	f043 0310 	orr.w	r3, r3, #16
  400f12:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400f16:	4b08      	ldr	r3, [pc, #32]	; (400f38 <EDBG_COM_PORT_init+0x48>)
  400f18:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400f1a:	f042 0210 	orr.w	r2, r2, #16
  400f1e:	671a      	str	r2, [r3, #112]	; 0x70
  400f20:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400f22:	f042 0210 	orr.w	r2, r2, #16
  400f26:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400f28:	2210      	movs	r2, #16
  400f2a:	605a      	str	r2, [r3, #4]
  400f2c:	4770      	bx	lr
  400f2e:	bf00      	nop
  400f30:	400e0e00 	.word	0x400e0e00
  400f34:	40088000 	.word	0x40088000
  400f38:	400e1000 	.word	0x400e1000

00400f3c <EDBG_COM_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400f3c:	4b04      	ldr	r3, [pc, #16]	; (400f50 <EDBG_COM_CLOCK_init+0x14>)
  400f3e:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400f40:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400f44:	d103      	bne.n	400f4e <EDBG_COM_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400f46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400f4a:	4b01      	ldr	r3, [pc, #4]	; (400f50 <EDBG_COM_CLOCK_init+0x14>)
  400f4c:	611a      	str	r2, [r3, #16]
  400f4e:	4770      	bx	lr
  400f50:	400e0600 	.word	0x400e0600

00400f54 <EDBG_COM_init>:
{
	_pmc_enable_periph_clock(ID_USART1);
}

void EDBG_COM_init(void)
{
  400f54:	b508      	push	{r3, lr}
	EDBG_COM_CLOCK_init();
  400f56:	4b06      	ldr	r3, [pc, #24]	; (400f70 <EDBG_COM_init+0x1c>)
  400f58:	4798      	blx	r3
	EDBG_COM_PORT_init();
  400f5a:	4b06      	ldr	r3, [pc, #24]	; (400f74 <EDBG_COM_init+0x20>)
  400f5c:	4798      	blx	r3
	usart_sync_init(&EDBG_COM, USART1, _usart_get_usart_sync());
  400f5e:	4b06      	ldr	r3, [pc, #24]	; (400f78 <EDBG_COM_init+0x24>)
  400f60:	4798      	blx	r3
  400f62:	4602      	mov	r2, r0
  400f64:	4905      	ldr	r1, [pc, #20]	; (400f7c <EDBG_COM_init+0x28>)
  400f66:	4806      	ldr	r0, [pc, #24]	; (400f80 <EDBG_COM_init+0x2c>)
  400f68:	4b06      	ldr	r3, [pc, #24]	; (400f84 <EDBG_COM_init+0x30>)
  400f6a:	4798      	blx	r3
  400f6c:	bd08      	pop	{r3, pc}
  400f6e:	bf00      	nop
  400f70:	00400f3d 	.word	0x00400f3d
  400f74:	00400ef1 	.word	0x00400ef1
  400f78:	004027ad 	.word	0x004027ad
  400f7c:	40028000 	.word	0x40028000
  400f80:	20400608 	.word	0x20400608
  400f84:	004017bd 	.word	0x004017bd

00400f88 <system_init>:
	CAN_1_PORT_init();
	can_async_init(&CAN_1, MCAN1);
}

void system_init(void)
{
  400f88:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  400f8a:	4b37      	ldr	r3, [pc, #220]	; (401068 <system_init+0xe0>)
  400f8c:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400f8e:	4b37      	ldr	r3, [pc, #220]	; (40106c <system_init+0xe4>)
  400f90:	699b      	ldr	r3, [r3, #24]
  400f92:	f413 6f80 	tst.w	r3, #1024	; 0x400
  400f96:	d103      	bne.n	400fa0 <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400f98:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400f9c:	4b33      	ldr	r3, [pc, #204]	; (40106c <system_init+0xe4>)
  400f9e:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400fa0:	4b32      	ldr	r3, [pc, #200]	; (40106c <system_init+0xe4>)
  400fa2:	699b      	ldr	r3, [r3, #24]
  400fa4:	f413 6f00 	tst.w	r3, #2048	; 0x800
  400fa8:	d103      	bne.n	400fb2 <system_init+0x2a>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400faa:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400fae:	4b2f      	ldr	r3, [pc, #188]	; (40106c <system_init+0xe4>)
  400fb0:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400fb2:	4b2e      	ldr	r3, [pc, #184]	; (40106c <system_init+0xe4>)
  400fb4:	699b      	ldr	r3, [r3, #24]
  400fb6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  400fba:	d103      	bne.n	400fc4 <system_init+0x3c>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400fbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400fc0:	4b2a      	ldr	r3, [pc, #168]	; (40106c <system_init+0xe4>)
  400fc2:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400fc4:	4b29      	ldr	r3, [pc, #164]	; (40106c <system_init+0xe4>)
  400fc6:	699b      	ldr	r3, [r3, #24]
  400fc8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400fcc:	d103      	bne.n	400fd6 <system_init+0x4e>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400fce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400fd2:	4b26      	ldr	r3, [pc, #152]	; (40106c <system_init+0xe4>)
  400fd4:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  400fd6:	4a26      	ldr	r2, [pc, #152]	; (401070 <system_init+0xe8>)
  400fd8:	6853      	ldr	r3, [r2, #4]
  400fda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400fde:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_ODR = mask;
  400fe0:	4b24      	ldr	r3, [pc, #144]	; (401074 <system_init+0xec>)
  400fe2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400fe6:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PPDDR = mask;
  400fe8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PUER = mask;
  400fec:	665a      	str	r2, [r3, #100]	; 0x64
	((Pio *)hw)->PIO_PER = mask;
  400fee:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400ff0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400ff4:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400ff6:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400ff8:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400ffe:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401000:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401002:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401004:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  401008:	f44f 7080 	mov.w	r0, #256	; 0x100
  40100c:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  40100e:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401010:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401012:	f44f 7000 	mov.w	r0, #512	; 0x200
  401016:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401018:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40101a:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40101c:	f503 7300 	add.w	r3, r3, #512	; 0x200
  401020:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401022:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401024:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401026:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40102a:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  40102c:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40102e:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401030:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401032:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401034:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(PIN_GPIO_6, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PIN_GPIO_6, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
  401036:	4b10      	ldr	r3, [pc, #64]	; (401078 <system_init+0xf0>)
  401038:	4798      	blx	r3
	ADC_1_init();
  40103a:	4b10      	ldr	r3, [pc, #64]	; (40107c <system_init+0xf4>)
  40103c:	4798      	blx	r3
	EXTERNAL_IRQ_D_init();
  40103e:	4b10      	ldr	r3, [pc, #64]	; (401080 <system_init+0xf8>)
  401040:	4798      	blx	r3
	EXTERNAL_IRQ_A_init();
  401042:	4b10      	ldr	r3, [pc, #64]	; (401084 <system_init+0xfc>)
  401044:	4798      	blx	r3
	EXTERNAL_IRQ_B_init();
  401046:	4b10      	ldr	r3, [pc, #64]	; (401088 <system_init+0x100>)
  401048:	4798      	blx	r3

	PWM_0_init();
  40104a:	4b10      	ldr	r3, [pc, #64]	; (40108c <system_init+0x104>)
  40104c:	4798      	blx	r3

	PWM_1_init();
  40104e:	4b10      	ldr	r3, [pc, #64]	; (401090 <system_init+0x108>)
  401050:	4798      	blx	r3
	ENCODER_A_init();
  401052:	4b10      	ldr	r3, [pc, #64]	; (401094 <system_init+0x10c>)
  401054:	4798      	blx	r3
	ENCODER_B_init();
  401056:	4b10      	ldr	r3, [pc, #64]	; (401098 <system_init+0x110>)
  401058:	4798      	blx	r3

	delay_driver_init();
  40105a:	4b10      	ldr	r3, [pc, #64]	; (40109c <system_init+0x114>)
  40105c:	4798      	blx	r3

	EDBG_COM_init();
  40105e:	4b10      	ldr	r3, [pc, #64]	; (4010a0 <system_init+0x118>)
  401060:	4798      	blx	r3

	//CAN_1_init();

	ext_irq_init();
  401062:	4b10      	ldr	r3, [pc, #64]	; (4010a4 <system_init+0x11c>)
  401064:	4798      	blx	r3
  401066:	bd08      	pop	{r3, pc}
  401068:	00401bfd 	.word	0x00401bfd
  40106c:	400e0600 	.word	0x400e0600
  401070:	400e1850 	.word	0x400e1850
  401074:	400e0e00 	.word	0x400e0e00
  401078:	00400bc1 	.word	0x00400bc1
  40107c:	00400b19 	.word	0x00400b19
  401080:	00400c95 	.word	0x00400c95
  401084:	00400cad 	.word	0x00400cad
  401088:	00400ccd 	.word	0x00400ccd
  40108c:	00400d5d 	.word	0x00400d5d
  401090:	00400de5 	.word	0x00400de5
  401094:	00400e39 	.word	0x00400e39
  401098:	00400e99 	.word	0x00400e99
  40109c:	00400edd 	.word	0x00400edd
  4010a0:	00400f55 	.word	0x00400f55
  4010a4:	0040134d 	.word	0x0040134d

004010a8 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
  4010a8:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
  4010aa:	6983      	ldr	r3, [r0, #24]
  4010ac:	b103      	cbz	r3, 4010b0 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
  4010ae:	4798      	blx	r3
  4010b0:	bd08      	pop	{r3, pc}

004010b2 <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
  4010b2:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
  4010b4:	69c3      	ldr	r3, [r0, #28]
  4010b6:	b103      	cbz	r3, 4010ba <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
  4010b8:	4798      	blx	r3
  4010ba:	bd08      	pop	{r3, pc}

004010bc <adc_async_channel_conversion_done>:
{
  4010bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4010c0:	4605      	mov	r5, r0
  4010c2:	4688      	mov	r8, r1
  4010c4:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
  4010c6:	6a03      	ldr	r3, [r0, #32]
  4010c8:	5c5b      	ldrb	r3, [r3, r1]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
  4010ca:	6a87      	ldr	r7, [r0, #40]	; 0x28
  4010cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4010d0:	00de      	lsls	r6, r3, #3
  4010d2:	19bc      	adds	r4, r7, r6
	ringbuffer_put(&descr_ch->convert, data);
  4010d4:	f104 0a04 	add.w	sl, r4, #4
  4010d8:	b2d1      	uxtb	r1, r2
  4010da:	4650      	mov	r0, sl
  4010dc:	4b0c      	ldr	r3, [pc, #48]	; (401110 <adc_async_channel_conversion_done+0x54>)
  4010de:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
  4010e0:	4628      	mov	r0, r5
  4010e2:	4b0c      	ldr	r3, [pc, #48]	; (401114 <adc_async_channel_conversion_done+0x58>)
  4010e4:	4798      	blx	r3
  4010e6:	2801      	cmp	r0, #1
  4010e8:	d907      	bls.n	4010fa <adc_async_channel_conversion_done+0x3e>
		ringbuffer_put(&descr_ch->convert, data >> 8);
  4010ea:	ea4f 2119 	mov.w	r1, r9, lsr #8
  4010ee:	4650      	mov	r0, sl
  4010f0:	4b07      	ldr	r3, [pc, #28]	; (401110 <adc_async_channel_conversion_done+0x54>)
  4010f2:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
  4010f4:	8aa3      	ldrh	r3, [r4, #20]
  4010f6:	3301      	adds	r3, #1
  4010f8:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
  4010fa:	8aa3      	ldrh	r3, [r4, #20]
  4010fc:	3301      	adds	r3, #1
  4010fe:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
  401100:	59bb      	ldr	r3, [r7, r6]
  401102:	b113      	cbz	r3, 40110a <adc_async_channel_conversion_done+0x4e>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
  401104:	4641      	mov	r1, r8
  401106:	4628      	mov	r0, r5
  401108:	4798      	blx	r3
  40110a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40110e:	bf00      	nop
  401110:	004018d5 	.word	0x004018d5
  401114:	00401be5 	.word	0x00401be5

00401118 <adc_async_init>:
{
  401118:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40111c:	4616      	mov	r6, r2
  40111e:	461c      	mov	r4, r3
  401120:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
  401124:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  401126:	4607      	mov	r7, r0
  401128:	4689      	mov	r9, r1
  40112a:	2800      	cmp	r0, #0
  40112c:	bf18      	it	ne
  40112e:	2900      	cmpne	r1, #0
  401130:	d00b      	beq.n	40114a <adc_async_init+0x32>
  401132:	1c13      	adds	r3, r2, #0
  401134:	bf18      	it	ne
  401136:	2301      	movne	r3, #1
  401138:	f1b8 0f00 	cmp.w	r8, #0
  40113c:	d017      	beq.n	40116e <adc_async_init+0x56>
  40113e:	b1b3      	cbz	r3, 40116e <adc_async_init+0x56>
  401140:	b10d      	cbz	r5, 401146 <adc_async_init+0x2e>
  401142:	2001      	movs	r0, #1
  401144:	e002      	b.n	40114c <adc_async_init+0x34>
  401146:	2000      	movs	r0, #0
  401148:	e000      	b.n	40114c <adc_async_init+0x34>
  40114a:	2000      	movs	r0, #0
  40114c:	f8df b068 	ldr.w	fp, [pc, #104]	; 4011b8 <adc_async_init+0xa0>
  401150:	223f      	movs	r2, #63	; 0x3f
  401152:	4659      	mov	r1, fp
  401154:	f8df a064 	ldr.w	sl, [pc, #100]	; 4011bc <adc_async_init+0xa4>
  401158:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
  40115a:	1c60      	adds	r0, r4, #1
  40115c:	2240      	movs	r2, #64	; 0x40
  40115e:	4659      	mov	r1, fp
  401160:	4580      	cmp	r8, r0
  401162:	bfcc      	ite	gt
  401164:	2000      	movgt	r0, #0
  401166:	2001      	movle	r0, #1
  401168:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
  40116a:	2300      	movs	r3, #0
  40116c:	e005      	b.n	40117a <adc_async_init+0x62>
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  40116e:	2000      	movs	r0, #0
  401170:	e7ec      	b.n	40114c <adc_async_init+0x34>
		channel_map[i] = 0xFF;
  401172:	22ff      	movs	r2, #255	; 0xff
  401174:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
  401176:	3301      	adds	r3, #1
  401178:	b2db      	uxtb	r3, r3
  40117a:	42a3      	cmp	r3, r4
  40117c:	d9f9      	bls.n	401172 <adc_async_init+0x5a>
	descr->channel_map    = channel_map;
  40117e:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
  401180:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
  401184:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
  401188:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
  40118a:	4649      	mov	r1, r9
  40118c:	4638      	mov	r0, r7
  40118e:	4b06      	ldr	r3, [pc, #24]	; (4011a8 <adc_async_init+0x90>)
  401190:	4798      	blx	r3
	if (init_status) {
  401192:	4603      	mov	r3, r0
  401194:	b928      	cbnz	r0, 4011a2 <adc_async_init+0x8a>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
  401196:	4a05      	ldr	r2, [pc, #20]	; (4011ac <adc_async_init+0x94>)
  401198:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
  40119a:	4a05      	ldr	r2, [pc, #20]	; (4011b0 <adc_async_init+0x98>)
  40119c:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
  40119e:	4a05      	ldr	r2, [pc, #20]	; (4011b4 <adc_async_init+0x9c>)
  4011a0:	607a      	str	r2, [r7, #4]
}
  4011a2:	4618      	mov	r0, r3
  4011a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4011a8:	00401b25 	.word	0x00401b25
  4011ac:	004010bd 	.word	0x004010bd
  4011b0:	004010a9 	.word	0x004010a9
  4011b4:	004010b3 	.word	0x004010b3
  4011b8:	00405f78 	.word	0x00405f78
  4011bc:	00401831 	.word	0x00401831

004011c0 <adc_async_register_channel_buffer>:
{
  4011c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4011c4:	460e      	mov	r6, r1
  4011c6:	461f      	mov	r7, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
  4011c8:	4605      	mov	r5, r0
  4011ca:	4690      	mov	r8, r2
  4011cc:	2800      	cmp	r0, #0
  4011ce:	bf18      	it	ne
  4011d0:	2a00      	cmpne	r2, #0
  4011d2:	d002      	beq.n	4011da <adc_async_register_channel_buffer+0x1a>
  4011d4:	b9c3      	cbnz	r3, 401208 <adc_async_register_channel_buffer+0x48>
  4011d6:	2000      	movs	r0, #0
  4011d8:	e000      	b.n	4011dc <adc_async_register_channel_buffer+0x1c>
  4011da:	2000      	movs	r0, #0
  4011dc:	f8df 9094 	ldr.w	r9, [pc, #148]	; 401274 <adc_async_register_channel_buffer+0xb4>
  4011e0:	2266      	movs	r2, #102	; 0x66
  4011e2:	4649      	mov	r1, r9
  4011e4:	4c21      	ldr	r4, [pc, #132]	; (40126c <adc_async_register_channel_buffer+0xac>)
  4011e6:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
  4011e8:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
  4011ec:	2267      	movs	r2, #103	; 0x67
  4011ee:	4649      	mov	r1, r9
  4011f0:	42b0      	cmp	r0, r6
  4011f2:	bf34      	ite	cc
  4011f4:	2000      	movcc	r0, #0
  4011f6:	2001      	movcs	r0, #1
  4011f8:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
  4011fa:	6a29      	ldr	r1, [r5, #32]
  4011fc:	5d8b      	ldrb	r3, [r1, r6]
  4011fe:	2bff      	cmp	r3, #255	; 0xff
  401200:	d12b      	bne.n	40125a <adc_async_register_channel_buffer+0x9a>
  401202:	2400      	movs	r4, #0
  401204:	4623      	mov	r3, r4
  401206:	e003      	b.n	401210 <adc_async_register_channel_buffer+0x50>
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401208:	2001      	movs	r0, #1
  40120a:	e7e7      	b.n	4011dc <adc_async_register_channel_buffer+0x1c>
	for (i = 0; i <= descr->channel_max; i++) {
  40120c:	3301      	adds	r3, #1
  40120e:	b2db      	uxtb	r3, r3
  401210:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
  401214:	4293      	cmp	r3, r2
  401216:	d805      	bhi.n	401224 <adc_async_register_channel_buffer+0x64>
		if (descr->channel_map[i] != 0xFF) {
  401218:	5cca      	ldrb	r2, [r1, r3]
  40121a:	2aff      	cmp	r2, #255	; 0xff
  40121c:	d0f6      	beq.n	40120c <adc_async_register_channel_buffer+0x4c>
			index++;
  40121e:	3401      	adds	r4, #1
  401220:	b2e4      	uxtb	r4, r4
  401222:	e7f3      	b.n	40120c <adc_async_register_channel_buffer+0x4c>
	if (index > descr->channel_amount) {
  401224:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
  401228:	429c      	cmp	r4, r3
  40122a:	d819      	bhi.n	401260 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
  40122c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
  40122e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  401232:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  401236:	4448      	add	r0, r9
  401238:	463a      	mov	r2, r7
  40123a:	4641      	mov	r1, r8
  40123c:	3004      	adds	r0, #4
  40123e:	4b0c      	ldr	r3, [pc, #48]	; (401270 <adc_async_register_channel_buffer+0xb0>)
  401240:	4798      	blx	r3
  401242:	4602      	mov	r2, r0
  401244:	b978      	cbnz	r0, 401266 <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
  401246:	6a2b      	ldr	r3, [r5, #32]
  401248:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
  40124a:	6aab      	ldr	r3, [r5, #40]	; 0x28
  40124c:	4499      	add	r9, r3
  40124e:	2300      	movs	r3, #0
  401250:	f8a9 3014 	strh.w	r3, [r9, #20]
}
  401254:	4610      	mov	r0, r2
  401256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
  40125a:	f06f 020c 	mvn.w	r2, #12
  40125e:	e7f9      	b.n	401254 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
  401260:	f06f 021b 	mvn.w	r2, #27
  401264:	e7f6      	b.n	401254 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
  401266:	f06f 020c 	mvn.w	r2, #12
  40126a:	e7f3      	b.n	401254 <adc_async_register_channel_buffer+0x94>
  40126c:	00401831 	.word	0x00401831
  401270:	00401891 	.word	0x00401891
  401274:	00405f78 	.word	0x00405f78

00401278 <adc_async_enable_channel>:
{
  401278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40127a:	460d      	mov	r5, r1
	ASSERT(descr);
  40127c:	4f0b      	ldr	r7, [pc, #44]	; (4012ac <adc_async_enable_channel+0x34>)
  40127e:	4604      	mov	r4, r0
  401280:	2283      	movs	r2, #131	; 0x83
  401282:	4639      	mov	r1, r7
  401284:	3000      	adds	r0, #0
  401286:	bf18      	it	ne
  401288:	2001      	movne	r0, #1
  40128a:	4e09      	ldr	r6, [pc, #36]	; (4012b0 <adc_async_enable_channel+0x38>)
  40128c:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
  40128e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
  401292:	2284      	movs	r2, #132	; 0x84
  401294:	4639      	mov	r1, r7
  401296:	42a8      	cmp	r0, r5
  401298:	bf34      	ite	cc
  40129a:	2000      	movcc	r0, #0
  40129c:	2001      	movcs	r0, #1
  40129e:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
  4012a0:	4629      	mov	r1, r5
  4012a2:	4620      	mov	r0, r4
  4012a4:	4b03      	ldr	r3, [pc, #12]	; (4012b4 <adc_async_enable_channel+0x3c>)
  4012a6:	4798      	blx	r3
}
  4012a8:	2000      	movs	r0, #0
  4012aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4012ac:	00405f78 	.word	0x00405f78
  4012b0:	00401831 	.word	0x00401831
  4012b4:	00401bd9 	.word	0x00401bd9

004012b8 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4012b8:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  4012bc:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4012be:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4012c0:	f3bf 8f5f 	dmb	sy
  4012c4:	4770      	bx	lr

004012c6 <atomic_leave_critical>:
  4012c6:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  4012ca:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  4012cc:	f383 8810 	msr	PRIMASK, r3
  4012d0:	4770      	bx	lr
	...

004012d4 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  4012d4:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  4012d6:	4b02      	ldr	r3, [pc, #8]	; (4012e0 <delay_init+0xc>)
  4012d8:	6018      	str	r0, [r3, #0]
  4012da:	4b02      	ldr	r3, [pc, #8]	; (4012e4 <delay_init+0x10>)
  4012dc:	4798      	blx	r3
  4012de:	bd08      	pop	{r3, pc}
  4012e0:	20400318 	.word	0x20400318
  4012e4:	004023ad 	.word	0x004023ad

004012e8 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
  4012e8:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
  4012ea:	4b04      	ldr	r3, [pc, #16]	; (4012fc <delay_ms+0x14>)
  4012ec:	681c      	ldr	r4, [r3, #0]
  4012ee:	4b04      	ldr	r3, [pc, #16]	; (401300 <delay_ms+0x18>)
  4012f0:	4798      	blx	r3
  4012f2:	4601      	mov	r1, r0
  4012f4:	4620      	mov	r0, r4
  4012f6:	4b03      	ldr	r3, [pc, #12]	; (401304 <delay_ms+0x1c>)
  4012f8:	4798      	blx	r3
  4012fa:	bd10      	pop	{r4, pc}
  4012fc:	20400318 	.word	0x20400318
  401300:	00401be9 	.word	0x00401be9
  401304:	004023b9 	.word	0x004023b9

00401308 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
  401308:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
  40130a:	2504      	movs	r5, #4
  40130c:	2400      	movs	r4, #0

	while (upper >= lower) {
  40130e:	e007      	b.n	401320 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
  401310:	4a0d      	ldr	r2, [pc, #52]	; (401348 <process_ext_irq+0x40>)
  401312:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  401316:	b1b3      	cbz	r3, 401346 <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
  401318:	4798      	blx	r3
  40131a:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
  40131c:	3a01      	subs	r2, #1
  40131e:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
  401320:	42ac      	cmp	r4, r5
  401322:	d810      	bhi.n	401346 <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
  401324:	192b      	adds	r3, r5, r4
  401326:	105b      	asrs	r3, r3, #1
  401328:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
  40132a:	2a03      	cmp	r2, #3
  40132c:	d80b      	bhi.n	401346 <process_ext_irq+0x3e>
  40132e:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
  401330:	4905      	ldr	r1, [pc, #20]	; (401348 <process_ext_irq+0x40>)
  401332:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  401336:	6849      	ldr	r1, [r1, #4]
  401338:	4281      	cmp	r1, r0
  40133a:	d0e9      	beq.n	401310 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
  40133c:	4281      	cmp	r1, r0
  40133e:	d2ed      	bcs.n	40131c <process_ext_irq+0x14>
			lower = middle + 1;
  401340:	3201      	adds	r2, #1
  401342:	b2d4      	uxtb	r4, r2
  401344:	e7ec      	b.n	401320 <process_ext_irq+0x18>
  401346:	bd38      	pop	{r3, r4, r5, pc}
  401348:	2040031c 	.word	0x2040031c

0040134c <ext_irq_init>:
{
  40134c:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  40134e:	2300      	movs	r3, #0
  401350:	e00a      	b.n	401368 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
  401352:	4a08      	ldr	r2, [pc, #32]	; (401374 <ext_irq_init+0x28>)
  401354:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  401358:	f04f 30ff 	mov.w	r0, #4294967295
  40135c:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
  40135e:	2100      	movs	r1, #0
  401360:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401364:	3301      	adds	r3, #1
  401366:	b29b      	uxth	r3, r3
  401368:	2b03      	cmp	r3, #3
  40136a:	d9f2      	bls.n	401352 <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
  40136c:	4802      	ldr	r0, [pc, #8]	; (401378 <ext_irq_init+0x2c>)
  40136e:	4b03      	ldr	r3, [pc, #12]	; (40137c <ext_irq_init+0x30>)
  401370:	4798      	blx	r3
}
  401372:	bd08      	pop	{r3, pc}
  401374:	2040031c 	.word	0x2040031c
  401378:	00401309 	.word	0x00401309
  40137c:	00401f59 	.word	0x00401f59

00401380 <ext_irq_register>:
{
  401380:	b5f0      	push	{r4, r5, r6, r7, lr}
  401382:	b083      	sub	sp, #12
  401384:	4605      	mov	r5, r0
	uint8_t i = 0, j = 0;
  401386:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
  401388:	2b03      	cmp	r3, #3
  40138a:	d80e      	bhi.n	4013aa <ext_irq_register+0x2a>
		if (ext_irqs[i].pin == pin) {
  40138c:	4618      	mov	r0, r3
  40138e:	4a2e      	ldr	r2, [pc, #184]	; (401448 <ext_irq_register+0xc8>)
  401390:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  401394:	6852      	ldr	r2, [r2, #4]
  401396:	42aa      	cmp	r2, r5
  401398:	d002      	beq.n	4013a0 <ext_irq_register+0x20>
	for (; i < EXT_IRQ_AMOUNT; i++) {
  40139a:	3301      	adds	r3, #1
  40139c:	b2db      	uxtb	r3, r3
  40139e:	e7f3      	b.n	401388 <ext_irq_register+0x8>
			ext_irqs[i].cb = cb;
  4013a0:	4b29      	ldr	r3, [pc, #164]	; (401448 <ext_irq_register+0xc8>)
  4013a2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
			found          = true;
  4013a6:	2701      	movs	r7, #1
			break;
  4013a8:	e000      	b.n	4013ac <ext_irq_register+0x2c>
	bool    found = false;
  4013aa:	2700      	movs	r7, #0
	if (NULL == cb) {
  4013ac:	b159      	cbz	r1, 4013c6 <ext_irq_register+0x46>
	if (!found) {
  4013ae:	2f00      	cmp	r7, #0
  4013b0:	d13d      	bne.n	40142e <ext_irq_register+0xae>
  4013b2:	2600      	movs	r6, #0
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  4013b4:	2e03      	cmp	r6, #3
  4013b6:	d813      	bhi.n	4013e0 <ext_irq_register+0x60>
			if (NULL == ext_irqs[i].cb) {
  4013b8:	4b23      	ldr	r3, [pc, #140]	; (401448 <ext_irq_register+0xc8>)
  4013ba:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  4013be:	b143      	cbz	r3, 4013d2 <ext_irq_register+0x52>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  4013c0:	3601      	adds	r6, #1
  4013c2:	b2f6      	uxtb	r6, r6
  4013c4:	e7f6      	b.n	4013b4 <ext_irq_register+0x34>
		if (!found) {
  4013c6:	2f00      	cmp	r7, #0
  4013c8:	d038      	beq.n	40143c <ext_irq_register+0xbc>
		return _ext_irq_enable(pin, false);
  4013ca:	4628      	mov	r0, r5
  4013cc:	4b1f      	ldr	r3, [pc, #124]	; (40144c <ext_irq_register+0xcc>)
  4013ce:	4798      	blx	r3
  4013d0:	e032      	b.n	401438 <ext_irq_register+0xb8>
				ext_irqs[i].cb  = cb;
  4013d2:	4b1d      	ldr	r3, [pc, #116]	; (401448 <ext_irq_register+0xc8>)
  4013d4:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
				ext_irqs[i].pin = pin;
  4013d8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  4013dc:	605d      	str	r5, [r3, #4]
				found           = true;
  4013de:	2701      	movs	r7, #1
  4013e0:	2300      	movs	r3, #0
  4013e2:	e001      	b.n	4013e8 <ext_irq_register+0x68>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
  4013e4:	3301      	adds	r3, #1
  4013e6:	b2db      	uxtb	r3, r3
  4013e8:	2b03      	cmp	r3, #3
  4013ea:	bf98      	it	ls
  4013ec:	2e03      	cmpls	r6, #3
  4013ee:	d81e      	bhi.n	40142e <ext_irq_register+0xae>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
  4013f0:	46b6      	mov	lr, r6
  4013f2:	4a15      	ldr	r2, [pc, #84]	; (401448 <ext_irq_register+0xc8>)
  4013f4:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  4013f8:	6848      	ldr	r0, [r1, #4]
  4013fa:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  4013fe:	6852      	ldr	r2, [r2, #4]
  401400:	4290      	cmp	r0, r2
  401402:	d2ef      	bcs.n	4013e4 <ext_irq_register+0x64>
  401404:	f1b2 3fff 	cmp.w	r2, #4294967295
  401408:	d0ec      	beq.n	4013e4 <ext_irq_register+0x64>
				struct ext_irq tmp = ext_irqs[j];
  40140a:	4c0f      	ldr	r4, [pc, #60]	; (401448 <ext_irq_register+0xc8>)
  40140c:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  401410:	e892 0003 	ldmia.w	r2, {r0, r1}
  401414:	e88d 0003 	stmia.w	sp, {r0, r1}
				ext_irqs[j] = ext_irqs[i];
  401418:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  40141c:	e894 0003 	ldmia.w	r4, {r0, r1}
  401420:	e882 0003 	stmia.w	r2, {r0, r1}
				ext_irqs[i] = tmp;
  401424:	e89d 0003 	ldmia.w	sp, {r0, r1}
  401428:	e884 0003 	stmia.w	r4, {r0, r1}
  40142c:	e7da      	b.n	4013e4 <ext_irq_register+0x64>
	if (!found) {
  40142e:	b147      	cbz	r7, 401442 <ext_irq_register+0xc2>
	return _ext_irq_enable(pin, true);
  401430:	2101      	movs	r1, #1
  401432:	4628      	mov	r0, r5
  401434:	4b05      	ldr	r3, [pc, #20]	; (40144c <ext_irq_register+0xcc>)
  401436:	4798      	blx	r3
}
  401438:	b003      	add	sp, #12
  40143a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
  40143c:	f06f 000c 	mvn.w	r0, #12
  401440:	e7fa      	b.n	401438 <ext_irq_register+0xb8>
		return ERR_INVALID_ARG;
  401442:	f06f 000c 	mvn.w	r0, #12
  401446:	e7f7      	b.n	401438 <ext_irq_register+0xb8>
  401448:	2040031c 	.word	0x2040031c
  40144c:	00401f89 	.word	0x00401f89

00401450 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  401450:	b570      	push	{r4, r5, r6, lr}
  401452:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  401454:	4604      	mov	r4, r0
  401456:	460d      	mov	r5, r1
  401458:	2800      	cmp	r0, #0
  40145a:	bf18      	it	ne
  40145c:	2900      	cmpne	r1, #0
  40145e:	bf14      	ite	ne
  401460:	2001      	movne	r0, #1
  401462:	2000      	moveq	r0, #0
  401464:	2234      	movs	r2, #52	; 0x34
  401466:	4904      	ldr	r1, [pc, #16]	; (401478 <io_write+0x28>)
  401468:	4b04      	ldr	r3, [pc, #16]	; (40147c <io_write+0x2c>)
  40146a:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  40146c:	6823      	ldr	r3, [r4, #0]
  40146e:	4632      	mov	r2, r6
  401470:	4629      	mov	r1, r5
  401472:	4620      	mov	r0, r4
  401474:	4798      	blx	r3
}
  401476:	bd70      	pop	{r4, r5, r6, pc}
  401478:	00405f94 	.word	0x00405f94
  40147c:	00401831 	.word	0x00401831

00401480 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  401480:	b570      	push	{r4, r5, r6, lr}
  401482:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  401484:	4604      	mov	r4, r0
  401486:	460d      	mov	r5, r1
  401488:	2800      	cmp	r0, #0
  40148a:	bf18      	it	ne
  40148c:	2900      	cmpne	r1, #0
  40148e:	bf14      	ite	ne
  401490:	2001      	movne	r0, #1
  401492:	2000      	moveq	r0, #0
  401494:	223d      	movs	r2, #61	; 0x3d
  401496:	4904      	ldr	r1, [pc, #16]	; (4014a8 <io_read+0x28>)
  401498:	4b04      	ldr	r3, [pc, #16]	; (4014ac <io_read+0x2c>)
  40149a:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
  40149c:	6863      	ldr	r3, [r4, #4]
  40149e:	4632      	mov	r2, r6
  4014a0:	4629      	mov	r1, r5
  4014a2:	4620      	mov	r0, r4
  4014a4:	4798      	blx	r3
}
  4014a6:	bd70      	pop	{r4, r5, r6, pc}
  4014a8:	00405f94 	.word	0x00405f94
  4014ac:	00401831 	.word	0x00401831

004014b0 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
  4014b0:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
  4014b2:	6943      	ldr	r3, [r0, #20]
  4014b4:	b103      	cbz	r3, 4014b8 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
  4014b6:	4798      	blx	r3
  4014b8:	bd08      	pop	{r3, pc}

004014ba <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
  4014ba:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
  4014bc:	6983      	ldr	r3, [r0, #24]
  4014be:	b103      	cbz	r3, 4014c2 <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
  4014c0:	4798      	blx	r3
  4014c2:	bd08      	pop	{r3, pc}

004014c4 <pwm_init>:
{
  4014c4:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  4014c6:	4604      	mov	r4, r0
  4014c8:	460d      	mov	r5, r1
  4014ca:	2800      	cmp	r0, #0
  4014cc:	bf18      	it	ne
  4014ce:	2900      	cmpne	r1, #0
  4014d0:	bf14      	ite	ne
  4014d2:	2001      	movne	r0, #1
  4014d4:	2000      	moveq	r0, #0
  4014d6:	2233      	movs	r2, #51	; 0x33
  4014d8:	4906      	ldr	r1, [pc, #24]	; (4014f4 <pwm_init+0x30>)
  4014da:	4b07      	ldr	r3, [pc, #28]	; (4014f8 <pwm_init+0x34>)
  4014dc:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
  4014de:	4629      	mov	r1, r5
  4014e0:	4620      	mov	r0, r4
  4014e2:	4b06      	ldr	r3, [pc, #24]	; (4014fc <pwm_init+0x38>)
  4014e4:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
  4014e6:	4b06      	ldr	r3, [pc, #24]	; (401500 <pwm_init+0x3c>)
  4014e8:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
  4014ea:	4b06      	ldr	r3, [pc, #24]	; (401504 <pwm_init+0x40>)
  4014ec:	6063      	str	r3, [r4, #4]
}
  4014ee:	2000      	movs	r0, #0
  4014f0:	bd38      	pop	{r3, r4, r5, pc}
  4014f2:	bf00      	nop
  4014f4:	00405fa8 	.word	0x00405fa8
  4014f8:	00401831 	.word	0x00401831
  4014fc:	00402129 	.word	0x00402129
  401500:	004014b1 	.word	0x004014b1
  401504:	004014bb 	.word	0x004014bb

00401508 <pwm_enable>:
{
  401508:	b510      	push	{r4, lr}
	ASSERT(descr);
  40150a:	4604      	mov	r4, r0
  40150c:	224a      	movs	r2, #74	; 0x4a
  40150e:	4909      	ldr	r1, [pc, #36]	; (401534 <pwm_enable+0x2c>)
  401510:	3000      	adds	r0, #0
  401512:	bf18      	it	ne
  401514:	2001      	movne	r0, #1
  401516:	4b08      	ldr	r3, [pc, #32]	; (401538 <pwm_enable+0x30>)
  401518:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
  40151a:	4620      	mov	r0, r4
  40151c:	4b07      	ldr	r3, [pc, #28]	; (40153c <pwm_enable+0x34>)
  40151e:	4798      	blx	r3
  401520:	b920      	cbnz	r0, 40152c <pwm_enable+0x24>
	_pwm_enable(&descr->device);
  401522:	4620      	mov	r0, r4
  401524:	4b06      	ldr	r3, [pc, #24]	; (401540 <pwm_enable+0x38>)
  401526:	4798      	blx	r3
	return ERR_NONE;
  401528:	2000      	movs	r0, #0
  40152a:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  40152c:	f06f 0010 	mvn.w	r0, #16
}
  401530:	bd10      	pop	{r4, pc}
  401532:	bf00      	nop
  401534:	00405fa8 	.word	0x00405fa8
  401538:	00401831 	.word	0x00401831
  40153c:	00402305 	.word	0x00402305
  401540:	00402261 	.word	0x00402261

00401544 <pwm_register_callback>:
{
  401544:	b570      	push	{r4, r5, r6, lr}
	switch (type) {
  401546:	460d      	mov	r5, r1
  401548:	b121      	cbz	r1, 401554 <pwm_register_callback+0x10>
  40154a:	2901      	cmp	r1, #1
  40154c:	d015      	beq.n	40157a <pwm_register_callback+0x36>
		return ERR_INVALID_ARG;
  40154e:	f06f 000c 	mvn.w	r0, #12
}
  401552:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.period = cb;
  401554:	6142      	str	r2, [r0, #20]
  401556:	4616      	mov	r6, r2
  401558:	4604      	mov	r4, r0
	ASSERT(descr);
  40155a:	2272      	movs	r2, #114	; 0x72
  40155c:	4908      	ldr	r1, [pc, #32]	; (401580 <pwm_register_callback+0x3c>)
  40155e:	3000      	adds	r0, #0
  401560:	bf18      	it	ne
  401562:	2001      	movne	r0, #1
  401564:	4b07      	ldr	r3, [pc, #28]	; (401584 <pwm_register_callback+0x40>)
  401566:	4798      	blx	r3
	_pwm_set_irq_state(&descr->device, (enum _pwm_callback_type)type, NULL != cb);
  401568:	1c32      	adds	r2, r6, #0
  40156a:	bf18      	it	ne
  40156c:	2201      	movne	r2, #1
  40156e:	4629      	mov	r1, r5
  401570:	4620      	mov	r0, r4
  401572:	4b05      	ldr	r3, [pc, #20]	; (401588 <pwm_register_callback+0x44>)
  401574:	4798      	blx	r3
	return ERR_NONE;
  401576:	2000      	movs	r0, #0
  401578:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.error = cb;
  40157a:	6182      	str	r2, [r0, #24]
		break;
  40157c:	e7eb      	b.n	401556 <pwm_register_callback+0x12>
  40157e:	bf00      	nop
  401580:	00405fa8 	.word	0x00405fa8
  401584:	00401831 	.word	0x00401831
  401588:	00402335 	.word	0x00402335

0040158c <pwm_set_parameters>:
{
  40158c:	b570      	push	{r4, r5, r6, lr}
  40158e:	460d      	mov	r5, r1
  401590:	4616      	mov	r6, r2
	ASSERT(descr);
  401592:	4604      	mov	r4, r0
  401594:	227c      	movs	r2, #124	; 0x7c
  401596:	4906      	ldr	r1, [pc, #24]	; (4015b0 <pwm_set_parameters+0x24>)
  401598:	3000      	adds	r0, #0
  40159a:	bf18      	it	ne
  40159c:	2001      	movne	r0, #1
  40159e:	4b05      	ldr	r3, [pc, #20]	; (4015b4 <pwm_set_parameters+0x28>)
  4015a0:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
  4015a2:	4632      	mov	r2, r6
  4015a4:	4629      	mov	r1, r5
  4015a6:	4620      	mov	r0, r4
  4015a8:	4b03      	ldr	r3, [pc, #12]	; (4015b8 <pwm_set_parameters+0x2c>)
  4015aa:	4798      	blx	r3
}
  4015ac:	2000      	movs	r0, #0
  4015ae:	bd70      	pop	{r4, r5, r6, pc}
  4015b0:	00405fa8 	.word	0x00405fa8
  4015b4:	00401831 	.word	0x00401831
  4015b8:	004022a5 	.word	0x004022a5

004015bc <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  4015bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  4015be:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  4015c0:	b117      	cbz	r7, 4015c8 <timer_add_timer_task+0xc>
  4015c2:	463c      	mov	r4, r7
  4015c4:	2600      	movs	r6, #0
  4015c6:	e00b      	b.n	4015e0 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  4015c8:	4b0e      	ldr	r3, [pc, #56]	; (401604 <timer_add_timer_task+0x48>)
  4015ca:	4798      	blx	r3
		return;
  4015cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  4015ce:	68a5      	ldr	r5, [r4, #8]
  4015d0:	442b      	add	r3, r5
  4015d2:	1a9b      	subs	r3, r3, r2
  4015d4:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  4015d6:	688d      	ldr	r5, [r1, #8]
  4015d8:	42ab      	cmp	r3, r5
  4015da:	d209      	bcs.n	4015f0 <timer_add_timer_task+0x34>
			break;
		prev = it;
  4015dc:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  4015de:	6824      	ldr	r4, [r4, #0]
  4015e0:	b134      	cbz	r4, 4015f0 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  4015e2:	6863      	ldr	r3, [r4, #4]
  4015e4:	4293      	cmp	r3, r2
  4015e6:	d8f2      	bhi.n	4015ce <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  4015e8:	68a5      	ldr	r5, [r4, #8]
  4015ea:	1a9b      	subs	r3, r3, r2
  4015ec:	442b      	add	r3, r5
  4015ee:	e7f2      	b.n	4015d6 <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  4015f0:	42bc      	cmp	r4, r7
  4015f2:	d003      	beq.n	4015fc <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  4015f4:	4630      	mov	r0, r6
  4015f6:	4b04      	ldr	r3, [pc, #16]	; (401608 <timer_add_timer_task+0x4c>)
  4015f8:	4798      	blx	r3
  4015fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  4015fc:	4b01      	ldr	r3, [pc, #4]	; (401604 <timer_add_timer_task+0x48>)
  4015fe:	4798      	blx	r3
  401600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401602:	bf00      	nop
  401604:	0040184d 	.word	0x0040184d
  401608:	00401879 	.word	0x00401879

0040160c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  40160c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40160e:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  401610:	6906      	ldr	r6, [r0, #16]
  401612:	3601      	adds	r6, #1
  401614:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  401616:	7e03      	ldrb	r3, [r0, #24]
  401618:	f013 0f01 	tst.w	r3, #1
  40161c:	d105      	bne.n	40162a <timer_process_counted+0x1e>
  40161e:	7e03      	ldrb	r3, [r0, #24]
  401620:	f013 0f02 	tst.w	r3, #2
  401624:	d101      	bne.n	40162a <timer_process_counted+0x1e>
  401626:	4605      	mov	r5, r0
  401628:	e009      	b.n	40163e <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  40162a:	7e03      	ldrb	r3, [r0, #24]
  40162c:	f043 0302 	orr.w	r3, r3, #2
  401630:	7603      	strb	r3, [r0, #24]
		return;
  401632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401634:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  401636:	68e3      	ldr	r3, [r4, #12]
  401638:	4620      	mov	r0, r4
  40163a:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  40163c:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  40163e:	b19c      	cbz	r4, 401668 <timer_process_counted+0x5c>
  401640:	6863      	ldr	r3, [r4, #4]
  401642:	1af3      	subs	r3, r6, r3
  401644:	68a2      	ldr	r2, [r4, #8]
  401646:	4293      	cmp	r3, r2
  401648:	d30e      	bcc.n	401668 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  40164a:	f105 0714 	add.w	r7, r5, #20
  40164e:	4638      	mov	r0, r7
  401650:	4b06      	ldr	r3, [pc, #24]	; (40166c <timer_process_counted+0x60>)
  401652:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  401654:	7c23      	ldrb	r3, [r4, #16]
  401656:	2b01      	cmp	r3, #1
  401658:	d1ec      	bne.n	401634 <timer_process_counted+0x28>
			tmp->time_label = time;
  40165a:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  40165c:	4632      	mov	r2, r6
  40165e:	4621      	mov	r1, r4
  401660:	4638      	mov	r0, r7
  401662:	4b03      	ldr	r3, [pc, #12]	; (401670 <timer_process_counted+0x64>)
  401664:	4798      	blx	r3
  401666:	e7e5      	b.n	401634 <timer_process_counted+0x28>
  401668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40166a:	bf00      	nop
  40166c:	00401881 	.word	0x00401881
  401670:	004015bd 	.word	0x004015bd

00401674 <timer_init>:
{
  401674:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401676:	4604      	mov	r4, r0
  401678:	460d      	mov	r5, r1
  40167a:	2800      	cmp	r0, #0
  40167c:	bf18      	it	ne
  40167e:	2900      	cmpne	r1, #0
  401680:	bf14      	ite	ne
  401682:	2001      	movne	r0, #1
  401684:	2000      	moveq	r0, #0
  401686:	223b      	movs	r2, #59	; 0x3b
  401688:	4905      	ldr	r1, [pc, #20]	; (4016a0 <timer_init+0x2c>)
  40168a:	4b06      	ldr	r3, [pc, #24]	; (4016a4 <timer_init+0x30>)
  40168c:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  40168e:	4629      	mov	r1, r5
  401690:	4620      	mov	r0, r4
  401692:	4b05      	ldr	r3, [pc, #20]	; (4016a8 <timer_init+0x34>)
  401694:	4798      	blx	r3
	descr->time                           = 0;
  401696:	2000      	movs	r0, #0
  401698:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  40169a:	4b04      	ldr	r3, [pc, #16]	; (4016ac <timer_init+0x38>)
  40169c:	6023      	str	r3, [r4, #0]
}
  40169e:	bd38      	pop	{r3, r4, r5, pc}
  4016a0:	00405fc0 	.word	0x00405fc0
  4016a4:	00401831 	.word	0x00401831
  4016a8:	00402471 	.word	0x00402471
  4016ac:	0040160d 	.word	0x0040160d

004016b0 <timer_start>:
{
  4016b0:	b510      	push	{r4, lr}
	ASSERT(descr);
  4016b2:	4604      	mov	r4, r0
  4016b4:	2253      	movs	r2, #83	; 0x53
  4016b6:	4909      	ldr	r1, [pc, #36]	; (4016dc <timer_start+0x2c>)
  4016b8:	3000      	adds	r0, #0
  4016ba:	bf18      	it	ne
  4016bc:	2001      	movne	r0, #1
  4016be:	4b08      	ldr	r3, [pc, #32]	; (4016e0 <timer_start+0x30>)
  4016c0:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  4016c2:	4620      	mov	r0, r4
  4016c4:	4b07      	ldr	r3, [pc, #28]	; (4016e4 <timer_start+0x34>)
  4016c6:	4798      	blx	r3
  4016c8:	b920      	cbnz	r0, 4016d4 <timer_start+0x24>
	_timer_start(&descr->device);
  4016ca:	4620      	mov	r0, r4
  4016cc:	4b06      	ldr	r3, [pc, #24]	; (4016e8 <timer_start+0x38>)
  4016ce:	4798      	blx	r3
	return ERR_NONE;
  4016d0:	2000      	movs	r0, #0
  4016d2:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  4016d4:	f06f 0010 	mvn.w	r0, #16
}
  4016d8:	bd10      	pop	{r4, pc}
  4016da:	bf00      	nop
  4016dc:	00405fc0 	.word	0x00405fc0
  4016e0:	00401831 	.word	0x00401831
  4016e4:	00402559 	.word	0x00402559
  4016e8:	0040254d 	.word	0x0040254d

004016ec <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  4016ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4016ee:	4616      	mov	r6, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  4016f0:	4605      	mov	r5, r0
  4016f2:	460f      	mov	r7, r1
  4016f4:	2800      	cmp	r0, #0
  4016f6:	bf18      	it	ne
  4016f8:	2900      	cmpne	r1, #0
  4016fa:	d002      	beq.n	401702 <usart_sync_write+0x16>
  4016fc:	bb0a      	cbnz	r2, 401742 <usart_sync_write+0x56>
  4016fe:	2000      	movs	r0, #0
  401700:	e000      	b.n	401704 <usart_sync_write+0x18>
  401702:	2000      	movs	r0, #0
  401704:	22f1      	movs	r2, #241	; 0xf1
  401706:	4910      	ldr	r1, [pc, #64]	; (401748 <usart_sync_write+0x5c>)
  401708:	4b10      	ldr	r3, [pc, #64]	; (40174c <usart_sync_write+0x60>)
  40170a:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
  40170c:	f105 0408 	add.w	r4, r5, #8
  401710:	4620      	mov	r0, r4
  401712:	4b0f      	ldr	r3, [pc, #60]	; (401750 <usart_sync_write+0x64>)
  401714:	4798      	blx	r3
  401716:	2800      	cmp	r0, #0
  401718:	d0f8      	beq.n	40170c <usart_sync_write+0x20>
  40171a:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
  40171c:	5d79      	ldrb	r1, [r7, r5]
  40171e:	4620      	mov	r0, r4
  401720:	4b0c      	ldr	r3, [pc, #48]	; (401754 <usart_sync_write+0x68>)
  401722:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
  401724:	4620      	mov	r0, r4
  401726:	4b0a      	ldr	r3, [pc, #40]	; (401750 <usart_sync_write+0x64>)
  401728:	4798      	blx	r3
  40172a:	2800      	cmp	r0, #0
  40172c:	d0fa      	beq.n	401724 <usart_sync_write+0x38>
			;
	} while (++offset < length);
  40172e:	3501      	adds	r5, #1
  401730:	42b5      	cmp	r5, r6
  401732:	d3f3      	bcc.n	40171c <usart_sync_write+0x30>
	while (!_usart_sync_is_transmit_done(&descr->device))
  401734:	4620      	mov	r0, r4
  401736:	4b08      	ldr	r3, [pc, #32]	; (401758 <usart_sync_write+0x6c>)
  401738:	4798      	blx	r3
  40173a:	2800      	cmp	r0, #0
  40173c:	d0fa      	beq.n	401734 <usart_sync_write+0x48>
		;
	return (int32_t)offset;
}
  40173e:	4628      	mov	r0, r5
  401740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
  401742:	2001      	movs	r0, #1
  401744:	e7de      	b.n	401704 <usart_sync_write+0x18>
  401746:	bf00      	nop
  401748:	00405fd8 	.word	0x00405fd8
  40174c:	00401831 	.word	0x00401831
  401750:	00402735 	.word	0x00402735
  401754:	004026ed 	.word	0x004026ed
  401758:	0040275d 	.word	0x0040275d

0040175c <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  40175c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401760:	4617      	mov	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  401762:	4605      	mov	r5, r0
  401764:	4688      	mov	r8, r1
  401766:	2800      	cmp	r0, #0
  401768:	bf18      	it	ne
  40176a:	2900      	cmpne	r1, #0
  40176c:	d002      	beq.n	401774 <usart_sync_read+0x18>
  40176e:	b9d2      	cbnz	r2, 4017a6 <usart_sync_read+0x4a>
  401770:	2000      	movs	r0, #0
  401772:	e000      	b.n	401776 <usart_sync_read+0x1a>
  401774:	2000      	movs	r0, #0
  401776:	f44f 7286 	mov.w	r2, #268	; 0x10c
  40177a:	490c      	ldr	r1, [pc, #48]	; (4017ac <usart_sync_read+0x50>)
  40177c:	4b0c      	ldr	r3, [pc, #48]	; (4017b0 <usart_sync_read+0x54>)
  40177e:	4798      	blx	r3
	uint32_t                      offset = 0;
  401780:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
  401782:	f105 0408 	add.w	r4, r5, #8
  401786:	4620      	mov	r0, r4
  401788:	4b0a      	ldr	r3, [pc, #40]	; (4017b4 <usart_sync_read+0x58>)
  40178a:	4798      	blx	r3
  40178c:	2800      	cmp	r0, #0
  40178e:	d0f8      	beq.n	401782 <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
  401790:	4620      	mov	r0, r4
  401792:	4b09      	ldr	r3, [pc, #36]	; (4017b8 <usart_sync_read+0x5c>)
  401794:	4798      	blx	r3
  401796:	f808 0006 	strb.w	r0, [r8, r6]
	} while (++offset < length);
  40179a:	3601      	adds	r6, #1
  40179c:	42be      	cmp	r6, r7
  40179e:	d3f0      	bcc.n	401782 <usart_sync_read+0x26>

	return (int32_t)offset;
}
  4017a0:	4630      	mov	r0, r6
  4017a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(io_descr && buf && length);
  4017a6:	2001      	movs	r0, #1
  4017a8:	e7e5      	b.n	401776 <usart_sync_read+0x1a>
  4017aa:	bf00      	nop
  4017ac:	00405fd8 	.word	0x00405fd8
  4017b0:	00401831 	.word	0x00401831
  4017b4:	00402785 	.word	0x00402785
  4017b8:	00402711 	.word	0x00402711

004017bc <usart_sync_init>:
{
  4017bc:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  4017be:	4604      	mov	r4, r0
  4017c0:	460d      	mov	r5, r1
  4017c2:	2800      	cmp	r0, #0
  4017c4:	bf18      	it	ne
  4017c6:	2900      	cmpne	r1, #0
  4017c8:	bf14      	ite	ne
  4017ca:	2001      	movne	r0, #1
  4017cc:	2000      	moveq	r0, #0
  4017ce:	2234      	movs	r2, #52	; 0x34
  4017d0:	4907      	ldr	r1, [pc, #28]	; (4017f0 <usart_sync_init+0x34>)
  4017d2:	4b08      	ldr	r3, [pc, #32]	; (4017f4 <usart_sync_init+0x38>)
  4017d4:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
  4017d6:	4629      	mov	r1, r5
  4017d8:	f104 0008 	add.w	r0, r4, #8
  4017dc:	4b06      	ldr	r3, [pc, #24]	; (4017f8 <usart_sync_init+0x3c>)
  4017de:	4798      	blx	r3
	if (init_status) {
  4017e0:	4603      	mov	r3, r0
  4017e2:	b918      	cbnz	r0, 4017ec <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
  4017e4:	4a05      	ldr	r2, [pc, #20]	; (4017fc <usart_sync_init+0x40>)
  4017e6:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
  4017e8:	4a05      	ldr	r2, [pc, #20]	; (401800 <usart_sync_init+0x44>)
  4017ea:	6022      	str	r2, [r4, #0]
}
  4017ec:	4618      	mov	r0, r3
  4017ee:	bd38      	pop	{r3, r4, r5, pc}
  4017f0:	00405fd8 	.word	0x00405fd8
  4017f4:	00401831 	.word	0x00401831
  4017f8:	00402681 	.word	0x00402681
  4017fc:	0040175d 	.word	0x0040175d
  401800:	004016ed 	.word	0x004016ed

00401804 <usart_sync_enable>:
{
  401804:	b510      	push	{r4, lr}
	ASSERT(descr);
  401806:	4604      	mov	r4, r0
  401808:	2253      	movs	r2, #83	; 0x53
  40180a:	4906      	ldr	r1, [pc, #24]	; (401824 <usart_sync_enable+0x20>)
  40180c:	3000      	adds	r0, #0
  40180e:	bf18      	it	ne
  401810:	2001      	movne	r0, #1
  401812:	4b05      	ldr	r3, [pc, #20]	; (401828 <usart_sync_enable+0x24>)
  401814:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
  401816:	f104 0008 	add.w	r0, r4, #8
  40181a:	4b04      	ldr	r3, [pc, #16]	; (40182c <usart_sync_enable+0x28>)
  40181c:	4798      	blx	r3
}
  40181e:	2000      	movs	r0, #0
  401820:	bd10      	pop	{r4, pc}
  401822:	bf00      	nop
  401824:	00405fd8 	.word	0x00405fd8
  401828:	00401831 	.word	0x00401831
  40182c:	004026b9 	.word	0x004026b9

00401830 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  401830:	b900      	cbnz	r0, 401834 <assert+0x4>
		__asm("BKPT #0");
  401832:	be00      	bkpt	0x0000
  401834:	4770      	bx	lr

00401836 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  401836:	6803      	ldr	r3, [r0, #0]
  401838:	b11b      	cbz	r3, 401842 <is_list_element+0xc>
		if (it == element) {
  40183a:	428b      	cmp	r3, r1
  40183c:	d003      	beq.n	401846 <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  40183e:	681b      	ldr	r3, [r3, #0]
  401840:	e7fa      	b.n	401838 <is_list_element+0x2>
			return true;
		}
	}

	return false;
  401842:	2000      	movs	r0, #0
  401844:	4770      	bx	lr
			return true;
  401846:	2001      	movs	r0, #1
}
  401848:	4770      	bx	lr
	...

0040184c <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  40184c:	b538      	push	{r3, r4, r5, lr}
  40184e:	4604      	mov	r4, r0
  401850:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  401852:	4b06      	ldr	r3, [pc, #24]	; (40186c <list_insert_as_head+0x20>)
  401854:	4798      	blx	r3
  401856:	f080 0001 	eor.w	r0, r0, #1
  40185a:	2239      	movs	r2, #57	; 0x39
  40185c:	4904      	ldr	r1, [pc, #16]	; (401870 <list_insert_as_head+0x24>)
  40185e:	b2c0      	uxtb	r0, r0
  401860:	4b04      	ldr	r3, [pc, #16]	; (401874 <list_insert_as_head+0x28>)
  401862:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  401864:	6823      	ldr	r3, [r4, #0]
  401866:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  401868:	6025      	str	r5, [r4, #0]
  40186a:	bd38      	pop	{r3, r4, r5, pc}
  40186c:	00401837 	.word	0x00401837
  401870:	00405ff4 	.word	0x00405ff4
  401874:	00401831 	.word	0x00401831

00401878 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  401878:	6803      	ldr	r3, [r0, #0]
  40187a:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  40187c:	6001      	str	r1, [r0, #0]
  40187e:	4770      	bx	lr

00401880 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  401880:	6803      	ldr	r3, [r0, #0]
  401882:	b11b      	cbz	r3, 40188c <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  401884:	681a      	ldr	r2, [r3, #0]
  401886:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  401888:	4618      	mov	r0, r3
  40188a:	4770      	bx	lr
	}

	return NULL;
  40188c:	2000      	movs	r0, #0
}
  40188e:	4770      	bx	lr

00401890 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
  401890:	b570      	push	{r4, r5, r6, lr}
  401892:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
  401894:	4604      	mov	r4, r0
  401896:	460e      	mov	r6, r1
  401898:	2800      	cmp	r0, #0
  40189a:	bf18      	it	ne
  40189c:	2900      	cmpne	r1, #0
  40189e:	d002      	beq.n	4018a6 <ringbuffer_init+0x16>
  4018a0:	b97a      	cbnz	r2, 4018c2 <ringbuffer_init+0x32>
  4018a2:	2000      	movs	r0, #0
  4018a4:	e000      	b.n	4018a8 <ringbuffer_init+0x18>
  4018a6:	2000      	movs	r0, #0
  4018a8:	2228      	movs	r2, #40	; 0x28
  4018aa:	4908      	ldr	r1, [pc, #32]	; (4018cc <ringbuffer_init+0x3c>)
  4018ac:	4b08      	ldr	r3, [pc, #32]	; (4018d0 <ringbuffer_init+0x40>)
  4018ae:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
  4018b0:	1e6b      	subs	r3, r5, #1
  4018b2:	421d      	tst	r5, r3
  4018b4:	d107      	bne.n	4018c6 <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
  4018b6:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
  4018b8:	2000      	movs	r0, #0
  4018ba:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
  4018bc:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
  4018be:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
  4018c0:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
  4018c2:	2001      	movs	r0, #1
  4018c4:	e7f0      	b.n	4018a8 <ringbuffer_init+0x18>
		return ERR_INVALID_ARG;
  4018c6:	f06f 000c 	mvn.w	r0, #12
}
  4018ca:	bd70      	pop	{r4, r5, r6, pc}
  4018cc:	00406014 	.word	0x00406014
  4018d0:	00401831 	.word	0x00401831

004018d4 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
  4018d4:	b538      	push	{r3, r4, r5, lr}
  4018d6:	460d      	mov	r5, r1
	ASSERT(rb);
  4018d8:	4604      	mov	r4, r0
  4018da:	2251      	movs	r2, #81	; 0x51
  4018dc:	490b      	ldr	r1, [pc, #44]	; (40190c <ringbuffer_put+0x38>)
  4018de:	3000      	adds	r0, #0
  4018e0:	bf18      	it	ne
  4018e2:	2001      	movne	r0, #1
  4018e4:	4b0a      	ldr	r3, [pc, #40]	; (401910 <ringbuffer_put+0x3c>)
  4018e6:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
  4018e8:	6822      	ldr	r2, [r4, #0]
  4018ea:	68e3      	ldr	r3, [r4, #12]
  4018ec:	6861      	ldr	r1, [r4, #4]
  4018ee:	400b      	ands	r3, r1
  4018f0:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
  4018f2:	68e3      	ldr	r3, [r4, #12]
  4018f4:	68a2      	ldr	r2, [r4, #8]
  4018f6:	1a9a      	subs	r2, r3, r2
  4018f8:	6861      	ldr	r1, [r4, #4]
  4018fa:	428a      	cmp	r2, r1
  4018fc:	d901      	bls.n	401902 <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
  4018fe:	1a59      	subs	r1, r3, r1
  401900:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
  401902:	3301      	adds	r3, #1
  401904:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
  401906:	2000      	movs	r0, #0
  401908:	bd38      	pop	{r3, r4, r5, pc}
  40190a:	bf00      	nop
  40190c:	00406014 	.word	0x00406014
  401910:	00401831 	.word	0x00401831

00401914 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
  401914:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
  401916:	4a06      	ldr	r2, [pc, #24]	; (401930 <_sbrk+0x1c>)
  401918:	6812      	ldr	r2, [r2, #0]
  40191a:	b122      	cbz	r2, 401926 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40191c:	4a04      	ldr	r2, [pc, #16]	; (401930 <_sbrk+0x1c>)
  40191e:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  401920:	4403      	add	r3, r0
  401922:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
  401924:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401926:	4903      	ldr	r1, [pc, #12]	; (401934 <_sbrk+0x20>)
  401928:	4a01      	ldr	r2, [pc, #4]	; (401930 <_sbrk+0x1c>)
  40192a:	6011      	str	r1, [r2, #0]
  40192c:	e7f6      	b.n	40191c <_sbrk+0x8>
  40192e:	bf00      	nop
  401930:	2040033c 	.word	0x2040033c
  401934:	20400d38 	.word	0x20400d38

00401938 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
  401938:	f04f 30ff 	mov.w	r0, #4294967295
  40193c:	4770      	bx	lr

0040193e <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
  40193e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401942:	604b      	str	r3, [r1, #4]

	return 0;
}
  401944:	2000      	movs	r0, #0
  401946:	4770      	bx	lr

00401948 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
  401948:	2001      	movs	r0, #1
  40194a:	4770      	bx	lr

0040194c <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
  40194c:	2000      	movs	r0, #0
  40194e:	4770      	bx	lr

00401950 <_afec_get_irq_num>:
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static IRQn_Type _afec_get_irq_num(const struct _adc_async_device *const device)
{
	if (device->hw == AFEC0) {
  401950:	6943      	ldr	r3, [r0, #20]
  401952:	4a07      	ldr	r2, [pc, #28]	; (401970 <_afec_get_irq_num+0x20>)
  401954:	4293      	cmp	r3, r2
  401956:	d005      	beq.n	401964 <_afec_get_irq_num+0x14>
		return AFEC0_IRQn;
	} else if (device->hw == AFEC1) {
  401958:	f502 3220 	add.w	r2, r2, #163840	; 0x28000
  40195c:	4293      	cmp	r3, r2
  40195e:	d103      	bne.n	401968 <_afec_get_irq_num+0x18>
		return AFEC1_IRQn;
  401960:	2028      	movs	r0, #40	; 0x28
  401962:	4770      	bx	lr
		return AFEC0_IRQn;
  401964:	201d      	movs	r0, #29
  401966:	4770      	bx	lr
	}

	return (IRQn_Type)-1;
  401968:	f04f 30ff 	mov.w	r0, #4294967295
}
  40196c:	4770      	bx	lr
  40196e:	bf00      	nop
  401970:	4003c000 	.word	0x4003c000

00401974 <_afec_init_irq_param>:
/**
 * \brief Init irq param with the given afec hardware instance
 */
static void _afec_init_irq_param(const void *const hw, struct _adc_async_device *dev)
{
	if (hw == AFEC0) {
  401974:	4b06      	ldr	r3, [pc, #24]	; (401990 <_afec_init_irq_param+0x1c>)
  401976:	4298      	cmp	r0, r3
  401978:	d003      	beq.n	401982 <_afec_init_irq_param+0xe>
		_afec0_dev = dev;
	}
	if (hw == AFEC1) {
  40197a:	4b06      	ldr	r3, [pc, #24]	; (401994 <_afec_init_irq_param+0x20>)
  40197c:	4298      	cmp	r0, r3
  40197e:	d003      	beq.n	401988 <_afec_init_irq_param+0x14>
  401980:	4770      	bx	lr
		_afec0_dev = dev;
  401982:	4b05      	ldr	r3, [pc, #20]	; (401998 <_afec_init_irq_param+0x24>)
  401984:	6019      	str	r1, [r3, #0]
  401986:	e7f8      	b.n	40197a <_afec_init_irq_param+0x6>
		_afec1_dev = dev;
  401988:	4b03      	ldr	r3, [pc, #12]	; (401998 <_afec_init_irq_param+0x24>)
  40198a:	6059      	str	r1, [r3, #4]
	}
}
  40198c:	e7f8      	b.n	401980 <_afec_init_irq_param+0xc>
  40198e:	bf00      	nop
  401990:	4003c000 	.word	0x4003c000
  401994:	40064000 	.word	0x40064000
  401998:	20400340 	.word	0x20400340

0040199c <_afec_init>:
 */
static int32_t _afec_init(void *const hw, const uint8_t i)
{
	uint8_t cnt;

	hri_afec_write_MR_reg(hw, _afecs[i].mr);
  40199c:	2364      	movs	r3, #100	; 0x64
  40199e:	4a1d      	ldr	r2, [pc, #116]	; (401a14 <_afec_init+0x78>)
  4019a0:	fb03 2301 	mla	r3, r3, r1, r2
  4019a4:	685a      	ldr	r2, [r3, #4]
}

static inline void hri_afec_write_MR_reg(const void *const hw, hri_afec_mr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_MR = data;
  4019a6:	6042      	str	r2, [r0, #4]
	hri_afec_write_EMR_reg(hw, _afecs[i].emr);
  4019a8:	689a      	ldr	r2, [r3, #8]
}

static inline void hri_afec_write_EMR_reg(const void *const hw, hri_afec_emr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_EMR = data;
  4019aa:	6082      	str	r2, [r0, #8]
	hri_afec_write_SEQ1R_reg(hw, _afecs[i].seq1r);
  4019ac:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_afec_write_SEQ1R_reg(const void *const hw, hri_afec_seq1r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ1R = data;
  4019ae:	60c2      	str	r2, [r0, #12]
	hri_afec_write_SEQ2R_reg(hw, _afecs[i].seq2r);
  4019b0:	691a      	ldr	r2, [r3, #16]
}

static inline void hri_afec_write_SEQ2R_reg(const void *const hw, hri_afec_seq2r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ2R = data;
  4019b2:	6102      	str	r2, [r0, #16]
	hri_afec_write_CWR_reg(hw, _afecs[i].cwr);
  4019b4:	695a      	ldr	r2, [r3, #20]
}

static inline void hri_afec_write_CWR_reg(const void *const hw, hri_afec_cwr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CWR = data;
  4019b6:	6502      	str	r2, [r0, #80]	; 0x50
	hri_afec_write_CGR_reg(hw, _afecs[i].cgr);
  4019b8:	699a      	ldr	r2, [r3, #24]
}

static inline void hri_afec_write_CGR_reg(const void *const hw, hri_afec_cgr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CGR = data;
  4019ba:	6542      	str	r2, [r0, #84]	; 0x54
	hri_afec_write_DIFFR_reg(hw, _afecs[i].diffr);
  4019bc:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_afec_write_DIFFR_reg(const void *const hw, hri_afec_diffr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_DIFFR = data;
  4019be:	6602      	str	r2, [r0, #96]	; 0x60
	hri_afec_write_ACR_reg(hw, _afecs[i].acr);
  4019c0:	6a1a      	ldr	r2, [r3, #32]
}

static inline void hri_afec_write_ACR_reg(const void *const hw, hri_afec_acr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_ACR = data;
  4019c2:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	hri_afec_write_SHMR_reg(hw, _afecs[i].shmr);
  4019c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
}

static inline void hri_afec_write_SHMR_reg(const void *const hw, hri_afec_shmr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SHMR = data;
  4019c8:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	hri_afec_write_COSR_reg(hw, _afecs[i].cosr);
  4019cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}

static inline void hri_afec_write_COSR_reg(const void *const hw, hri_afec_cosr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_COSR = data;
  4019ce:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
	hri_afec_write_CVR_reg(hw, _afecs[i].cvr);
  4019d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
}

static inline void hri_afec_write_CVR_reg(const void *const hw, hri_afec_cvr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CVR = data;
  4019d4:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
	hri_afec_write_CECR_reg(hw, _afecs[i].cecr);
  4019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}

static inline void hri_afec_write_CECR_reg(const void *const hw, hri_afec_cecr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CECR = data;
  4019da:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  4019de:	2200      	movs	r2, #0
  4019e0:	2a0b      	cmp	r2, #11
  4019e2:	d814      	bhi.n	401a0e <_afec_init+0x72>
{
  4019e4:	b410      	push	{r4}
	((Afec *)hw)->AFEC_CSELR = data;
  4019e6:	6642      	str	r2, [r0, #100]	; 0x64
		hri_afec_write_CSELR_reg(hw, cnt);
		hri_afec_write_COCR_reg(hw, _afecs[i].cocr[cnt]);
  4019e8:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4019ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4019f0:	4413      	add	r3, r2
  4019f2:	330c      	adds	r3, #12
  4019f4:	4c07      	ldr	r4, [pc, #28]	; (401a14 <_afec_init+0x78>)
  4019f6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  4019fa:	685b      	ldr	r3, [r3, #4]
	((Afec *)hw)->AFEC_COCR = data;
  4019fc:	66c3      	str	r3, [r0, #108]	; 0x6c
	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  4019fe:	3201      	adds	r2, #1
  401a00:	b2d2      	uxtb	r2, r2
  401a02:	2a0b      	cmp	r2, #11
  401a04:	d9ef      	bls.n	4019e6 <_afec_init+0x4a>
	}

	return ERR_NONE;
}
  401a06:	2000      	movs	r0, #0
  401a08:	f85d 4b04 	ldr.w	r4, [sp], #4
  401a0c:	4770      	bx	lr
  401a0e:	2000      	movs	r0, #0
  401a10:	4770      	bx	lr
  401a12:	bf00      	nop
  401a14:	00406038 	.word	0x00406038

00401a18 <_afec_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _afec_interrupt_handler(struct _adc_async_device *device)
{
  401a18:	b530      	push	{r4, r5, lr}
  401a1a:	b083      	sub	sp, #12
  401a1c:	4605      	mov	r5, r0
	void *const       hw = device->hw;
  401a1e:	6942      	ldr	r2, [r0, #20]
	return ((Afec *)hw)->AFEC_ISR;
  401a20:	6b11      	ldr	r1, [r2, #48]	; 0x30
	return ((Afec *)hw)->AFEC_IMR;
  401a22:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	volatile uint32_t status;
	uint8_t           cnt = 0;

	status = hri_afec_read_ISR_reg(hw) & hri_afec_read_IMR_reg(hw);
  401a24:	400b      	ands	r3, r1
  401a26:	9301      	str	r3, [sp, #4]
	if (status & AFEC_IMR_COMPE) {
  401a28:	9b01      	ldr	r3, [sp, #4]
  401a2a:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  401a2e:	d10e      	bne.n	401a4e <_afec_interrupt_handler+0x36>
		device->adc_async_cb.window_cb(device, cnt);
	}
	if (status & AFEC_IMR_GOVRE) {
  401a30:	9b01      	ldr	r3, [sp, #4]
  401a32:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
  401a36:	d10e      	bne.n	401a56 <_afec_interrupt_handler+0x3e>
		device->adc_async_cb.error_cb(device, cnt);
	}
	status &= 0xFFFu;
  401a38:	9b01      	ldr	r3, [sp, #4]
  401a3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  401a3e:	9301      	str	r3, [sp, #4]
	cnt = 32 - clz(status);
  401a40:	9c01      	ldr	r4, [sp, #4]
  401a42:	fab4 f484 	clz	r4, r4
  401a46:	f1c4 0420 	rsb	r4, r4, #32
  401a4a:	b2e4      	uxtb	r4, r4
	while (cnt) {
  401a4c:	e01f      	b.n	401a8e <_afec_interrupt_handler+0x76>
		device->adc_async_cb.window_cb(device, cnt);
  401a4e:	6803      	ldr	r3, [r0, #0]
  401a50:	2100      	movs	r1, #0
  401a52:	4798      	blx	r3
  401a54:	e7ec      	b.n	401a30 <_afec_interrupt_handler+0x18>
		device->adc_async_cb.error_cb(device, cnt);
  401a56:	686b      	ldr	r3, [r5, #4]
  401a58:	2100      	movs	r1, #0
  401a5a:	4628      	mov	r0, r5
  401a5c:	4798      	blx	r3
  401a5e:	e7eb      	b.n	401a38 <_afec_interrupt_handler+0x20>
		cnt--;
  401a60:	3c01      	subs	r4, #1
  401a62:	b2e4      	uxtb	r4, r4
		hri_afec_write_CSELR_reg(device->hw, cnt);
  401a64:	696b      	ldr	r3, [r5, #20]
	((Afec *)hw)->AFEC_CSELR = data;
  401a66:	665c      	str	r4, [r3, #100]	; 0x64
		device->adc_async_ch_cb.convert_done(device, cnt, hri_afec_read_CDR_reg(device->hw));
  401a68:	68ab      	ldr	r3, [r5, #8]
  401a6a:	696a      	ldr	r2, [r5, #20]
	return ((Afec *)hw)->AFEC_CDR;
  401a6c:	6e92      	ldr	r2, [r2, #104]	; 0x68
  401a6e:	b292      	uxth	r2, r2
  401a70:	4621      	mov	r1, r4
  401a72:	4628      	mov	r0, r5
  401a74:	4798      	blx	r3
		status &= ~(1 << cnt);
  401a76:	2301      	movs	r3, #1
  401a78:	40a3      	lsls	r3, r4
  401a7a:	9c01      	ldr	r4, [sp, #4]
  401a7c:	ea24 0403 	bic.w	r4, r4, r3
  401a80:	9401      	str	r4, [sp, #4]
		cnt = 32 - clz(status);
  401a82:	9c01      	ldr	r4, [sp, #4]
  401a84:	fab4 f484 	clz	r4, r4
  401a88:	f1c4 0420 	rsb	r4, r4, #32
  401a8c:	b2e4      	uxtb	r4, r4
	while (cnt) {
  401a8e:	2c00      	cmp	r4, #0
  401a90:	d1e6      	bne.n	401a60 <_afec_interrupt_handler+0x48>
	}
}
  401a92:	b003      	add	sp, #12
  401a94:	bd30      	pop	{r4, r5, pc}
	...

00401a98 <_afec_get_hardware_index>:
{
  401a98:	b508      	push	{r3, lr}
	if (hw == AFEC0) {
  401a9a:	4b09      	ldr	r3, [pc, #36]	; (401ac0 <_afec_get_hardware_index+0x28>)
  401a9c:	4298      	cmp	r0, r3
  401a9e:	d00a      	beq.n	401ab6 <_afec_get_hardware_index+0x1e>
	} else if (hw == AFEC1) {
  401aa0:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  401aa4:	4298      	cmp	r0, r3
  401aa6:	d008      	beq.n	401aba <_afec_get_hardware_index+0x22>
	ASSERT(false);
  401aa8:	22a7      	movs	r2, #167	; 0xa7
  401aaa:	4906      	ldr	r1, [pc, #24]	; (401ac4 <_afec_get_hardware_index+0x2c>)
  401aac:	2000      	movs	r0, #0
  401aae:	4b06      	ldr	r3, [pc, #24]	; (401ac8 <_afec_get_hardware_index+0x30>)
  401ab0:	4798      	blx	r3
	return 0;
  401ab2:	2000      	movs	r0, #0
  401ab4:	bd08      	pop	{r3, pc}
		return 0;
  401ab6:	2000      	movs	r0, #0
  401ab8:	bd08      	pop	{r3, pc}
		return 1;
  401aba:	2001      	movs	r0, #1
}
  401abc:	bd08      	pop	{r3, pc}
  401abe:	bf00      	nop
  401ac0:	4003c000 	.word	0x4003c000
  401ac4:	00406100 	.word	0x00406100
  401ac8:	00401831 	.word	0x00401831

00401acc <_afec_get_regs>:
{
  401acc:	b508      	push	{r3, lr}
	uint8_t n = _afec_get_hardware_index((const void *)hw_addr);
  401ace:	4b09      	ldr	r3, [pc, #36]	; (401af4 <_afec_get_regs+0x28>)
  401ad0:	4798      	blx	r3
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  401ad2:	2300      	movs	r3, #0
  401ad4:	2b01      	cmp	r3, #1
  401ad6:	d809      	bhi.n	401aec <_afec_get_regs+0x20>
		if (_afecs[i].number == n) {
  401ad8:	2264      	movs	r2, #100	; 0x64
  401ada:	fb02 f203 	mul.w	r2, r2, r3
  401ade:	4906      	ldr	r1, [pc, #24]	; (401af8 <_afec_get_regs+0x2c>)
  401ae0:	5c8a      	ldrb	r2, [r1, r2]
  401ae2:	4290      	cmp	r0, r2
  401ae4:	d003      	beq.n	401aee <_afec_get_regs+0x22>
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  401ae6:	3301      	adds	r3, #1
  401ae8:	b2db      	uxtb	r3, r3
  401aea:	e7f3      	b.n	401ad4 <_afec_get_regs+0x8>
	return 0;
  401aec:	2300      	movs	r3, #0
}
  401aee:	4618      	mov	r0, r3
  401af0:	bd08      	pop	{r3, pc}
  401af2:	bf00      	nop
  401af4:	00401a99 	.word	0x00401a99
  401af8:	00406038 	.word	0x00406038

00401afc <AFEC0_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC0_Handler(void)
{
  401afc:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec0_dev);
  401afe:	4b02      	ldr	r3, [pc, #8]	; (401b08 <AFEC0_Handler+0xc>)
  401b00:	6818      	ldr	r0, [r3, #0]
  401b02:	4b02      	ldr	r3, [pc, #8]	; (401b0c <AFEC0_Handler+0x10>)
  401b04:	4798      	blx	r3
  401b06:	bd08      	pop	{r3, pc}
  401b08:	20400340 	.word	0x20400340
  401b0c:	00401a19 	.word	0x00401a19

00401b10 <AFEC1_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC1_Handler(void)
{
  401b10:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec1_dev);
  401b12:	4b02      	ldr	r3, [pc, #8]	; (401b1c <AFEC1_Handler+0xc>)
  401b14:	6858      	ldr	r0, [r3, #4]
  401b16:	4b02      	ldr	r3, [pc, #8]	; (401b20 <AFEC1_Handler+0x10>)
  401b18:	4798      	blx	r3
  401b1a:	bd08      	pop	{r3, pc}
  401b1c:	20400340 	.word	0x20400340
  401b20:	00401a19 	.word	0x00401a19

00401b24 <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
  401b24:	b570      	push	{r4, r5, r6, lr}
  401b26:	460c      	mov	r4, r1
	int32_t init_status;

	ASSERT(device);
  401b28:	4605      	mov	r5, r0
  401b2a:	f44f 72a1 	mov.w	r2, #322	; 0x142
  401b2e:	4923      	ldr	r1, [pc, #140]	; (401bbc <_adc_async_init+0x98>)
  401b30:	3000      	adds	r0, #0
  401b32:	bf18      	it	ne
  401b34:	2001      	movne	r0, #1
  401b36:	4b22      	ldr	r3, [pc, #136]	; (401bc0 <_adc_async_init+0x9c>)
  401b38:	4798      	blx	r3

	init_status = _afec_init(hw, _afec_get_regs((uint32_t)hw));
  401b3a:	4620      	mov	r0, r4
  401b3c:	4b21      	ldr	r3, [pc, #132]	; (401bc4 <_adc_async_init+0xa0>)
  401b3e:	4798      	blx	r3
  401b40:	4601      	mov	r1, r0
  401b42:	4620      	mov	r0, r4
  401b44:	4b20      	ldr	r3, [pc, #128]	; (401bc8 <_adc_async_init+0xa4>)
  401b46:	4798      	blx	r3
	if (init_status) {
  401b48:	4606      	mov	r6, r0
  401b4a:	b108      	cbz	r0, 401b50 <_adc_async_init+0x2c>
	NVIC_DisableIRQ(_afec_get_irq_num(device));
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
	NVIC_EnableIRQ(_afec_get_irq_num(device));

	return ERR_NONE;
}
  401b4c:	4630      	mov	r0, r6
  401b4e:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
  401b50:	616c      	str	r4, [r5, #20]
	_afec_init_irq_param(hw, device);
  401b52:	4629      	mov	r1, r5
  401b54:	4620      	mov	r0, r4
  401b56:	4b1d      	ldr	r3, [pc, #116]	; (401bcc <_adc_async_init+0xa8>)
  401b58:	4798      	blx	r3
	NVIC_DisableIRQ(_afec_get_irq_num(device));
  401b5a:	4628      	mov	r0, r5
  401b5c:	4b1c      	ldr	r3, [pc, #112]	; (401bd0 <_adc_async_init+0xac>)
  401b5e:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  401b60:	2800      	cmp	r0, #0
  401b62:	db0d      	blt.n	401b80 <_adc_async_init+0x5c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401b64:	0943      	lsrs	r3, r0, #5
  401b66:	f000 001f 	and.w	r0, r0, #31
  401b6a:	2201      	movs	r2, #1
  401b6c:	fa02 f000 	lsl.w	r0, r2, r0
  401b70:	3320      	adds	r3, #32
  401b72:	4a18      	ldr	r2, [pc, #96]	; (401bd4 <_adc_async_init+0xb0>)
  401b74:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401b78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401b7c:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
  401b80:	4628      	mov	r0, r5
  401b82:	4b13      	ldr	r3, [pc, #76]	; (401bd0 <_adc_async_init+0xac>)
  401b84:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  401b86:	2800      	cmp	r0, #0
  401b88:	db09      	blt.n	401b9e <_adc_async_init+0x7a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401b8a:	0943      	lsrs	r3, r0, #5
  401b8c:	f000 001f 	and.w	r0, r0, #31
  401b90:	2201      	movs	r2, #1
  401b92:	fa02 f000 	lsl.w	r0, r2, r0
  401b96:	3360      	adds	r3, #96	; 0x60
  401b98:	4a0e      	ldr	r2, [pc, #56]	; (401bd4 <_adc_async_init+0xb0>)
  401b9a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	NVIC_EnableIRQ(_afec_get_irq_num(device));
  401b9e:	4628      	mov	r0, r5
  401ba0:	4b0b      	ldr	r3, [pc, #44]	; (401bd0 <_adc_async_init+0xac>)
  401ba2:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  401ba4:	2800      	cmp	r0, #0
  401ba6:	dbd1      	blt.n	401b4c <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401ba8:	0942      	lsrs	r2, r0, #5
  401baa:	f000 001f 	and.w	r0, r0, #31
  401bae:	2301      	movs	r3, #1
  401bb0:	fa03 f000 	lsl.w	r0, r3, r0
  401bb4:	4b07      	ldr	r3, [pc, #28]	; (401bd4 <_adc_async_init+0xb0>)
  401bb6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  401bba:	e7c7      	b.n	401b4c <_adc_async_init+0x28>
  401bbc:	00406100 	.word	0x00406100
  401bc0:	00401831 	.word	0x00401831
  401bc4:	00401acd 	.word	0x00401acd
  401bc8:	0040199d 	.word	0x0040199d
  401bcc:	00401975 	.word	0x00401975
  401bd0:	00401951 	.word	0x00401951
  401bd4:	e000e100 	.word	0xe000e100

00401bd8 <_adc_async_enable_channel>:
/**
 * \brief Enable ADC
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	hri_afec_set_CHSR_reg(device->hw, (1 << channel));
  401bd8:	6942      	ldr	r2, [r0, #20]
  401bda:	2301      	movs	r3, #1
  401bdc:	fa03 f101 	lsl.w	r1, r3, r1
	((Afec *)hw)->AFEC_CHER = mask;
  401be0:	6151      	str	r1, [r2, #20]
  401be2:	4770      	bx	lr

00401be4 <_adc_async_get_data_size>:
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	(void)device;

	return 2;
}
  401be4:	2002      	movs	r0, #2
  401be6:	4770      	bx	lr

00401be8 <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
  401be8:	f44f 7396 	mov.w	r3, #300	; 0x12c
  401bec:	fb03 f000 	mul.w	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  401bf0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  401bf4:	fb03 f000 	mul.w	r0, r3, r0
  401bf8:	4770      	bx	lr
	...

00401bfc <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  401bfc:	b500      	push	{lr}
  401bfe:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  401c00:	a801      	add	r0, sp, #4
  401c02:	4b14      	ldr	r3, [pc, #80]	; (401c54 <_init_chip+0x58>)
  401c04:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  401c06:	4a14      	ldr	r2, [pc, #80]	; (401c58 <_init_chip+0x5c>)
  401c08:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  401c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401c10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  401c14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401c18:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  401c1c:	a801      	add	r0, sp, #4
  401c1e:	4b0f      	ldr	r3, [pc, #60]	; (401c5c <_init_chip+0x60>)
  401c20:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  401c22:	4a0f      	ldr	r2, [pc, #60]	; (401c60 <_init_chip+0x64>)
  401c24:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  401c26:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  401c2a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  401c2e:	6013      	str	r3, [r2, #0]
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  401c30:	4b0c      	ldr	r3, [pc, #48]	; (401c64 <_init_chip+0x68>)
  401c32:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401c36:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  401c3a:	d104      	bne.n	401c46 <_init_chip+0x4a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  401c3c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401c40:	4b08      	ldr	r3, [pc, #32]	; (401c64 <_init_chip+0x68>)
  401c42:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_fpu_enable();
	hri_efc_write_EEFC_FMR_FWS_bf(EFC, CONF_EFC_WAIT_STATE);

#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();
  401c46:	4b08      	ldr	r3, [pc, #32]	; (401c68 <_init_chip+0x6c>)
  401c48:	4798      	blx	r3

#endif
	_pmc_init();
  401c4a:	4b08      	ldr	r3, [pc, #32]	; (401c6c <_init_chip+0x70>)
  401c4c:	4798      	blx	r3
}
  401c4e:	b003      	add	sp, #12
  401c50:	f85d fb04 	ldr.w	pc, [sp], #4
  401c54:	004012b9 	.word	0x004012b9
  401c58:	e000ed00 	.word	0xe000ed00
  401c5c:	004012c7 	.word	0x004012c7
  401c60:	400e0c00 	.word	0x400e0c00
  401c64:	400e0600 	.word	0x400e0600
  401c68:	004027b1 	.word	0x004027b1
  401c6c:	00402085 	.word	0x00402085

00401c70 <_can_irq_handler>:
 * \brief CAN interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _can_irq_handler(struct _can_async_device *dev)
{
  401c70:	b538      	push	{r3, r4, r5, lr}
  401c72:	4605      	mov	r5, r0
	uint32_t ir;
	ir = hri_mcan_read_IR_reg(dev->hw);
  401c74:	6803      	ldr	r3, [r0, #0]
	MCAN_CRITICAL_SECTION_LEAVE();
}

static inline hri_mcan_ir_reg_t hri_mcan_read_IR_reg(const void *const hw)
{
	return ((Mcan *)hw)->MCAN_IR;
  401c76:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & MCAN_IR_RF0N) {
  401c78:	f014 0f01 	tst.w	r4, #1
  401c7c:	d11a      	bne.n	401cb4 <_can_irq_handler+0x44>
		dev->cb.rx_done(dev);
	}

	if (ir & MCAN_IR_TC) {
  401c7e:	f414 7f00 	tst.w	r4, #512	; 0x200
  401c82:	d11a      	bne.n	401cba <_can_irq_handler+0x4a>
		dev->cb.tx_done(dev);
	}

	if (ir & MCAN_IR_BO) {
  401c84:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  401c88:	d11b      	bne.n	401cc2 <_can_irq_handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & MCAN_IR_EW) {
  401c8a:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  401c8e:	d11d      	bne.n	401ccc <_can_irq_handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & MCAN_IR_EP) {
  401c90:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  401c94:	d008      	beq.n	401ca8 <_can_irq_handler+0x38>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  401c96:	68eb      	ldr	r3, [r5, #12]
  401c98:	682a      	ldr	r2, [r5, #0]
	return (((Mcan *)hw)->MCAN_PSR & MCAN_PSR_EP) > 0;
  401c9a:	6c52      	ldr	r2, [r2, #68]	; 0x44
  401c9c:	f012 0f20 	tst.w	r2, #32
  401ca0:	d019      	beq.n	401cd6 <_can_irq_handler+0x66>
  401ca2:	2102      	movs	r1, #2
  401ca4:	4628      	mov	r0, r5
  401ca6:	4798      	blx	r3
	}

	if (ir & MCAN_IR_RF0L) {
  401ca8:	f014 0f08 	tst.w	r4, #8
  401cac:	d115      	bne.n	401cda <_can_irq_handler+0x6a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_mcan_write_IR_reg(dev->hw, ir);
  401cae:	682b      	ldr	r3, [r5, #0]
	((Mcan *)hw)->MCAN_IR = data;
  401cb0:	651c      	str	r4, [r3, #80]	; 0x50
  401cb2:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
  401cb4:	6883      	ldr	r3, [r0, #8]
  401cb6:	4798      	blx	r3
  401cb8:	e7e1      	b.n	401c7e <_can_irq_handler+0xe>
		dev->cb.tx_done(dev);
  401cba:	686b      	ldr	r3, [r5, #4]
  401cbc:	4628      	mov	r0, r5
  401cbe:	4798      	blx	r3
  401cc0:	e7e0      	b.n	401c84 <_can_irq_handler+0x14>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
  401cc2:	68eb      	ldr	r3, [r5, #12]
  401cc4:	2103      	movs	r1, #3
  401cc6:	4628      	mov	r0, r5
  401cc8:	4798      	blx	r3
  401cca:	e7de      	b.n	401c8a <_can_irq_handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
  401ccc:	68eb      	ldr	r3, [r5, #12]
  401cce:	2100      	movs	r1, #0
  401cd0:	4628      	mov	r0, r5
  401cd2:	4798      	blx	r3
  401cd4:	e7dc      	b.n	401c90 <_can_irq_handler+0x20>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  401cd6:	2101      	movs	r1, #1
  401cd8:	e7e4      	b.n	401ca4 <_can_irq_handler+0x34>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
  401cda:	68eb      	ldr	r3, [r5, #12]
  401cdc:	2104      	movs	r1, #4
  401cde:	4628      	mov	r0, r5
  401ce0:	4798      	blx	r3
  401ce2:	e7e4      	b.n	401cae <_can_irq_handler+0x3e>

00401ce4 <MCAN1_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN1_INT0_Handler(void)
{
  401ce4:	b508      	push	{r3, lr}
	_can_irq_handler(_can1_dev);
  401ce6:	4b02      	ldr	r3, [pc, #8]	; (401cf0 <MCAN1_INT0_Handler+0xc>)
  401ce8:	6a98      	ldr	r0, [r3, #40]	; 0x28
  401cea:	4b02      	ldr	r3, [pc, #8]	; (401cf4 <MCAN1_INT0_Handler+0x10>)
  401cec:	4798      	blx	r3
  401cee:	bd08      	pop	{r3, pc}
  401cf0:	20400348 	.word	0x20400348
  401cf4:	00401c71 	.word	0x00401c71

00401cf8 <_ffs>:
};
#endif

/* Find the first bit set */
static int _ffs(uint32_t *v, uint8_t len)
{
  401cf8:	b430      	push	{r4, r5}
	uint32_t i, j, bit;

	for (i = 0; i < len; i++) {
  401cfa:	2500      	movs	r5, #0
  401cfc:	428d      	cmp	r5, r1
  401cfe:	d210      	bcs.n	401d22 <_ffs+0x2a>
  401d00:	2201      	movs	r2, #1
  401d02:	2300      	movs	r3, #0
		bit = 1;
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401d04:	2b1f      	cmp	r3, #31
  401d06:	d80a      	bhi.n	401d1e <_ffs+0x26>
			if (v[i] & bit) {
  401d08:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  401d0c:	4222      	tst	r2, r4
  401d0e:	d102      	bne.n	401d16 <_ffs+0x1e>
				return i * 32 + j;
			}
			bit <<= 1;
  401d10:	0052      	lsls	r2, r2, #1
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401d12:	3301      	adds	r3, #1
  401d14:	e7f6      	b.n	401d04 <_ffs+0xc>
				return i * 32 + j;
  401d16:	eb03 1045 	add.w	r0, r3, r5, lsl #5
		}
	}

	return -1;
}
  401d1a:	bc30      	pop	{r4, r5}
  401d1c:	4770      	bx	lr
	for (i = 0; i < len; i++) {
  401d1e:	3501      	adds	r5, #1
  401d20:	e7ec      	b.n	401cfc <_ffs+0x4>
	return -1;
  401d22:	f04f 30ff 	mov.w	r0, #4294967295
  401d26:	e7f8      	b.n	401d1a <_ffs+0x22>

00401d28 <_ext_irq_handler>:

/**
 * \brief External interrupt handler
 */
static void _ext_irq_handler(void)
{
  401d28:	b510      	push	{r4, lr}
  401d2a:	b086      	sub	sp, #24
	uint32_t flag_total = 0, flags[5] = {
  401d2c:	2300      	movs	r3, #0
  401d2e:	9301      	str	r3, [sp, #4]
  401d30:	9302      	str	r3, [sp, #8]
  401d32:	9303      	str	r3, [sp, #12]
  401d34:	9304      	str	r3, [sp, #16]
  401d36:	9305      	str	r3, [sp, #20]
	                             0,
	                         };
	int pos;

	ASSERT(callback);
  401d38:	4b28      	ldr	r3, [pc, #160]	; (401ddc <_ext_irq_handler+0xb4>)
  401d3a:	6818      	ldr	r0, [r3, #0]
  401d3c:	22f8      	movs	r2, #248	; 0xf8
  401d3e:	4928      	ldr	r1, [pc, #160]	; (401de0 <_ext_irq_handler+0xb8>)
  401d40:	3000      	adds	r0, #0
  401d42:	bf18      	it	ne
  401d44:	2001      	movne	r0, #1
  401d46:	4b27      	ldr	r3, [pc, #156]	; (401de4 <_ext_irq_handler+0xbc>)
  401d48:	4798      	blx	r3
	return ((Pio *)hw)->PIO_ISR;
  401d4a:	4b27      	ldr	r3, [pc, #156]	; (401de8 <_ext_irq_handler+0xc0>)
  401d4c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401d4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	flags[0] = hri_pio_read_ISR_reg(PIOA);
	flags[0] &= hri_pio_read_IMR_reg(PIOA);
  401d50:	4013      	ands	r3, r2
  401d52:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  401d54:	4a25      	ldr	r2, [pc, #148]	; (401dec <_ext_irq_handler+0xc4>)
  401d56:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401d58:	6c92      	ldr	r2, [r2, #72]	; 0x48
	flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	flags[1] = hri_pio_read_ISR_reg(PIOB);
	flags[1] &= hri_pio_read_IMR_reg(PIOB);
  401d5a:	400a      	ands	r2, r1
  401d5c:	9202      	str	r2, [sp, #8]
	flag_total |= flags[1];
  401d5e:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  401d60:	4923      	ldr	r1, [pc, #140]	; (401df0 <_ext_irq_handler+0xc8>)
  401d62:	6cca      	ldr	r2, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401d64:	6c89      	ldr	r1, [r1, #72]	; 0x48
	flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	flags[3] = hri_pio_read_ISR_reg(PIOD);
	flags[3] &= hri_pio_read_IMR_reg(PIOD);
  401d66:	400a      	ands	r2, r1
  401d68:	9204      	str	r2, [sp, #16]
	flag_total |= flags[3];
  401d6a:	4313      	orrs	r3, r2
	flags[4] = hri_pio_read_ISR_reg(PIOE);
	flags[4] &= hri_pio_read_IMR_reg(PIOE);
	flag_total |= flags[4];
#endif

	while (flag_total) {
  401d6c:	e02c      	b.n	401dc8 <_ext_irq_handler+0xa0>
		pos = _ffs(flags, 5);
		while (-1 != pos) {
			callback(pos);
  401d6e:	4b1b      	ldr	r3, [pc, #108]	; (401ddc <_ext_irq_handler+0xb4>)
  401d70:	681b      	ldr	r3, [r3, #0]
  401d72:	4620      	mov	r0, r4
  401d74:	4798      	blx	r3

			flags[pos >> 5] &= ~(1 << (pos & 31));
  401d76:	1163      	asrs	r3, r4, #5
  401d78:	f004 041f 	and.w	r4, r4, #31
  401d7c:	2201      	movs	r2, #1
  401d7e:	fa02 f404 	lsl.w	r4, r2, r4
  401d82:	aa06      	add	r2, sp, #24
  401d84:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401d88:	f853 2c14 	ldr.w	r2, [r3, #-20]
  401d8c:	ea22 0204 	bic.w	r2, r2, r4
  401d90:	f843 2c14 	str.w	r2, [r3, #-20]
			pos = _ffs(flags, 5);
  401d94:	2105      	movs	r1, #5
  401d96:	a801      	add	r0, sp, #4
  401d98:	4b16      	ldr	r3, [pc, #88]	; (401df4 <_ext_irq_handler+0xcc>)
  401d9a:	4798      	blx	r3
  401d9c:	4604      	mov	r4, r0
		while (-1 != pos) {
  401d9e:	f1b4 3fff 	cmp.w	r4, #4294967295
  401da2:	d1e4      	bne.n	401d6e <_ext_irq_handler+0x46>
	return ((Pio *)hw)->PIO_ISR;
  401da4:	4a10      	ldr	r2, [pc, #64]	; (401de8 <_ext_irq_handler+0xc0>)
  401da6:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401da8:	6c93      	ldr	r3, [r2, #72]	; 0x48
		}
		flag_total = 0;

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
		flags[0] = hri_pio_read_ISR_reg(PIOA);
		flags[0] &= hri_pio_read_IMR_reg(PIOA);
  401daa:	400b      	ands	r3, r1
  401dac:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  401dae:	490f      	ldr	r1, [pc, #60]	; (401dec <_ext_irq_handler+0xc4>)
  401db0:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401db2:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
		flags[1] = hri_pio_read_ISR_reg(PIOB);
		flags[1] &= hri_pio_read_IMR_reg(PIOB);
  401db4:	4002      	ands	r2, r0
  401db6:	9202      	str	r2, [sp, #8]
		flag_total |= flags[1];
  401db8:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  401dba:	f501 6180 	add.w	r1, r1, #1024	; 0x400
  401dbe:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401dc0:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
		flags[3] = hri_pio_read_ISR_reg(PIOD);
		flags[3] &= hri_pio_read_IMR_reg(PIOD);
  401dc2:	4002      	ands	r2, r0
  401dc4:	9204      	str	r2, [sp, #16]
		flag_total |= flags[3];
  401dc6:	4313      	orrs	r3, r2
	while (flag_total) {
  401dc8:	b12b      	cbz	r3, 401dd6 <_ext_irq_handler+0xae>
		pos = _ffs(flags, 5);
  401dca:	2105      	movs	r1, #5
  401dcc:	a801      	add	r0, sp, #4
  401dce:	4b09      	ldr	r3, [pc, #36]	; (401df4 <_ext_irq_handler+0xcc>)
  401dd0:	4798      	blx	r3
  401dd2:	4604      	mov	r4, r0
		while (-1 != pos) {
  401dd4:	e7e3      	b.n	401d9e <_ext_irq_handler+0x76>
		flags[4] = hri_pio_read_ISR_reg(PIOE);
		flags[4] &= hri_pio_read_IMR_reg(PIOE);
		flag_total |= flags[4];
#endif
	}
}
  401dd6:	b006      	add	sp, #24
  401dd8:	bd10      	pop	{r4, pc}
  401dda:	bf00      	nop
  401ddc:	20400374 	.word	0x20400374
  401de0:	00406174 	.word	0x00406174
  401de4:	00401831 	.word	0x00401831
  401de8:	400e0e00 	.word	0x400e0e00
  401dec:	400e1000 	.word	0x400e1000
  401df0:	400e1400 	.word	0x400e1400
  401df4:	00401cf9 	.word	0x00401cf9

00401df8 <_pio_get_hardware_index>:
{
  401df8:	b510      	push	{r4, lr}
	ASSERT(hw);
  401dfa:	4604      	mov	r4, r0
  401dfc:	22d2      	movs	r2, #210	; 0xd2
  401dfe:	4905      	ldr	r1, [pc, #20]	; (401e14 <_pio_get_hardware_index+0x1c>)
  401e00:	3000      	adds	r0, #0
  401e02:	bf18      	it	ne
  401e04:	2001      	movne	r0, #1
  401e06:	4b04      	ldr	r3, [pc, #16]	; (401e18 <_pio_get_hardware_index+0x20>)
  401e08:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)PIOA) >> 9;
  401e0a:	4804      	ldr	r0, [pc, #16]	; (401e1c <_pio_get_hardware_index+0x24>)
  401e0c:	4420      	add	r0, r4
}
  401e0e:	f3c0 2047 	ubfx	r0, r0, #9, #8
  401e12:	bd10      	pop	{r4, pc}
  401e14:	00406174 	.word	0x00406174
  401e18:	00401831 	.word	0x00401831
  401e1c:	bff1f200 	.word	0xbff1f200

00401e20 <_pio_get_index>:
{
  401e20:	b510      	push	{r4, lr}
	ASSERT(hw);
  401e22:	4604      	mov	r4, r0
  401e24:	22e0      	movs	r2, #224	; 0xe0
  401e26:	490d      	ldr	r1, [pc, #52]	; (401e5c <_pio_get_index+0x3c>)
  401e28:	3000      	adds	r0, #0
  401e2a:	bf18      	it	ne
  401e2c:	2001      	movne	r0, #1
  401e2e:	4b0c      	ldr	r3, [pc, #48]	; (401e60 <_pio_get_index+0x40>)
  401e30:	4798      	blx	r3
	uint8_t offset = _pio_get_hardware_index(hw);
  401e32:	4620      	mov	r0, r4
  401e34:	4b0b      	ldr	r3, [pc, #44]	; (401e64 <_pio_get_index+0x44>)
  401e36:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401e38:	2300      	movs	r3, #0
  401e3a:	2b02      	cmp	r3, #2
  401e3c:	d80b      	bhi.n	401e56 <_pio_get_index+0x36>
		if (_ext_irq[i].number == offset) {
  401e3e:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  401e42:	008a      	lsls	r2, r1, #2
  401e44:	4908      	ldr	r1, [pc, #32]	; (401e68 <_pio_get_index+0x48>)
  401e46:	5c8a      	ldrb	r2, [r1, r2]
  401e48:	4290      	cmp	r0, r2
  401e4a:	d002      	beq.n	401e52 <_pio_get_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401e4c:	3301      	adds	r3, #1
  401e4e:	b2db      	uxtb	r3, r3
  401e50:	e7f3      	b.n	401e3a <_pio_get_index+0x1a>
			return i;
  401e52:	b258      	sxtb	r0, r3
  401e54:	bd10      	pop	{r4, pc}
	return ERR_INVALID_DATA;
  401e56:	f04f 30ff 	mov.w	r0, #4294967295
}
  401e5a:	bd10      	pop	{r4, pc}
  401e5c:	00406174 	.word	0x00406174
  401e60:	00401831 	.word	0x00401831
  401e64:	00401df9 	.word	0x00401df9
  401e68:	00406118 	.word	0x00406118

00401e6c <_pio_init>:
 * \return The status of instance initial
 * \retval ERR_NONE Initial status OK
 * \retval ERR_DENIED No need to initial
 */
static int32_t _pio_init(void *const hw)
{
  401e6c:	b538      	push	{r3, r4, r5, lr}
	int8_t i;

	ASSERT(hw);
  401e6e:	4604      	mov	r4, r0
  401e70:	f44f 72af 	mov.w	r2, #350	; 0x15e
  401e74:	4929      	ldr	r1, [pc, #164]	; (401f1c <_pio_init+0xb0>)
  401e76:	3000      	adds	r0, #0
  401e78:	bf18      	it	ne
  401e7a:	2001      	movne	r0, #1
  401e7c:	4b28      	ldr	r3, [pc, #160]	; (401f20 <_pio_init+0xb4>)
  401e7e:	4798      	blx	r3

	i = _pio_get_index(hw);
  401e80:	4620      	mov	r0, r4
  401e82:	4b28      	ldr	r3, [pc, #160]	; (401f24 <_pio_init+0xb8>)
  401e84:	4798      	blx	r3
	if (i < 0) {
  401e86:	2800      	cmp	r0, #0
  401e88:	db43      	blt.n	401f12 <_pio_init+0xa6>
		return ERR_DENIED;
	}

	hri_pio_set_AIMMR_reg(hw, _ext_irq[i].add_irq_enable);
  401e8a:	4d27      	ldr	r5, [pc, #156]	; (401f28 <_pio_init+0xbc>)
  401e8c:	00c2      	lsls	r2, r0, #3
  401e8e:	1a11      	subs	r1, r2, r0
  401e90:	008b      	lsls	r3, r1, #2
  401e92:	442b      	add	r3, r5
  401e94:	6899      	ldr	r1, [r3, #8]
	((Pio *)hw)->PIO_AIMER = mask;
  401e96:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
	hri_pio_clear_ELSR_reg(hw, _ext_irq[i].esr);
  401e9a:	68d9      	ldr	r1, [r3, #12]
	((Pio *)hw)->PIO_ESR = mask;
  401e9c:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	hri_pio_set_ELSR_reg(hw, _ext_irq[i].lsr);
  401ea0:	6919      	ldr	r1, [r3, #16]
	((Pio *)hw)->PIO_LSR = mask;
  401ea2:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
	hri_pio_clear_FRLHSR_reg(hw, _ext_irq[i].fellsr);
  401ea6:	699b      	ldr	r3, [r3, #24]
	((Pio *)hw)->PIO_FELLSR = mask;
  401ea8:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	hri_pio_set_FRLHSR_reg(hw, _ext_irq[i].rehlsr);
  401eac:	1a10      	subs	r0, r2, r0
  401eae:	0083      	lsls	r3, r0, #2
  401eb0:	442b      	add	r3, r5
  401eb2:	695b      	ldr	r3, [r3, #20]
	((Pio *)hw)->PIO_REHLSR = mask;
  401eb4:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4

	i = _pio_irq_n[_pio_get_hardware_index(hw)];
  401eb8:	4620      	mov	r0, r4
  401eba:	4b1c      	ldr	r3, [pc, #112]	; (401f2c <_pio_init+0xc0>)
  401ebc:	4798      	blx	r3
  401ebe:	4428      	add	r0, r5
  401ec0:	f990 3054 	ldrsb.w	r3, [r0, #84]	; 0x54
  if ((int32_t)(IRQn) >= 0)
  401ec4:	2b00      	cmp	r3, #0
  401ec6:	db0c      	blt.n	401ee2 <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401ec8:	095a      	lsrs	r2, r3, #5
  401eca:	f003 001f 	and.w	r0, r3, #31
  401ece:	2101      	movs	r1, #1
  401ed0:	4081      	lsls	r1, r0
  401ed2:	3220      	adds	r2, #32
  401ed4:	4816      	ldr	r0, [pc, #88]	; (401f30 <_pio_init+0xc4>)
  401ed6:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401eda:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401ede:	f3bf 8f6f 	isb	sy
  if ((int32_t)(IRQn) >= 0)
  401ee2:	2b00      	cmp	r3, #0
  401ee4:	db08      	blt.n	401ef8 <_pio_init+0x8c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401ee6:	095a      	lsrs	r2, r3, #5
  401ee8:	f003 001f 	and.w	r0, r3, #31
  401eec:	2101      	movs	r1, #1
  401eee:	4081      	lsls	r1, r0
  401ef0:	3260      	adds	r2, #96	; 0x60
  401ef2:	480f      	ldr	r0, [pc, #60]	; (401f30 <_pio_init+0xc4>)
  401ef4:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  401ef8:	2b00      	cmp	r3, #0
  401efa:	db0d      	blt.n	401f18 <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401efc:	0959      	lsrs	r1, r3, #5
  401efe:	f003 031f 	and.w	r3, r3, #31
  401f02:	2201      	movs	r2, #1
  401f04:	fa02 f303 	lsl.w	r3, r2, r3
  401f08:	4a09      	ldr	r2, [pc, #36]	; (401f30 <_pio_init+0xc4>)
  401f0a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	NVIC_DisableIRQ((IRQn_Type)i);
	NVIC_ClearPendingIRQ((IRQn_Type)i);
	NVIC_EnableIRQ((IRQn_Type)i);

	return ERR_NONE;
  401f0e:	2000      	movs	r0, #0
  401f10:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
  401f12:	f06f 0010 	mvn.w	r0, #16
  401f16:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NONE;
  401f18:	2000      	movs	r0, #0
}
  401f1a:	bd38      	pop	{r3, r4, r5, pc}
  401f1c:	00406174 	.word	0x00406174
  401f20:	00401831 	.word	0x00401831
  401f24:	00401e21 	.word	0x00401e21
  401f28:	00406118 	.word	0x00406118
  401f2c:	00401df9 	.word	0x00401df9
  401f30:	e000e100 	.word	0xe000e100

00401f34 <PIOD_Handler>:
{
  401f34:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401f36:	4b01      	ldr	r3, [pc, #4]	; (401f3c <PIOD_Handler+0x8>)
  401f38:	4798      	blx	r3
  401f3a:	bd08      	pop	{r3, pc}
  401f3c:	00401d29 	.word	0x00401d29

00401f40 <PIOA_Handler>:
{
  401f40:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401f42:	4b01      	ldr	r3, [pc, #4]	; (401f48 <PIOA_Handler+0x8>)
  401f44:	4798      	blx	r3
  401f46:	bd08      	pop	{r3, pc}
  401f48:	00401d29 	.word	0x00401d29

00401f4c <PIOB_Handler>:
{
  401f4c:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401f4e:	4b01      	ldr	r3, [pc, #4]	; (401f54 <PIOB_Handler+0x8>)
  401f50:	4798      	blx	r3
  401f52:	bd08      	pop	{r3, pc}
  401f54:	00401d29 	.word	0x00401d29

00401f58 <_ext_irq_init>:

int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
  401f58:	b538      	push	{r3, r4, r5, lr}
  401f5a:	4605      	mov	r5, r0

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	_pio_init(PIOA);
  401f5c:	4805      	ldr	r0, [pc, #20]	; (401f74 <_ext_irq_init+0x1c>)
  401f5e:	4c06      	ldr	r4, [pc, #24]	; (401f78 <_ext_irq_init+0x20>)
  401f60:	47a0      	blx	r4
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	_pio_init(PIOB);
  401f62:	4806      	ldr	r0, [pc, #24]	; (401f7c <_ext_irq_init+0x24>)
  401f64:	47a0      	blx	r4
#if CONF_EXTIRQ_2_ENABLE == 1 && defined(PIOC)
	_pio_init(PIOC);
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	_pio_init(PIOD);
  401f66:	4806      	ldr	r0, [pc, #24]	; (401f80 <_ext_irq_init+0x28>)
  401f68:	47a0      	blx	r4

#if CONF_EXTIRQ_4_ENABLE == 1 && defined(PIOE)
	_pio_init(PIOE);
#endif

	callback = cb;
  401f6a:	4b06      	ldr	r3, [pc, #24]	; (401f84 <_ext_irq_init+0x2c>)
  401f6c:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
  401f6e:	2000      	movs	r0, #0
  401f70:	bd38      	pop	{r3, r4, r5, pc}
  401f72:	bf00      	nop
  401f74:	400e0e00 	.word	0x400e0e00
  401f78:	00401e6d 	.word	0x00401e6d
  401f7c:	400e1000 	.word	0x400e1000
  401f80:	400e1400 	.word	0x400e1400
  401f84:	20400374 	.word	0x20400374

00401f88 <_ext_irq_enable>:

	return ERR_NONE;
}

int32_t _ext_irq_enable(const uint32_t pin, const bool enable)
{
  401f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401f8c:	4604      	mov	r4, r0
  401f8e:	460f      	mov	r7, r1
	void *   hw   = PIOA;
	uint32_t temp = 0;

	ASSERT(pin < 160);
  401f90:	f8df 8050 	ldr.w	r8, [pc, #80]	; 401fe4 <_ext_irq_enable+0x5c>
  401f94:	f240 12ab 	movw	r2, #427	; 0x1ab
  401f98:	4641      	mov	r1, r8
  401f9a:	289f      	cmp	r0, #159	; 0x9f
  401f9c:	bf8c      	ite	hi
  401f9e:	2000      	movhi	r0, #0
  401fa0:	2001      	movls	r0, #1
  401fa2:	4e0e      	ldr	r6, [pc, #56]	; (401fdc <_ext_irq_enable+0x54>)
  401fa4:	47b0      	blx	r6

	hw   = _get_hardware_instance(pin);
  401fa6:	b2e5      	uxtb	r5, r4
	ASSERT(pin < 160);
  401fa8:	22c3      	movs	r2, #195	; 0xc3
  401faa:	4641      	mov	r1, r8
  401fac:	2d9f      	cmp	r5, #159	; 0x9f
  401fae:	bf8c      	ite	hi
  401fb0:	2000      	movhi	r0, #0
  401fb2:	2001      	movls	r0, #1
  401fb4:	47b0      	blx	r6
	return (void *)((uint32_t)PIOA + (pin >> 5) * 0x200);
  401fb6:	096d      	lsrs	r5, r5, #5
  401fb8:	4b09      	ldr	r3, [pc, #36]	; (401fe0 <_ext_irq_enable+0x58>)
  401fba:	eb03 2545 	add.w	r5, r3, r5, lsl #9
	temp = pin & 31;
  401fbe:	f004 041f 	and.w	r4, r4, #31

	if (enable) {
  401fc2:	b937      	cbnz	r7, 401fd2 <_ext_irq_enable+0x4a>
		hri_pio_set_IMR_reg(hw, 1ul << temp);
	} else {
		hri_pio_clear_IMR_reg(hw, 1ul << temp);
  401fc4:	2301      	movs	r3, #1
  401fc6:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IDR = mask;
  401fca:	646c      	str	r4, [r5, #68]	; 0x44
	}

	return ERR_NONE;
}
  401fcc:	2000      	movs	r0, #0
  401fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hri_pio_set_IMR_reg(hw, 1ul << temp);
  401fd2:	2301      	movs	r3, #1
  401fd4:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IER = mask;
  401fd8:	642c      	str	r4, [r5, #64]	; 0x40
  401fda:	e7f7      	b.n	401fcc <_ext_irq_enable+0x44>
  401fdc:	00401831 	.word	0x00401831
  401fe0:	400e0e00 	.word	0x400e0e00
  401fe4:	00406174 	.word	0x00406174

00401fe8 <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  401fe8:	490e      	ldr	r1, [pc, #56]	; (402024 <_pmc_init_sources+0x3c>)
  401fea:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  401fec:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  401ff0:	4b0d      	ldr	r3, [pc, #52]	; (402028 <_pmc_init_sources+0x40>)
  401ff2:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  401ff4:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  401ff6:	4b0b      	ldr	r3, [pc, #44]	; (402024 <_pmc_init_sources+0x3c>)
  401ff8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  401ffa:	f013 0f01 	tst.w	r3, #1
  401ffe:	d0fa      	beq.n	401ff6 <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  402000:	4b08      	ldr	r3, [pc, #32]	; (402024 <_pmc_init_sources+0x3c>)
  402002:	6a19      	ldr	r1, [r3, #32]
  402004:	4a09      	ldr	r2, [pc, #36]	; (40202c <_pmc_init_sources+0x44>)
  402006:	430a      	orrs	r2, r1
  402008:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  40200a:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  40200c:	4a08      	ldr	r2, [pc, #32]	; (402030 <_pmc_init_sources+0x48>)
  40200e:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  402010:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  402012:	4a08      	ldr	r2, [pc, #32]	; (402034 <_pmc_init_sources+0x4c>)
  402014:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  402016:	4b03      	ldr	r3, [pc, #12]	; (402024 <_pmc_init_sources+0x3c>)
  402018:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  40201a:	f013 0f02 	tst.w	r3, #2
  40201e:	d0fa      	beq.n	402016 <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  402020:	4770      	bx	lr
  402022:	bf00      	nop
  402024:	400e0600 	.word	0x400e0600
  402028:	00373e01 	.word	0x00373e01
  40202c:	01370000 	.word	0x01370000
  402030:	f800ffff 	.word	0xf800ffff
  402034:	20183f01 	.word	0x20183f01

00402038 <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  402038:	4a11      	ldr	r2, [pc, #68]	; (402080 <_pmc_init_master_clock+0x48>)
  40203a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  40203c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  402040:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  402042:	4b0f      	ldr	r3, [pc, #60]	; (402080 <_pmc_init_master_clock+0x48>)
  402044:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  402046:	f013 0f08 	tst.w	r3, #8
  40204a:	d0fa      	beq.n	402042 <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  40204c:	4a0c      	ldr	r2, [pc, #48]	; (402080 <_pmc_init_master_clock+0x48>)
  40204e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  402050:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  402054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  402058:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  40205a:	4b09      	ldr	r3, [pc, #36]	; (402080 <_pmc_init_master_clock+0x48>)
  40205c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  40205e:	f013 0f08 	tst.w	r3, #8
  402062:	d0fa      	beq.n	40205a <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  402064:	4a06      	ldr	r2, [pc, #24]	; (402080 <_pmc_init_master_clock+0x48>)
  402066:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  402068:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  40206c:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  402070:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  402072:	4b03      	ldr	r3, [pc, #12]	; (402080 <_pmc_init_master_clock+0x48>)
  402074:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  402076:	f013 0f08 	tst.w	r3, #8
  40207a:	d0fa      	beq.n	402072 <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  40207c:	4770      	bx	lr
  40207e:	bf00      	nop
  402080:	400e0600 	.word	0x400e0600

00402084 <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  402084:	b508      	push	{r3, lr}
	_pmc_init_sources();
  402086:	4b02      	ldr	r3, [pc, #8]	; (402090 <_pmc_init+0xc>)
  402088:	4798      	blx	r3
	_pmc_init_master_clock();
  40208a:	4b02      	ldr	r3, [pc, #8]	; (402094 <_pmc_init+0x10>)
  40208c:	4798      	blx	r3
  40208e:	bd08      	pop	{r3, pc}
  402090:	00401fe9 	.word	0x00401fe9
  402094:	00402039 	.word	0x00402039

00402098 <_pwm_get_cfg>:
 */
static const struct _pwm_cfg *_pwm_get_cfg(void *const hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  402098:	2300      	movs	r3, #0
  40209a:	2b01      	cmp	r3, #1
  40209c:	d80f      	bhi.n	4020be <_pwm_get_cfg+0x26>
		if (_pwms[i].hw == hw) {
  40209e:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  4020a2:	008a      	lsls	r2, r1, #2
  4020a4:	4907      	ldr	r1, [pc, #28]	; (4020c4 <_pwm_get_cfg+0x2c>)
  4020a6:	588a      	ldr	r2, [r1, r2]
  4020a8:	4282      	cmp	r2, r0
  4020aa:	d002      	beq.n	4020b2 <_pwm_get_cfg+0x1a>
	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  4020ac:	3301      	adds	r3, #1
  4020ae:	b2db      	uxtb	r3, r3
  4020b0:	e7f3      	b.n	40209a <_pwm_get_cfg+0x2>
			return (_pwms + i);
  4020b2:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  4020b6:	009a      	lsls	r2, r3, #2
  4020b8:	4608      	mov	r0, r1
  4020ba:	4410      	add	r0, r2
  4020bc:	4770      	bx	lr
		}
	}

	return NULL;
  4020be:	2000      	movs	r0, #0
}
  4020c0:	4770      	bx	lr
  4020c2:	bf00      	nop
  4020c4:	00406190 	.word	0x00406190

004020c8 <_pwm_init_irq_param>:
/**
 * \brief Init irq param with the given pwm hardware instance
 */
static void _pwm_init_irq_param(const void *const hw, struct _pwm_device *dev)
{
	if (hw == PWM0) {
  4020c8:	4b06      	ldr	r3, [pc, #24]	; (4020e4 <_pwm_init_irq_param+0x1c>)
  4020ca:	4298      	cmp	r0, r3
  4020cc:	d003      	beq.n	4020d6 <_pwm_init_irq_param+0xe>
		_pwm0_dev = dev;
	}
	if (hw == PWM1) {
  4020ce:	4b06      	ldr	r3, [pc, #24]	; (4020e8 <_pwm_init_irq_param+0x20>)
  4020d0:	4298      	cmp	r0, r3
  4020d2:	d003      	beq.n	4020dc <_pwm_init_irq_param+0x14>
  4020d4:	4770      	bx	lr
		_pwm0_dev = dev;
  4020d6:	4b05      	ldr	r3, [pc, #20]	; (4020ec <_pwm_init_irq_param+0x24>)
  4020d8:	6019      	str	r1, [r3, #0]
  4020da:	e7f8      	b.n	4020ce <_pwm_init_irq_param+0x6>
		_pwm1_dev = dev;
  4020dc:	4b03      	ldr	r3, [pc, #12]	; (4020ec <_pwm_init_irq_param+0x24>)
  4020de:	6059      	str	r1, [r3, #4]
	}
}
  4020e0:	e7f8      	b.n	4020d4 <_pwm_init_irq_param+0xc>
  4020e2:	bf00      	nop
  4020e4:	40020000 	.word	0x40020000
  4020e8:	4005c000 	.word	0x4005c000
  4020ec:	20400378 	.word	0x20400378

004020f0 <_pwm_interrupt_handler>:
 * \internal interrupt handler for PWM
 *
 * \param[in] instance PWM instance number
 */
static void _pwm_interrupt_handler(struct _pwm_device *device)
{
  4020f0:	b508      	push	{r3, lr}
	if (hri_pwm_read_ISR1_reg(device->hw)) {
  4020f2:	6903      	ldr	r3, [r0, #16]
	return ((Pwm *)hw)->PWM_ISR1;
  4020f4:	69db      	ldr	r3, [r3, #28]
  4020f6:	b113      	cbz	r3, 4020fe <_pwm_interrupt_handler+0xe>
		if (NULL != device->callback.pwm_period_cb) {
  4020f8:	6803      	ldr	r3, [r0, #0]
  4020fa:	b103      	cbz	r3, 4020fe <_pwm_interrupt_handler+0xe>
			device->callback.pwm_period_cb(device);
  4020fc:	4798      	blx	r3
  4020fe:	bd08      	pop	{r3, pc}

00402100 <PWM0_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM0_Handler(void)
{
  402100:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm0_dev);
  402102:	4b02      	ldr	r3, [pc, #8]	; (40210c <PWM0_Handler+0xc>)
  402104:	6818      	ldr	r0, [r3, #0]
  402106:	4b02      	ldr	r3, [pc, #8]	; (402110 <PWM0_Handler+0x10>)
  402108:	4798      	blx	r3
  40210a:	bd08      	pop	{r3, pc}
  40210c:	20400378 	.word	0x20400378
  402110:	004020f1 	.word	0x004020f1

00402114 <PWM1_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM1_Handler(void)
{
  402114:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm1_dev);
  402116:	4b02      	ldr	r3, [pc, #8]	; (402120 <PWM1_Handler+0xc>)
  402118:	6858      	ldr	r0, [r3, #4]
  40211a:	4b02      	ldr	r3, [pc, #8]	; (402124 <PWM1_Handler+0x10>)
  40211c:	4798      	blx	r3
  40211e:	bd08      	pop	{r3, pc}
  402120:	20400378 	.word	0x20400378
  402124:	004020f1 	.word	0x004020f1

00402128 <_pwm_init>:
}

int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
  402128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40212a:	4606      	mov	r6, r0
	ASSERT(hw);
  40212c:	460c      	mov	r4, r1
  40212e:	1c08      	adds	r0, r1, #0
  402130:	bf18      	it	ne
  402132:	2001      	movne	r0, #1
  402134:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  402138:	4944      	ldr	r1, [pc, #272]	; (40224c <_pwm_init+0x124>)
  40213a:	4b45      	ldr	r3, [pc, #276]	; (402250 <_pwm_init+0x128>)
  40213c:	4798      	blx	r3
	int8_t                      i;
	const struct _pwm_cfg *     cfg;
	const struct _pwm_ch_cfg *  ch;
	const struct _pwm_comp_cfg *comp;

	cfg = _pwm_get_cfg(hw);
  40213e:	4620      	mov	r0, r4
  402140:	4b44      	ldr	r3, [pc, #272]	; (402254 <_pwm_init+0x12c>)
  402142:	4798      	blx	r3
  402144:	4605      	mov	r5, r0

	device->hw = hw;
  402146:	6134      	str	r4, [r6, #16]
	/* Init PMW */
	hri_pwm_write_CLK_reg(hw, cfg->pwm_clk);
  402148:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_pwm_write_CLK_reg(const void *const hw, hri_pwm_clk_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_CLK = data;
  40214a:	6023      	str	r3, [r4, #0]
	hri_pwm_write_ELMR_reg(hw, 0, cfg->pwm_elmr0);
  40214c:	68c3      	ldr	r3, [r0, #12]
}

static inline void hri_pwm_write_ELMR_reg(const void *const hw, uint8_t index, hri_pwm_elmr_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ELMR[index] = data;
  40214e:	67e3      	str	r3, [r4, #124]	; 0x7c
	hri_pwm_write_ELMR_reg(hw, 1, cfg->pwm_elmr1);
  402150:	6903      	ldr	r3, [r0, #16]
  402152:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	hri_pwm_write_FMR_reg(hw, cfg->pwm_fmr);
  402156:	6943      	ldr	r3, [r0, #20]
	((Pwm *)hw)->PWM_FMR = data;
  402158:	65e3      	str	r3, [r4, #92]	; 0x5c
	hri_pwm_write_FPV1_reg(hw, cfg->pwm_fpv1);
  40215a:	6983      	ldr	r3, [r0, #24]
	((Pwm *)hw)->PWM_FPV1 = data;
  40215c:	66a3      	str	r3, [r4, #104]	; 0x68
	hri_pwm_write_FPV2_reg(hw, cfg->pwm_fpv2);
  40215e:	69c3      	ldr	r3, [r0, #28]
}

static inline void hri_pwm_write_FPV2_reg(const void *const hw, hri_pwm_fpv2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_FPV2 = data;
  402160:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	hri_pwm_write_FPE_reg(hw, cfg->pwm_fpe);
  402164:	6a03      	ldr	r3, [r0, #32]
	((Pwm *)hw)->PWM_FPE = data;
  402166:	66e3      	str	r3, [r4, #108]	; 0x6c
	hri_pwm_write_ETRG1_reg(hw, cfg->pwm_etrg1);
  402168:	6a43      	ldr	r3, [r0, #36]	; 0x24
}

static inline void hri_pwm_write_ETRG1_reg(const void *const hw, hri_pwm_etrg1_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG1 = data;
  40216a:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	hri_pwm_write_ETRG2_reg(hw, cfg->pwm_etrg2);
  40216e:	6a83      	ldr	r3, [r0, #40]	; 0x28
}

static inline void hri_pwm_write_ETRG2_reg(const void *const hw, hri_pwm_etrg2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG2 = data;
  402170:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c

	/* Init Channel */
	for (i = 0; i < cfg->ch_num; i++) {
  402174:	2300      	movs	r3, #0
  402176:	e019      	b.n	4021ac <_pwm_init+0x84>
		ch = cfg->ch + i;
  402178:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  40217a:	0118      	lsls	r0, r3, #4
  40217c:	eb07 0e00 	add.w	lr, r7, r0
		hri_pwm_write_CMR_reg(hw, ch->index, ch->mode);
  402180:	5c3a      	ldrb	r2, [r7, r0]
  402182:	f8de 1004 	ldr.w	r1, [lr, #4]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR = data;
  402186:	3210      	adds	r2, #16
  402188:	0152      	lsls	r2, r2, #5
  40218a:	50a1      	str	r1, [r4, r2]
		hri_pwm_write_CDTY_reg(hw, ch->index, ch->duty_cycle);
  40218c:	5c3a      	ldrb	r2, [r7, r0]
  40218e:	f8de 100c 	ldr.w	r1, [lr, #12]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTY = data;
  402192:	3210      	adds	r2, #16
  402194:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402198:	6051      	str	r1, [r2, #4]
		hri_pwm_write_CPRD_reg(hw, ch->index, ch->period);
  40219a:	5c3a      	ldrb	r2, [r7, r0]
  40219c:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRD = data;
  4021a0:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  4021a4:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
	for (i = 0; i < cfg->ch_num; i++) {
  4021a8:	3301      	adds	r3, #1
  4021aa:	b25b      	sxtb	r3, r3
  4021ac:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  4021ae:	4293      	cmp	r3, r2
  4021b0:	d3e2      	bcc.n	402178 <_pwm_init+0x50>
  4021b2:	2300      	movs	r3, #0
  4021b4:	e014      	b.n	4021e0 <_pwm_init+0xb8>
	}
	/* Init comparison */
	for (i = 0; i < cfg->comp_num; i++) {
		comp = cfg->comp + i;
  4021b6:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  4021b8:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  4021bc:	0082      	lsls	r2, r0, #2
  4021be:	eb01 0e02 	add.w	lr, r1, r2
		hri_pwm_write_CMPM_reg(hw, comp->index, comp->comp_cmpm);
  4021c2:	5c88      	ldrb	r0, [r1, r2]
  4021c4:	f8de 7004 	ldr.w	r7, [lr, #4]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM = data;
  4021c8:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  4021cc:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
		hri_pwm_write_CMPV_reg(hw, comp->index, comp->comp_cmpv);
  4021d0:	5c8a      	ldrb	r2, [r1, r2]
  4021d2:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV = data;
  4021d6:	3213      	adds	r2, #19
  4021d8:	0112      	lsls	r2, r2, #4
  4021da:	50a1      	str	r1, [r4, r2]
	for (i = 0; i < cfg->comp_num; i++) {
  4021dc:	3301      	adds	r3, #1
  4021de:	b25b      	sxtb	r3, r3
  4021e0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  4021e2:	4293      	cmp	r3, r2
  4021e4:	d3e7      	bcc.n	4021b6 <_pwm_init+0x8e>
	}

	_pwm_init_irq_param(hw, device);
  4021e6:	4631      	mov	r1, r6
  4021e8:	4620      	mov	r0, r4
  4021ea:	4b1b      	ldr	r3, [pc, #108]	; (402258 <_pwm_init+0x130>)
  4021ec:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  4021ee:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4021f2:	2b00      	cmp	r3, #0
  4021f4:	db0d      	blt.n	402212 <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4021f6:	095a      	lsrs	r2, r3, #5
  4021f8:	f003 031f 	and.w	r3, r3, #31
  4021fc:	2101      	movs	r1, #1
  4021fe:	fa01 f303 	lsl.w	r3, r1, r3
  402202:	3220      	adds	r2, #32
  402204:	4915      	ldr	r1, [pc, #84]	; (40225c <_pwm_init+0x134>)
  402206:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  40220a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40220e:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  402212:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402216:	2b00      	cmp	r3, #0
  402218:	db09      	blt.n	40222e <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40221a:	095a      	lsrs	r2, r3, #5
  40221c:	f003 031f 	and.w	r3, r3, #31
  402220:	2101      	movs	r1, #1
  402222:	fa01 f303 	lsl.w	r3, r1, r3
  402226:	3260      	adds	r2, #96	; 0x60
  402228:	490c      	ldr	r1, [pc, #48]	; (40225c <_pwm_init+0x134>)
  40222a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  40222e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402232:	2b00      	cmp	r3, #0
  402234:	db08      	blt.n	402248 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402236:	0959      	lsrs	r1, r3, #5
  402238:	f003 031f 	and.w	r3, r3, #31
  40223c:	2201      	movs	r2, #1
  40223e:	fa02 f303 	lsl.w	r3, r2, r3
  402242:	4a06      	ldr	r2, [pc, #24]	; (40225c <_pwm_init+0x134>)
  402244:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	return ERR_NONE;
}
  402248:	2000      	movs	r0, #0
  40224a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40224c:	00406238 	.word	0x00406238
  402250:	00401831 	.word	0x00401831
  402254:	00402099 	.word	0x00402099
  402258:	004020c9 	.word	0x004020c9
  40225c:	e000e100 	.word	0xe000e100

00402260 <_pwm_enable>:

	hri_pwm_write_DIS_reg(device->hw, PWM_DIS_MASK);
}

void _pwm_enable(struct _pwm_device *const device)
{
  402260:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  402262:	4604      	mov	r4, r0
  402264:	f240 12b5 	movw	r2, #437	; 0x1b5
  402268:	490b      	ldr	r1, [pc, #44]	; (402298 <_pwm_enable+0x38>)
  40226a:	3000      	adds	r0, #0
  40226c:	bf18      	it	ne
  40226e:	2001      	movne	r0, #1
  402270:	4b0a      	ldr	r3, [pc, #40]	; (40229c <_pwm_enable+0x3c>)
  402272:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  402274:	6920      	ldr	r0, [r4, #16]
  402276:	4b0a      	ldr	r3, [pc, #40]	; (4022a0 <_pwm_enable+0x40>)
  402278:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  40227a:	2300      	movs	r3, #0
  40227c:	e008      	b.n	402290 <_pwm_enable+0x30>
		hri_pwm_write_ENA_reg(device->hw, 0x1u << cfg->ch[i].index);
  40227e:	6921      	ldr	r1, [r4, #16]
  402280:	6b05      	ldr	r5, [r0, #48]	; 0x30
  402282:	011a      	lsls	r2, r3, #4
  402284:	5cad      	ldrb	r5, [r5, r2]
  402286:	2201      	movs	r2, #1
  402288:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_ENA_reg(const void *const hw, hri_pwm_ena_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ENA = data;
  40228a:	604a      	str	r2, [r1, #4]
	for (i = 0; i < cfg->ch_num; i++) {
  40228c:	3301      	adds	r3, #1
  40228e:	b25b      	sxtb	r3, r3
  402290:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402292:	4293      	cmp	r3, r2
  402294:	d3f3      	bcc.n	40227e <_pwm_enable+0x1e>
	}
}
  402296:	bd38      	pop	{r3, r4, r5, pc}
  402298:	00406238 	.word	0x00406238
  40229c:	00401831 	.word	0x00401831
  4022a0:	00402099 	.word	0x00402099

004022a4 <_pwm_set_param>:
		hri_pwm_write_DIS_reg(device->hw, 0x1u << cfg->ch[i].index);
	}
}

void _pwm_set_param(struct _pwm_device *const device, const pwm_period_t period, const pwm_period_t duty_cycle)
{
  4022a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4022a6:	460d      	mov	r5, r1
  4022a8:	4616      	mov	r6, r2
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device && (duty_cycle < period));
  4022aa:	4604      	mov	r4, r0
  4022ac:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
  4022b0:	4911      	ldr	r1, [pc, #68]	; (4022f8 <_pwm_set_param+0x54>)
  4022b2:	2800      	cmp	r0, #0
  4022b4:	bf18      	it	ne
  4022b6:	42ae      	cmpne	r6, r5
  4022b8:	bf34      	ite	cc
  4022ba:	2001      	movcc	r0, #1
  4022bc:	2000      	movcs	r0, #0
  4022be:	4b0f      	ldr	r3, [pc, #60]	; (4022fc <_pwm_set_param+0x58>)
  4022c0:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  4022c2:	6920      	ldr	r0, [r4, #16]
  4022c4:	4b0e      	ldr	r3, [pc, #56]	; (402300 <_pwm_set_param+0x5c>)
  4022c6:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  4022c8:	2300      	movs	r3, #0
  4022ca:	e010      	b.n	4022ee <_pwm_set_param+0x4a>
		hri_pwm_write_CDTYUPD_reg(device->hw, cfg->ch[i].index, duty_cycle);
  4022cc:	6922      	ldr	r2, [r4, #16]
  4022ce:	6b07      	ldr	r7, [r0, #48]	; 0x30
  4022d0:	0119      	lsls	r1, r3, #4
  4022d2:	5c7f      	ldrb	r7, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  4022d4:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  4022d8:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		hri_pwm_write_CPRDUPD_reg(device->hw, cfg->ch[i].index, period);
  4022dc:	6922      	ldr	r2, [r4, #16]
  4022de:	6b07      	ldr	r7, [r0, #48]	; 0x30
  4022e0:	5c79      	ldrb	r1, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRDUPD = data;
  4022e2:	eb02 1241 	add.w	r2, r2, r1, lsl #5
  4022e6:	f8c2 5210 	str.w	r5, [r2, #528]	; 0x210
	for (i = 0; i < cfg->ch_num; i++) {
  4022ea:	3301      	adds	r3, #1
  4022ec:	b2db      	uxtb	r3, r3
  4022ee:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4022f0:	4293      	cmp	r3, r2
  4022f2:	d3eb      	bcc.n	4022cc <_pwm_set_param+0x28>
	}
}
  4022f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4022f6:	bf00      	nop
  4022f8:	00406238 	.word	0x00406238
  4022fc:	00401831 	.word	0x00401831
  402300:	00402099 	.word	0x00402099

00402304 <_pwm_is_enabled>:

bool _pwm_is_enabled(const struct _pwm_device *const device)
{
  402304:	b510      	push	{r4, lr}
	ASSERT(device);
  402306:	4604      	mov	r4, r0
  402308:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  40230c:	4907      	ldr	r1, [pc, #28]	; (40232c <_pwm_is_enabled+0x28>)
  40230e:	3000      	adds	r0, #0
  402310:	bf18      	it	ne
  402312:	2001      	movne	r0, #1
  402314:	4b06      	ldr	r3, [pc, #24]	; (402330 <_pwm_is_enabled+0x2c>)
  402316:	4798      	blx	r3
	uint8_t status = hri_pwm_get_SR_reg(device->hw, 0x0F);
  402318:	6923      	ldr	r3, [r4, #16]
	tmp = ((Pwm *)hw)->PWM_SR;
  40231a:	68db      	ldr	r3, [r3, #12]
	if (status == 0) {
  40231c:	f013 0f0f 	tst.w	r3, #15
  402320:	d001      	beq.n	402326 <_pwm_is_enabled+0x22>
		return false;
	} else {
		return true;
  402322:	2001      	movs	r0, #1
	}
}
  402324:	bd10      	pop	{r4, pc}
		return false;
  402326:	2000      	movs	r0, #0
  402328:	bd10      	pop	{r4, pc}
  40232a:	bf00      	nop
  40232c:	00406238 	.word	0x00406238
  402330:	00401831 	.word	0x00401831

00402334 <_pwm_set_irq_state>:

	return hri_pwm_read_CDTY_reg(device->hw, cfg->ch[0].index);
}

void _pwm_set_irq_state(struct _pwm_device *const device, const enum _pwm_callback_type type, const bool disable)
{
  402334:	b538      	push	{r3, r4, r5, lr}
  402336:	460d      	mov	r5, r1
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device);
  402338:	4604      	mov	r4, r0
  40233a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40233e:	4912      	ldr	r1, [pc, #72]	; (402388 <_pwm_set_irq_state+0x54>)
  402340:	3000      	adds	r0, #0
  402342:	bf18      	it	ne
  402344:	2001      	movne	r0, #1
  402346:	4b11      	ldr	r3, [pc, #68]	; (40238c <_pwm_set_irq_state+0x58>)
  402348:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  40234a:	6920      	ldr	r0, [r4, #16]
  40234c:	4b10      	ldr	r3, [pc, #64]	; (402390 <_pwm_set_irq_state+0x5c>)
  40234e:	4798      	blx	r3

	if (PWM_DEVICE_PERIOD_CB == type) {
  402350:	b18d      	cbz	r5, 402376 <_pwm_set_irq_state+0x42>
		for (i = 0; i < cfg->ch_num; i++) {
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
		}
	} else if (PWM_DEVICE_ERROR_CB == type) {
  402352:	2d01      	cmp	r5, #1
  402354:	d011      	beq.n	40237a <_pwm_set_irq_state+0x46>
  402356:	bd38      	pop	{r3, r4, r5, pc}
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
  402358:	6921      	ldr	r1, [r4, #16]
  40235a:	6b05      	ldr	r5, [r0, #48]	; 0x30
  40235c:	0113      	lsls	r3, r2, #4
  40235e:	5ced      	ldrb	r5, [r5, r3]
  402360:	2301      	movs	r3, #1
  402362:	40ab      	lsls	r3, r5
	((Pwm *)hw)->PWM_IER1 = data;
  402364:	610b      	str	r3, [r1, #16]
	((Pwm *)hw)->PWM_IDR1 = ~data;
  402366:	43db      	mvns	r3, r3
  402368:	614b      	str	r3, [r1, #20]
		for (i = 0; i < cfg->ch_num; i++) {
  40236a:	3201      	adds	r2, #1
  40236c:	b2d2      	uxtb	r2, r2
  40236e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  402370:	429a      	cmp	r2, r3
  402372:	d3f1      	bcc.n	402358 <_pwm_set_irq_state+0x24>
  402374:	bd38      	pop	{r3, r4, r5, pc}
  402376:	2200      	movs	r2, #0
  402378:	e7f9      	b.n	40236e <_pwm_set_irq_state+0x3a>
		ASSERT(false);
  40237a:	f240 2209 	movw	r2, #521	; 0x209
  40237e:	4902      	ldr	r1, [pc, #8]	; (402388 <_pwm_set_irq_state+0x54>)
  402380:	2000      	movs	r0, #0
  402382:	4b02      	ldr	r3, [pc, #8]	; (40238c <_pwm_set_irq_state+0x58>)
  402384:	4798      	blx	r3
	}
}
  402386:	e7e6      	b.n	402356 <_pwm_set_irq_state+0x22>
  402388:	00406238 	.word	0x00406238
  40238c:	00401831 	.word	0x00401831
  402390:	00402099 	.word	0x00402099

00402394 <_pwm_get_pwm>:
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_pwm_get_pwm(void)
{
	return NULL;
}
  402394:	2000      	movs	r0, #0
  402396:	4770      	bx	lr

00402398 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  402398:	4b03      	ldr	r3, [pc, #12]	; (4023a8 <_system_time_init+0x10>)
  40239a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40239e:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  4023a0:	2205      	movs	r2, #5
  4023a2:	601a      	str	r2, [r3, #0]
  4023a4:	4770      	bx	lr
  4023a6:	bf00      	nop
  4023a8:	e000e010 	.word	0xe000e010

004023ac <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  4023ac:	b508      	push	{r3, lr}
	_system_time_init(hw);
  4023ae:	4b01      	ldr	r3, [pc, #4]	; (4023b4 <_delay_init+0x8>)
  4023b0:	4798      	blx	r3
  4023b2:	bd08      	pop	{r3, pc}
  4023b4:	00402399 	.word	0x00402399

004023b8 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
  4023b8:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
  4023ba:	e00d      	b.n	4023d8 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
  4023bc:	4b0d      	ldr	r3, [pc, #52]	; (4023f4 <_delay_cycles+0x3c>)
  4023be:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4023c2:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
  4023c4:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  4023c6:	4b0b      	ldr	r3, [pc, #44]	; (4023f4 <_delay_cycles+0x3c>)
  4023c8:	681b      	ldr	r3, [r3, #0]
  4023ca:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4023ce:	d0fa      	beq.n	4023c6 <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
  4023d0:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  4023d4:	3101      	adds	r1, #1
	while (n--) {
  4023d6:	4610      	mov	r0, r2
  4023d8:	1e43      	subs	r3, r0, #1
  4023da:	b2da      	uxtb	r2, r3
  4023dc:	2800      	cmp	r0, #0
  4023de:	d1ed      	bne.n	4023bc <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
  4023e0:	4b04      	ldr	r3, [pc, #16]	; (4023f4 <_delay_cycles+0x3c>)
  4023e2:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
  4023e4:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  4023e6:	4b03      	ldr	r3, [pc, #12]	; (4023f4 <_delay_cycles+0x3c>)
  4023e8:	681b      	ldr	r3, [r3, #0]
  4023ea:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4023ee:	d0fa      	beq.n	4023e6 <_delay_cycles+0x2e>
		;
}
  4023f0:	4770      	bx	lr
  4023f2:	bf00      	nop
  4023f4:	e000e010 	.word	0xe000e010

004023f8 <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  4023f8:	2300      	movs	r3, #0
  4023fa:	2b01      	cmp	r3, #1
  4023fc:	d815      	bhi.n	40242a <get_cfg+0x32>
{
  4023fe:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  402400:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  402404:	008a      	lsls	r2, r1, #2
  402406:	490a      	ldr	r1, [pc, #40]	; (402430 <get_cfg+0x38>)
  402408:	588a      	ldr	r2, [r1, r2]
  40240a:	4282      	cmp	r2, r0
  40240c:	d007      	beq.n	40241e <get_cfg+0x26>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  40240e:	3301      	adds	r3, #1
  402410:	b2db      	uxtb	r3, r3
  402412:	2b01      	cmp	r3, #1
  402414:	d9f4      	bls.n	402400 <get_cfg+0x8>
			return &(_tcs[i]);
		}
	}

	return NULL;
  402416:	2000      	movs	r0, #0
}
  402418:	f85d 4b04 	ldr.w	r4, [sp], #4
  40241c:	4770      	bx	lr
			return &(_tcs[i]);
  40241e:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  402422:	00a3      	lsls	r3, r4, #2
  402424:	4608      	mov	r0, r1
  402426:	4418      	add	r0, r3
  402428:	e7f6      	b.n	402418 <get_cfg+0x20>
	return NULL;
  40242a:	2000      	movs	r0, #0
  40242c:	4770      	bx	lr
  40242e:	bf00      	nop
  402430:	20400000 	.word	0x20400000

00402434 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  402434:	4b06      	ldr	r3, [pc, #24]	; (402450 <_tc_init_irq_param+0x1c>)
  402436:	4298      	cmp	r0, r3
  402438:	d003      	beq.n	402442 <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC3) {
  40243a:	4b06      	ldr	r3, [pc, #24]	; (402454 <_tc_init_irq_param+0x20>)
  40243c:	4298      	cmp	r0, r3
  40243e:	d003      	beq.n	402448 <_tc_init_irq_param+0x14>
  402440:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  402442:	4b05      	ldr	r3, [pc, #20]	; (402458 <_tc_init_irq_param+0x24>)
  402444:	6019      	str	r1, [r3, #0]
  402446:	e7f8      	b.n	40243a <_tc_init_irq_param+0x6>
		_tc3_dev = (struct _timer_device *)dev;
  402448:	4b03      	ldr	r3, [pc, #12]	; (402458 <_tc_init_irq_param+0x24>)
  40244a:	6059      	str	r1, [r3, #4]
	}
}
  40244c:	e7f8      	b.n	402440 <_tc_init_irq_param+0xc>
  40244e:	bf00      	nop
  402450:	4000c000 	.word	0x4000c000
  402454:	40054000 	.word	0x40054000
  402458:	20400398 	.word	0x20400398

0040245c <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  40245c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  40245e:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  402460:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  402462:	f013 0f10 	tst.w	r3, #16
  402466:	d100      	bne.n	40246a <tc_interrupt_handler+0xe>
  402468:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  40246a:	6803      	ldr	r3, [r0, #0]
  40246c:	4798      	blx	r3
	}
}
  40246e:	e7fb      	b.n	402468 <tc_interrupt_handler+0xc>

00402470 <_timer_init>:
{
  402470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402474:	4606      	mov	r6, r0
  402476:	460c      	mov	r4, r1
		struct tc_configuration *cfg     = get_cfg(hw);
  402478:	4608      	mov	r0, r1
  40247a:	4b2f      	ldr	r3, [pc, #188]	; (402538 <_timer_init+0xc8>)
  40247c:	4798      	blx	r3
  40247e:	4605      	mov	r5, r0
		uint32_t ra = cfg->ra;
  402480:	f8d0 a014 	ldr.w	sl, [r0, #20]
		uint32_t rb = cfg->rb;
  402484:	f8d0 9018 	ldr.w	r9, [r0, #24]
		uint32_t rc = cfg->rc;
  402488:	69c7      	ldr	r7, [r0, #28]
		uint32_t ext_mode = cfg->ext_mode;
  40248a:	f8d0 800c 	ldr.w	r8, [r0, #12]
		device->hw = hw;
  40248e:	60f4      	str	r4, [r6, #12]
		ASSERT(ARRAY_SIZE(_tcs));
  402490:	22c3      	movs	r2, #195	; 0xc3
  402492:	492a      	ldr	r1, [pc, #168]	; (40253c <_timer_init+0xcc>)
  402494:	2001      	movs	r0, #1
  402496:	4b2a      	ldr	r3, [pc, #168]	; (402540 <_timer_init+0xd0>)
  402498:	4798      	blx	r3
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  40249a:	f248 0307 	movw	r3, #32775	; 0x8007
  40249e:	6063      	str	r3, [r4, #4]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  4024a0:	f8c4 a014 	str.w	sl, [r4, #20]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  4024a4:	f8c4 9018 	str.w	r9, [r4, #24]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  4024a8:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  4024ac:	61e7      	str	r7, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  4024ae:	2300      	movs	r3, #0
  4024b0:	6263      	str	r3, [r4, #36]	; 0x24
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  4024b2:	f248 020f 	movw	r2, #32783	; 0x800f
  4024b6:	6462      	str	r2, [r4, #68]	; 0x44
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  4024b8:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  4024bc:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  4024c0:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  4024c4:	65e7      	str	r7, [r4, #92]	; 0x5c
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  4024c6:	6663      	str	r3, [r4, #100]	; 0x64
		hri_tc_write_FMR_reg(hw, cfg->fmr);
  4024c8:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  4024ca:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
		_tc_init_irq_param(hw, device);
  4024ce:	4631      	mov	r1, r6
  4024d0:	4620      	mov	r0, r4
  4024d2:	4b1c      	ldr	r3, [pc, #112]	; (402544 <_timer_init+0xd4>)
  4024d4:	4798      	blx	r3
		NVIC_DisableIRQ(cfg->irq);
  4024d6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4024da:	2b00      	cmp	r3, #0
  4024dc:	db0d      	blt.n	4024fa <_timer_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4024de:	095a      	lsrs	r2, r3, #5
  4024e0:	f003 031f 	and.w	r3, r3, #31
  4024e4:	2101      	movs	r1, #1
  4024e6:	fa01 f303 	lsl.w	r3, r1, r3
  4024ea:	3220      	adds	r2, #32
  4024ec:	4916      	ldr	r1, [pc, #88]	; (402548 <_timer_init+0xd8>)
  4024ee:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4024f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4024f6:	f3bf 8f6f 	isb	sy
		NVIC_ClearPendingIRQ(cfg->irq);
  4024fa:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4024fe:	2b00      	cmp	r3, #0
  402500:	db09      	blt.n	402516 <_timer_init+0xa6>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402502:	095a      	lsrs	r2, r3, #5
  402504:	f003 031f 	and.w	r3, r3, #31
  402508:	2101      	movs	r1, #1
  40250a:	fa01 f303 	lsl.w	r3, r1, r3
  40250e:	3260      	adds	r2, #96	; 0x60
  402510:	490d      	ldr	r1, [pc, #52]	; (402548 <_timer_init+0xd8>)
  402512:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		NVIC_EnableIRQ(cfg->irq);
  402516:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40251a:	2b00      	cmp	r3, #0
  40251c:	db08      	blt.n	402530 <_timer_init+0xc0>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40251e:	0959      	lsrs	r1, r3, #5
  402520:	f003 031f 	and.w	r3, r3, #31
  402524:	2201      	movs	r2, #1
  402526:	fa02 f303 	lsl.w	r3, r2, r3
  40252a:	4a07      	ldr	r2, [pc, #28]	; (402548 <_timer_init+0xd8>)
  40252c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  402530:	2000      	movs	r0, #0
  402532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402536:	bf00      	nop
  402538:	004023f9 	.word	0x004023f9
  40253c:	00406250 	.word	0x00406250
  402540:	00401831 	.word	0x00401831
  402544:	00402435 	.word	0x00402435
  402548:	e000e100 	.word	0xe000e100

0040254c <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  40254c:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  40254e:	2305      	movs	r3, #5
  402550:	6013      	str	r3, [r2, #0]
	hri_tc_write_CCR_reg(device->hw, 1, TC_CCR_CLKEN | TC_CCR_SWTRG);
  402552:	68c2      	ldr	r2, [r0, #12]
  402554:	6413      	str	r3, [r2, #64]	; 0x40
  402556:	4770      	bx	lr

00402558 <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0) | hri_tc_get_SR_CLKSTA_bit(device->hw, 1);
  402558:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  40255a:	6a13      	ldr	r3, [r2, #32]
  40255c:	f3c3 4300 	ubfx	r3, r3, #16, #1
  402560:	6e10      	ldr	r0, [r2, #96]	; 0x60
  402562:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
  402566:	4318      	orrs	r0, r3
  402568:	4770      	bx	lr

0040256a <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  40256a:	2000      	movs	r0, #0
  40256c:	4770      	bx	lr
	...

00402570 <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  402570:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  402572:	4b02      	ldr	r3, [pc, #8]	; (40257c <TC0_Handler+0xc>)
  402574:	6818      	ldr	r0, [r3, #0]
  402576:	4b02      	ldr	r3, [pc, #8]	; (402580 <TC0_Handler+0x10>)
  402578:	4798      	blx	r3
  40257a:	bd08      	pop	{r3, pc}
  40257c:	20400398 	.word	0x20400398
  402580:	0040245d 	.word	0x0040245d

00402584 <TC9_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC9_Handler(void)
{
  402584:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
  402586:	4b02      	ldr	r3, [pc, #8]	; (402590 <TC9_Handler+0xc>)
  402588:	6858      	ldr	r0, [r3, #4]
  40258a:	4b02      	ldr	r3, [pc, #8]	; (402594 <TC9_Handler+0x10>)
  40258c:	4798      	blx	r3
  40258e:	bd08      	pop	{r3, pc}
  402590:	20400398 	.word	0x20400398
  402594:	0040245d 	.word	0x0040245d

00402598 <_usart_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given usart hardware instance
 */
static uint8_t _usart_get_hardware_index(const void *const hw)
{
  402598:	b510      	push	{r4, lr}
	ASSERT(hw);
  40259a:	4604      	mov	r4, r0
  40259c:	f240 222b 	movw	r2, #555	; 0x22b
  4025a0:	4905      	ldr	r1, [pc, #20]	; (4025b8 <_usart_get_hardware_index+0x20>)
  4025a2:	3000      	adds	r0, #0
  4025a4:	bf18      	it	ne
  4025a6:	2001      	movne	r0, #1
  4025a8:	4b04      	ldr	r3, [pc, #16]	; (4025bc <_usart_get_hardware_index+0x24>)
  4025aa:	4798      	blx	r3

#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)USART0) / sizeof(Usart);
#endif

	return ((uint32_t)hw - (uint32_t)USART0) >> 14;
  4025ac:	4804      	ldr	r0, [pc, #16]	; (4025c0 <_usart_get_hardware_index+0x28>)
  4025ae:	4420      	add	r0, r4
}
  4025b0:	f3c0 3087 	ubfx	r0, r0, #14, #8
  4025b4:	bd10      	pop	{r4, pc}
  4025b6:	bf00      	nop
  4025b8:	00406270 	.word	0x00406270
  4025bc:	00401831 	.word	0x00401831
  4025c0:	bffdc000 	.word	0xbffdc000

004025c4 <_get_usart_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given usart hardware instance
 */
static uint8_t _get_usart_index(const void *const hw)
{
  4025c4:	b510      	push	{r4, lr}
	ASSERT(hw);
  4025c6:	4604      	mov	r4, r0
  4025c8:	f240 2287 	movw	r2, #647	; 0x287
  4025cc:	490e      	ldr	r1, [pc, #56]	; (402608 <_get_usart_index+0x44>)
  4025ce:	3000      	adds	r0, #0
  4025d0:	bf18      	it	ne
  4025d2:	2001      	movne	r0, #1
  4025d4:	4b0d      	ldr	r3, [pc, #52]	; (40260c <_get_usart_index+0x48>)
  4025d6:	4798      	blx	r3
	uint8_t usart_offset = _usart_get_hardware_index(hw);
  4025d8:	4620      	mov	r0, r4
  4025da:	4b0d      	ldr	r3, [pc, #52]	; (402610 <_get_usart_index+0x4c>)
  4025dc:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  4025de:	2300      	movs	r3, #0
  4025e0:	b143      	cbz	r3, 4025f4 <_get_usart_index+0x30>
		if (_usarts[i].number == usart_offset) {
			return i;
		}
	}

	ASSERT(false);
  4025e2:	f240 2291 	movw	r2, #657	; 0x291
  4025e6:	4908      	ldr	r1, [pc, #32]	; (402608 <_get_usart_index+0x44>)
  4025e8:	2000      	movs	r0, #0
  4025ea:	4b08      	ldr	r3, [pc, #32]	; (40260c <_get_usart_index+0x48>)
  4025ec:	4798      	blx	r3
	return 0;
  4025ee:	2300      	movs	r3, #0
}
  4025f0:	4618      	mov	r0, r3
  4025f2:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == usart_offset) {
  4025f4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  4025f8:	008a      	lsls	r2, r1, #2
  4025fa:	4906      	ldr	r1, [pc, #24]	; (402614 <_get_usart_index+0x50>)
  4025fc:	5c8a      	ldrb	r2, [r1, r2]
  4025fe:	4290      	cmp	r0, r2
  402600:	d0f6      	beq.n	4025f0 <_get_usart_index+0x2c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  402602:	3301      	adds	r3, #1
  402604:	b2db      	uxtb	r3, r3
  402606:	e7eb      	b.n	4025e0 <_get_usart_index+0x1c>
  402608:	00406270 	.word	0x00406270
  40260c:	00401831 	.word	0x00401831
  402610:	00402599 	.word	0x00402599
  402614:	00406264 	.word	0x00406264

00402618 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
  402618:	b510      	push	{r4, lr}
	ASSERT(hw);
  40261a:	4604      	mov	r4, r0
  40261c:	f240 229e 	movw	r2, #670	; 0x29e
  402620:	4911      	ldr	r1, [pc, #68]	; (402668 <_usart_init+0x50>)
  402622:	3000      	adds	r0, #0
  402624:	bf18      	it	ne
  402626:	2001      	movne	r0, #1
  402628:	4b10      	ldr	r3, [pc, #64]	; (40266c <_usart_init+0x54>)
  40262a:	4798      	blx	r3
	uint8_t i = _get_usart_index(hw);
  40262c:	4620      	mov	r0, r4
  40262e:	4b10      	ldr	r3, [pc, #64]	; (402670 <_usart_init+0x58>)
  402630:	4798      	blx	r3
}

static inline void hri_usart_write_US_WPMR_reg(const void *const hw, hri_usart_us_wpmr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_WPMR = data;
  402632:	4b10      	ldr	r3, [pc, #64]	; (402674 <_usart_init+0x5c>)
  402634:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	((Usart *)hw)->US_MR = data;
  402638:	2300      	movs	r3, #0
  40263a:	6063      	str	r3, [r4, #4]
	((Usart *)hw)->US_RTOR = data;
  40263c:	6263      	str	r3, [r4, #36]	; 0x24
	((Usart *)hw)->US_TTGR = data;
  40263e:	62a3      	str	r3, [r4, #40]	; 0x28
}

static inline void hri_usart_write_US_CR_reg(const void *const hw, hri_usart_us_cr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_CR = data;
  402640:	22ac      	movs	r2, #172	; 0xac
  402642:	6022      	str	r2, [r4, #0]
  402644:	f44f 7280 	mov.w	r2, #256	; 0x100
  402648:	6022      	str	r2, [r4, #0]
  40264a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40264e:	6022      	str	r2, [r4, #0]
	/* Reset status bits. */
	hri_usart_write_US_CR_reg(hw, US_CR_RSTSTA);
	/* Turn off RTS and DTR if exist. */
	hri_usart_write_US_CR_reg(hw, US_CR_USART_RTSDIS);

	hri_usart_write_US_MR_reg(hw, _usarts[i].us_mr);
  402650:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  402654:	0081      	lsls	r1, r0, #2
  402656:	4a08      	ldr	r2, [pc, #32]	; (402678 <_usart_init+0x60>)
  402658:	440a      	add	r2, r1
  40265a:	6852      	ldr	r2, [r2, #4]
	((Usart *)hw)->US_MR = data;
  40265c:	6062      	str	r2, [r4, #4]
	((Usart *)hw)->US_BRGR = data;
  40265e:	4a07      	ldr	r2, [pc, #28]	; (40267c <_usart_init+0x64>)
  402660:	6222      	str	r2, [r4, #32]
	hri_usart_write_US_BRGR_reg(hw, _usarts[i].us_brgr);

	return ERR_NONE;
}
  402662:	4618      	mov	r0, r3
  402664:	bd10      	pop	{r4, pc}
  402666:	bf00      	nop
  402668:	00406270 	.word	0x00406270
  40266c:	00401831 	.word	0x00401831
  402670:	004025c5 	.word	0x004025c5
  402674:	55534100 	.word	0x55534100
  402678:	00406264 	.word	0x00406264
  40267c:	000100f4 	.word	0x000100f4

00402680 <_usart_sync_init>:
{
  402680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402682:	460c      	mov	r4, r1
	ASSERT(device);
  402684:	4e09      	ldr	r6, [pc, #36]	; (4026ac <_usart_sync_init+0x2c>)
  402686:	4607      	mov	r7, r0
  402688:	22bd      	movs	r2, #189	; 0xbd
  40268a:	4631      	mov	r1, r6
  40268c:	3000      	adds	r0, #0
  40268e:	bf18      	it	ne
  402690:	2001      	movne	r0, #1
  402692:	4d07      	ldr	r5, [pc, #28]	; (4026b0 <_usart_sync_init+0x30>)
  402694:	47a8      	blx	r5
	ASSERT(hw);
  402696:	22be      	movs	r2, #190	; 0xbe
  402698:	4631      	mov	r1, r6
  40269a:	1c20      	adds	r0, r4, #0
  40269c:	bf18      	it	ne
  40269e:	2001      	movne	r0, #1
  4026a0:	47a8      	blx	r5
	device->hw = hw;
  4026a2:	603c      	str	r4, [r7, #0]
	return _usart_init(hw);
  4026a4:	4620      	mov	r0, r4
  4026a6:	4b03      	ldr	r3, [pc, #12]	; (4026b4 <_usart_sync_init+0x34>)
  4026a8:	4798      	blx	r3
}
  4026aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4026ac:	00406270 	.word	0x00406270
  4026b0:	00401831 	.word	0x00401831
  4026b4:	00402619 	.word	0x00402619

004026b8 <_usart_sync_enable>:
{
  4026b8:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
  4026ba:	4e0a      	ldr	r6, [pc, #40]	; (4026e4 <_usart_sync_enable+0x2c>)
  4026bc:	4604      	mov	r4, r0
  4026be:	f240 1205 	movw	r2, #261	; 0x105
  4026c2:	4631      	mov	r1, r6
  4026c4:	3000      	adds	r0, #0
  4026c6:	bf18      	it	ne
  4026c8:	2001      	movne	r0, #1
  4026ca:	4d07      	ldr	r5, [pc, #28]	; (4026e8 <_usart_sync_enable+0x30>)
  4026cc:	47a8      	blx	r5
	_usart_enable(device->hw);
  4026ce:	6824      	ldr	r4, [r4, #0]
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline void _usart_enable(void *const hw)
{
	ASSERT(hw);
  4026d0:	f240 22c7 	movw	r2, #711	; 0x2c7
  4026d4:	4631      	mov	r1, r6
  4026d6:	1c20      	adds	r0, r4, #0
  4026d8:	bf18      	it	ne
  4026da:	2001      	movne	r0, #1
  4026dc:	47a8      	blx	r5
	((Usart *)hw)->US_CR = data;
  4026de:	2350      	movs	r3, #80	; 0x50
  4026e0:	6023      	str	r3, [r4, #0]
  4026e2:	bd70      	pop	{r4, r5, r6, pc}
  4026e4:	00406270 	.word	0x00406270
  4026e8:	00401831 	.word	0x00401831

004026ec <_usart_sync_write_byte>:
{
  4026ec:	b538      	push	{r3, r4, r5, lr}
  4026ee:	460c      	mov	r4, r1
	ASSERT(device);
  4026f0:	4605      	mov	r5, r0
  4026f2:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  4026f6:	4904      	ldr	r1, [pc, #16]	; (402708 <_usart_sync_write_byte+0x1c>)
  4026f8:	3000      	adds	r0, #0
  4026fa:	bf18      	it	ne
  4026fc:	2001      	movne	r0, #1
  4026fe:	4b03      	ldr	r3, [pc, #12]	; (40270c <_usart_sync_write_byte+0x20>)
  402700:	4798      	blx	r3
	hri_usart_write_US_THR_reg(device->hw, (hri_usart_us_thr_reg_t)data);
  402702:	682b      	ldr	r3, [r5, #0]
}

static inline void hri_usart_write_US_THR_reg(const void *const hw, hri_usart_us_thr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_THR = data;
  402704:	61dc      	str	r4, [r3, #28]
  402706:	bd38      	pop	{r3, r4, r5, pc}
  402708:	00406270 	.word	0x00406270
  40270c:	00401831 	.word	0x00401831

00402710 <_usart_sync_read_byte>:
{
  402710:	b510      	push	{r4, lr}
	ASSERT(device);
  402712:	4604      	mov	r4, r0
  402714:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  402718:	4904      	ldr	r1, [pc, #16]	; (40272c <_usart_sync_read_byte+0x1c>)
  40271a:	3000      	adds	r0, #0
  40271c:	bf18      	it	ne
  40271e:	2001      	movne	r0, #1
  402720:	4b03      	ldr	r3, [pc, #12]	; (402730 <_usart_sync_read_byte+0x20>)
  402722:	4798      	blx	r3
	return (uint8_t)(hri_usart_read_US_RHR_reg(device->hw) & 0xff);
  402724:	6823      	ldr	r3, [r4, #0]
	return ((Usart *)hw)->US_RHR;
  402726:	6998      	ldr	r0, [r3, #24]
}
  402728:	b2c0      	uxtb	r0, r0
  40272a:	bd10      	pop	{r4, pc}
  40272c:	00406270 	.word	0x00406270
  402730:	00401831 	.word	0x00401831

00402734 <_usart_sync_is_ready_to_send>:
{
  402734:	b510      	push	{r4, lr}
	ASSERT(device);
  402736:	4604      	mov	r4, r0
  402738:	f240 12c3 	movw	r2, #451	; 0x1c3
  40273c:	4905      	ldr	r1, [pc, #20]	; (402754 <_usart_sync_is_ready_to_send+0x20>)
  40273e:	3000      	adds	r0, #0
  402740:	bf18      	it	ne
  402742:	2001      	movne	r0, #1
  402744:	4b04      	ldr	r3, [pc, #16]	; (402758 <_usart_sync_is_ready_to_send+0x24>)
  402746:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXRDY_bit(device->hw);
  402748:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0;
  40274a:	6958      	ldr	r0, [r3, #20]
}
  40274c:	f3c0 0040 	ubfx	r0, r0, #1, #1
  402750:	bd10      	pop	{r4, pc}
  402752:	bf00      	nop
  402754:	00406270 	.word	0x00406270
  402758:	00401831 	.word	0x00401831

0040275c <_usart_sync_is_transmit_done>:
{
  40275c:	b510      	push	{r4, lr}
	ASSERT(device);
  40275e:	4604      	mov	r4, r0
  402760:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  402764:	4905      	ldr	r1, [pc, #20]	; (40277c <_usart_sync_is_transmit_done+0x20>)
  402766:	3000      	adds	r0, #0
  402768:	bf18      	it	ne
  40276a:	2001      	movne	r0, #1
  40276c:	4b04      	ldr	r3, [pc, #16]	; (402780 <_usart_sync_is_transmit_done+0x24>)
  40276e:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXEMPTY_bit(device->hw);
  402770:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0;
  402772:	6958      	ldr	r0, [r3, #20]
}
  402774:	f3c0 2040 	ubfx	r0, r0, #9, #1
  402778:	bd10      	pop	{r4, pc}
  40277a:	bf00      	nop
  40277c:	00406270 	.word	0x00406270
  402780:	00401831 	.word	0x00401831

00402784 <_usart_sync_is_byte_received>:
{
  402784:	b510      	push	{r4, lr}
	ASSERT(device);
  402786:	4604      	mov	r4, r0
  402788:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  40278c:	4905      	ldr	r1, [pc, #20]	; (4027a4 <_usart_sync_is_byte_received+0x20>)
  40278e:	3000      	adds	r0, #0
  402790:	bf18      	it	ne
  402792:	2001      	movne	r0, #1
  402794:	4b04      	ldr	r3, [pc, #16]	; (4027a8 <_usart_sync_is_byte_received+0x24>)
  402796:	4798      	blx	r3
	return hri_usart_get_US_CSR_RXRDY_bit(device->hw);
  402798:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0;
  40279a:	6958      	ldr	r0, [r3, #20]
  40279c:	f000 0001 	and.w	r0, r0, #1
}
  4027a0:	bd10      	pop	{r4, pc}
  4027a2:	bf00      	nop
  4027a4:	00406270 	.word	0x00406270
  4027a8:	00401831 	.word	0x00401831

004027ac <_usart_get_usart_sync>:
}
  4027ac:	2000      	movs	r0, #0
  4027ae:	4770      	bx	lr

004027b0 <_dma_init>:

/* DMAC channel configurations */
const static struct dmac_channel_cfg _cfgs[] = {REPEAT_MACRO(DMAC_CHANNEL_CFG, i, DMAC_CH_NUM)};

int32_t _dma_init(void)
{
  4027b0:	b430      	push	{r4, r5}
	uint8_t i;

	/* Clear the pending Interrupt Status bit */
	for (i = 0; i < DMAC_CH_NUM; i++) {
  4027b2:	2300      	movs	r3, #0
  4027b4:	e004      	b.n	4027c0 <_dma_init+0x10>
	return tmp;
}

static inline hri_xdmac_cis_reg_t hri_xdmac_read_CIS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  4027b6:	0199      	lsls	r1, r3, #6
  4027b8:	4a16      	ldr	r2, [pc, #88]	; (402814 <_dma_init+0x64>)
  4027ba:	5852      	ldr	r2, [r2, r1]
  4027bc:	3301      	adds	r3, #1
  4027be:	b2db      	uxtb	r3, r3
  4027c0:	2b17      	cmp	r3, #23
  4027c2:	d9f8      	bls.n	4027b6 <_dma_init+0x6>
  4027c4:	2300      	movs	r3, #0
  4027c6:	e014      	b.n	4027f2 <_dma_init+0x42>
}

static inline void hri_xdmac_write_CNDC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cndc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CNDC = data;
  4027c8:	4c13      	ldr	r4, [pc, #76]	; (402818 <_dma_init+0x68>)
  4027ca:	eb04 1283 	add.w	r2, r4, r3, lsl #6
  4027ce:	2100      	movs	r1, #0
  4027d0:	66d1      	str	r1, [r2, #108]	; 0x6c
}

static inline void hri_xdmac_write_CBC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cbc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CBC = data;
  4027d2:	6751      	str	r1, [r2, #116]	; 0x74
}

static inline void hri_xdmac_write_CSUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_csus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSUS = data;
  4027d4:	1c98      	adds	r0, r3, #2
  4027d6:	0180      	lsls	r0, r0, #6
  4027d8:	1825      	adds	r5, r4, r0
  4027da:	5021      	str	r1, [r4, r0]
}

static inline void hri_xdmac_write_CDUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cdus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDUS = data;
  4027dc:	6069      	str	r1, [r5, #4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
		hri_xdmac_write_CNDC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CBC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CSUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CDUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CC_reg(XDMAC, i, _cfgs[i].config_reg);
  4027de:	490f      	ldr	r1, [pc, #60]	; (40281c <_dma_init+0x6c>)
  4027e0:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC = data;
  4027e4:	6790      	str	r0, [r2, #120]	; 0x78
		hri_xdmac_write_CDS_MSP_reg(XDMAC, i, _cfgs[i].cds_msp);
  4027e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4027ea:	6849      	ldr	r1, [r1, #4]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDS_MSP = data;
  4027ec:	67d1      	str	r1, [r2, #124]	; 0x7c
	for (i = 0; i < DMAC_CH_NUM; i++) {
  4027ee:	3301      	adds	r3, #1
  4027f0:	b2db      	uxtb	r3, r3
  4027f2:	2b17      	cmp	r3, #23
  4027f4:	d9e8      	bls.n	4027c8 <_dma_init+0x18>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4027f6:	4b0a      	ldr	r3, [pc, #40]	; (402820 <_dma_init+0x70>)
  4027f8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4027fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  402800:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402804:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402808:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40280c:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(XDMAC_IRQn);
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_EnableIRQ(XDMAC_IRQn);

	return ERR_NONE;
}
  40280e:	2000      	movs	r0, #0
  402810:	bc30      	pop	{r4, r5}
  402812:	4770      	bx	lr
  402814:	4007805c 	.word	0x4007805c
  402818:	40078000 	.word	0x40078000
  40281c:	0040628c 	.word	0x0040628c
  402820:	e000e100 	.word	0xe000e100

00402824 <_dma_set_destination_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDA = data;
  402824:	0180      	lsls	r0, r0, #6
  402826:	4b02      	ldr	r3, [pc, #8]	; (402830 <_dma_set_destination_address+0xc>)
  402828:	5019      	str	r1, [r3, r0]
int32_t _dma_set_destination_address(const uint8_t channel, const void *const dst)
{
	hri_xdmac_write_CDA_reg(XDMAC, channel, (uint32_t)dst);

	return ERR_NONE;
}
  40282a:	2000      	movs	r0, #0
  40282c:	4770      	bx	lr
  40282e:	bf00      	nop
  402830:	40078064 	.word	0x40078064

00402834 <_dma_set_source_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSA = data;
  402834:	0180      	lsls	r0, r0, #6
  402836:	4b02      	ldr	r3, [pc, #8]	; (402840 <_dma_set_source_address+0xc>)
  402838:	5019      	str	r1, [r3, r0]
int32_t _dma_set_source_address(const uint8_t channel, const void *const src)
{
	hri_xdmac_write_CSA_reg(XDMAC, channel, (uint32_t)src);

	return ERR_NONE;
}
  40283a:	2000      	movs	r0, #0
  40283c:	4770      	bx	lr
  40283e:	bf00      	nop
  402840:	40078060 	.word	0x40078060

00402844 <_dma_set_data_amount>:
	tmp = ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC;
  402844:	0180      	lsls	r0, r0, #6
  402846:	4a04      	ldr	r2, [pc, #16]	; (402858 <_dma_set_data_amount+0x14>)
  402848:	4402      	add	r2, r0
  40284a:	6f93      	ldr	r3, [r2, #120]	; 0x78
	tmp = (tmp & XDMAC_CC_DWIDTH(mask)) >> XDMAC_CC_DWIDTH_Pos;
  40284c:	f3c3 23c1 	ubfx	r3, r3, #11, #2
int32_t _dma_set_data_amount(const uint8_t channel, const uint32_t amount)
{
	uint8_t width;

	width = hri_xdmac_get_CC_DWIDTH_bf(XDMAC, channel, 0x3);
	hri_xdmac_write_CUBC_reg(XDMAC, channel, amount >> width);
  402850:	40d9      	lsrs	r1, r3
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CUBC = data;
  402852:	6711      	str	r1, [r2, #112]	; 0x70

	return ERR_NONE;
}
  402854:	2000      	movs	r0, #0
  402856:	4770      	bx	lr
  402858:	40078000 	.word	0x40078000

0040285c <_dma_enable_transaction>:

int32_t _dma_enable_transaction(const uint8_t channel, const bool software_trigger)
{
	hri_xdmac_set_GS_reg(XDMAC, 1 << channel);
  40285c:	2301      	movs	r3, #1
  40285e:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GD = XDMAC_GS_ST23;
}

static inline void hri_xdmac_set_GS_reg(const void *const hw, hri_xdmac_gs_reg_t mask)
{
	((Xdmac *)hw)->XDMAC_GE = mask;
  402862:	4b03      	ldr	r3, [pc, #12]	; (402870 <_dma_enable_transaction+0x14>)
  402864:	61d8      	str	r0, [r3, #28]

	if (software_trigger) {
  402866:	b101      	cbz	r1, 40286a <_dma_enable_transaction+0xe>
}

static inline void hri_xdmac_write_GSWR_reg(const void *const hw, hri_xdmac_gswr_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XDMAC_GSWR = data;
  402868:	6398      	str	r0, [r3, #56]	; 0x38
		hri_xdmac_write_GSWR_reg(XDMAC, 1 << channel);
	}

	return ERR_NONE;
}
  40286a:	2000      	movs	r0, #0
  40286c:	4770      	bx	lr
  40286e:	bf00      	nop
  402870:	40078000 	.word	0x40078000

00402874 <_dma_get_channel_resource>:

int32_t _dma_get_channel_resource(struct _dma_resource **resource, const uint8_t channel)
{
	*resource = &_resources[channel];
  402874:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  402878:	008a      	lsls	r2, r1, #2
  40287a:	4b02      	ldr	r3, [pc, #8]	; (402884 <_dma_get_channel_resource+0x10>)
  40287c:	4413      	add	r3, r2
  40287e:	6003      	str	r3, [r0, #0]

	return ERR_NONE;
}
  402880:	2000      	movs	r0, #0
  402882:	4770      	bx	lr
  402884:	204003a0 	.word	0x204003a0

00402888 <_dma_set_irq_state>:

void _dma_set_irq_state(const uint8_t channel, const enum _dma_callback_type type, const bool state)
{
	if (state) {
  402888:	b19a      	cbz	r2, 4028b2 <_dma_set_irq_state+0x2a>
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  40288a:	b951      	cbnz	r1, 4028a2 <_dma_set_irq_state+0x1a>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  40288c:	0182      	lsls	r2, r0, #6
  40288e:	4b13      	ldr	r3, [pc, #76]	; (4028dc <_dma_set_irq_state+0x54>)
  402890:	4413      	add	r3, r2
  402892:	2201      	movs	r2, #1
  402894:	651a      	str	r2, [r3, #80]	; 0x50
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_BIE);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_RBIE | XDMAC_CIE_WBIE | XDMAC_CIE_ROIE);
		}
		hri_xdmac_set_GIM_reg(XDMAC, (1 << channel));
  402896:	2301      	movs	r3, #1
  402898:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GIE = mask;
  40289c:	4b0f      	ldr	r3, [pc, #60]	; (4028dc <_dma_set_irq_state+0x54>)
  40289e:	60d8      	str	r0, [r3, #12]
  4028a0:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  4028a2:	2901      	cmp	r1, #1
  4028a4:	d1f7      	bne.n	402896 <_dma_set_irq_state+0xe>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  4028a6:	0182      	lsls	r2, r0, #6
  4028a8:	4b0c      	ldr	r3, [pc, #48]	; (4028dc <_dma_set_irq_state+0x54>)
  4028aa:	4413      	add	r3, r2
  4028ac:	2270      	movs	r2, #112	; 0x70
  4028ae:	651a      	str	r2, [r3, #80]	; 0x50
  4028b0:	e7f1      	b.n	402896 <_dma_set_irq_state+0xe>
	} else {
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  4028b2:	b951      	cbnz	r1, 4028ca <_dma_set_irq_state+0x42>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  4028b4:	0182      	lsls	r2, r0, #6
  4028b6:	4b09      	ldr	r3, [pc, #36]	; (4028dc <_dma_set_irq_state+0x54>)
  4028b8:	4413      	add	r3, r2
  4028ba:	2201      	movs	r2, #1
  4028bc:	655a      	str	r2, [r3, #84]	; 0x54
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_BID);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_RBEID | XDMAC_CID_WBEID | XDMAC_CID_ROID);
		}
		hri_xdmac_clear_GIM_reg(XDMAC, (1 << channel));
  4028be:	2301      	movs	r3, #1
  4028c0:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GID = mask;
  4028c4:	4b05      	ldr	r3, [pc, #20]	; (4028dc <_dma_set_irq_state+0x54>)
  4028c6:	6118      	str	r0, [r3, #16]
  4028c8:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  4028ca:	2901      	cmp	r1, #1
  4028cc:	d1f7      	bne.n	4028be <_dma_set_irq_state+0x36>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  4028ce:	0182      	lsls	r2, r0, #6
  4028d0:	4b02      	ldr	r3, [pc, #8]	; (4028dc <_dma_set_irq_state+0x54>)
  4028d2:	4413      	add	r3, r2
  4028d4:	2270      	movs	r2, #112	; 0x70
  4028d6:	655a      	str	r2, [r3, #84]	; 0x54
  4028d8:	e7f1      	b.n	4028be <_dma_set_irq_state+0x36>
  4028da:	bf00      	nop
  4028dc:	40078000 	.word	0x40078000

004028e0 <XDMAC_Handler>:
	return ((Xdmac *)hw)->XDMAC_GIS;
  4028e0:	4b17      	ldr	r3, [pc, #92]	; (402940 <XDMAC_Handler+0x60>)
  4028e2:	6999      	ldr	r1, [r3, #24]
	uint32_t              pend;

	pend = hri_xdmac_read_GIS_reg(XDMAC);

	/* Get the first pending channel ID */
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  4028e4:	2300      	movs	r3, #0
  4028e6:	2b17      	cmp	r3, #23
  4028e8:	d81b      	bhi.n	402922 <XDMAC_Handler+0x42>
		if ((pend >> i) & 1) {
  4028ea:	fa21 f203 	lsr.w	r2, r1, r3
  4028ee:	f012 0f01 	tst.w	r2, #1
  4028f2:	d102      	bne.n	4028fa <XDMAC_Handler+0x1a>
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  4028f4:	3301      	adds	r3, #1
  4028f6:	b2db      	uxtb	r3, r3
  4028f8:	e7f5      	b.n	4028e6 <XDMAC_Handler+0x6>
			channel = i;
  4028fa:	b25b      	sxtb	r3, r3
			break;
		}
	}

	if (channel < 0) {
  4028fc:	2b00      	cmp	r3, #0
  4028fe:	db1d      	blt.n	40293c <XDMAC_Handler+0x5c>
{
  402900:	b510      	push	{r4, lr}
		return;
	}

	tmp_resource = &_resources[channel];
  402902:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  402906:	0090      	lsls	r0, r2, #2
  402908:	4a0e      	ldr	r2, [pc, #56]	; (402944 <XDMAC_Handler+0x64>)
  40290a:	4410      	add	r0, r2
	status       = hri_xdmac_read_CIS_reg(XDMAC, channel);
  40290c:	b2d9      	uxtb	r1, r3
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  40290e:	0189      	lsls	r1, r1, #6
  402910:	4a0d      	ldr	r2, [pc, #52]	; (402948 <XDMAC_Handler+0x68>)
  402912:	5852      	ldr	r2, [r2, r1]

	if (status & (XDMAC_CIS_RBEIS | XDMAC_CIS_WBEIS | XDMAC_CIS_ROIS)) {
  402914:	f012 0f70 	tst.w	r2, #112	; 0x70
  402918:	d106      	bne.n	402928 <XDMAC_Handler+0x48>
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (status & XDMAC_CIS_BIS) {
  40291a:	f012 0f01 	tst.w	r2, #1
  40291e:	d106      	bne.n	40292e <XDMAC_Handler+0x4e>
  402920:	bd10      	pop	{r4, pc}
	int8_t                channel = -1;
  402922:	f04f 33ff 	mov.w	r3, #4294967295
  402926:	e7e9      	b.n	4028fc <XDMAC_Handler+0x1c>
		tmp_resource->dma_cb.error(tmp_resource);
  402928:	6843      	ldr	r3, [r0, #4]
  40292a:	4798      	blx	r3
  40292c:	bd10      	pop	{r4, pc}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
  40292e:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  402932:	00a3      	lsls	r3, r4, #2
  402934:	4a03      	ldr	r2, [pc, #12]	; (402944 <XDMAC_Handler+0x64>)
  402936:	58d3      	ldr	r3, [r2, r3]
  402938:	4798      	blx	r3
  40293a:	e7f1      	b.n	402920 <XDMAC_Handler+0x40>
  40293c:	4770      	bx	lr
  40293e:	bf00      	nop
  402940:	40078000 	.word	0x40078000
  402944:	204003a0 	.word	0x204003a0
  402948:	4007805c 	.word	0x4007805c

0040294c <main>:




int main(void)
{
  40294c:	b580      	push	{r7, lr}
	
	
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  40294e:	4b18      	ldr	r3, [pc, #96]	; (4029b0 <main+0x64>)
  402950:	4798      	blx	r3
	//CAN is currently disabled
	//Temp 3 currently disabled as pin is shared with edbg com
	
	/* Additional User initialisation */
	dma_adc_init();
  402952:	4b18      	ldr	r3, [pc, #96]	; (4029b4 <main+0x68>)
  402954:	4798      	blx	r3
	pwm_init_user();
  402956:	4b18      	ldr	r3, [pc, #96]	; (4029b8 <main+0x6c>)
  402958:	4798      	blx	r3
	encoder_init();
  40295a:	4b18      	ldr	r3, [pc, #96]	; (4029bc <main+0x70>)
  40295c:	4798      	blx	r3
	pos_sens_init();
  40295e:	4b18      	ldr	r3, [pc, #96]	; (4029c0 <main+0x74>)
  402960:	4798      	blx	r3
	
	/* Enable all devices */
	pwm_enable_all();
  402962:	4b18      	ldr	r3, [pc, #96]	; (4029c4 <main+0x78>)
  402964:	4798      	blx	r3
	adc_enable_all();
  402966:	4b18      	ldr	r3, [pc, #96]	; (4029c8 <main+0x7c>)
  402968:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  40296a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  40296e:	4b17      	ldr	r3, [pc, #92]	; (4029cc <main+0x80>)
  402970:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(PIN_GPIO_DCDC_ON_OFF, true);		//enables the DC-DC converter for the HV side
	
	timer_start(&ENCODER_A);
  402972:	4817      	ldr	r0, [pc, #92]	; (4029d0 <main+0x84>)
  402974:	4c17      	ldr	r4, [pc, #92]	; (4029d4 <main+0x88>)
  402976:	47a0      	blx	r4
	timer_start(&ENCODER_B);
  402978:	4817      	ldr	r0, [pc, #92]	; (4029d8 <main+0x8c>)
  40297a:	47a0      	blx	r4
	
	
	//test timers for encoder
	//Timer_Counter_Initial_Test();
	//test encoder itself
	Encoder_Initial_Test();
  40297c:	4b17      	ldr	r3, [pc, #92]	; (4029dc <main+0x90>)
  40297e:	4798      	blx	r3
  402980:	4f17      	ldr	r7, [pc, #92]	; (4029e0 <main+0x94>)
  402982:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
  402986:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
  40298a:	4d16      	ldr	r5, [pc, #88]	; (4029e4 <main+0x98>)
  40298c:	f44f 7680 	mov.w	r6, #256	; 0x100
  402990:	632e      	str	r6, [r5, #48]	; 0x30
	/* Replace with your application code */
	while (1) {
		
		gpio_set_pin_level(PIN_GPIO_6,true);
		gpio_set_pin_level(PIN_USER_LED,true);
		delay_ms(500);
  402992:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  402996:	4c14      	ldr	r4, [pc, #80]	; (4029e8 <main+0x9c>)
  402998:	47a0      	blx	r4
		
		dma_adc_0_enable_for_one_transaction();
  40299a:	4b14      	ldr	r3, [pc, #80]	; (4029ec <main+0xa0>)
  40299c:	4798      	blx	r3
		dma_adc_1_enable_for_one_transaction();
  40299e:	4b14      	ldr	r3, [pc, #80]	; (4029f0 <main+0xa4>)
  4029a0:	4798      	blx	r3
	((Pio *)hw)->PIO_CODR = mask;
  4029a2:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  4029a6:	636e      	str	r6, [r5, #52]	; 0x34
		//printf("main - %i %i %i %i %i %i %i %i %i %i %i %i  \n", (int)afec_buf[0],(int)afec_buf[1],(int)afec_buf[2],(int)afec_buf[3],(int)afec_buf[4],(int)afec_buf[5],(int)afec_buf[6],(int)afec_buf[7],(int)afec_buf[8],(int)afec_buf[9],(int)afec_buf[10],(int)afec_buf[11]);
		//AFEC0_Handler
		
		gpio_set_pin_level(PIN_GPIO_6,false);
		gpio_set_pin_level(PIN_USER_LED,false);
		delay_ms(500);
  4029a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4029ac:	47a0      	blx	r4
  4029ae:	e7e7      	b.n	402980 <main+0x34>
  4029b0:	004001d5 	.word	0x004001d5
  4029b4:	004007b9 	.word	0x004007b9
  4029b8:	00400915 	.word	0x00400915
  4029bc:	004001e9 	.word	0x004001e9
  4029c0:	0040052d 	.word	0x0040052d
  4029c4:	004009e9 	.word	0x004009e9
  4029c8:	004008a5 	.word	0x004008a5
  4029cc:	400e0e00 	.word	0x400e0e00
  4029d0:	20400614 	.word	0x20400614
  4029d4:	004016b1 	.word	0x004016b1
  4029d8:	20400564 	.word	0x20400564
  4029dc:	00400a49 	.word	0x00400a49
  4029e0:	400e1400 	.word	0x400e1400
  4029e4:	400e1200 	.word	0x400e1200
  4029e8:	004012e9 	.word	0x004012e9
  4029ec:	004005b9 	.word	0x004005b9
  4029f0:	004006b1 	.word	0x004006b1

004029f4 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
  4029f4:	b958      	cbnz	r0, 402a0e <_read+0x1a>
{
  4029f6:	b508      	push	{r3, lr}
  4029f8:	460b      	mov	r3, r1
  4029fa:	4611      	mov	r1, r2
  4029fc:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
  4029fe:	4b05      	ldr	r3, [pc, #20]	; (402a14 <_read+0x20>)
  402a00:	4798      	blx	r3
	if (n < 0) {
  402a02:	2800      	cmp	r0, #0
  402a04:	db00      	blt.n	402a08 <_read+0x14>
		return -1;
	}

	return n;
}
  402a06:	bd08      	pop	{r3, pc}
		return -1;
  402a08:	f04f 30ff 	mov.w	r0, #4294967295
  402a0c:	bd08      	pop	{r3, pc}
		return -1;
  402a0e:	f04f 30ff 	mov.w	r0, #4294967295
  402a12:	4770      	bx	lr
  402a14:	00402a6d 	.word	0x00402a6d

00402a18 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
  402a18:	3801      	subs	r0, #1
  402a1a:	2802      	cmp	r0, #2
  402a1c:	d80b      	bhi.n	402a36 <_write+0x1e>
{
  402a1e:	b508      	push	{r3, lr}
  402a20:	460b      	mov	r3, r1
  402a22:	4611      	mov	r1, r2
  402a24:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
  402a26:	4b05      	ldr	r3, [pc, #20]	; (402a3c <_write+0x24>)
  402a28:	4798      	blx	r3
	if (n < 0) {
  402a2a:	2800      	cmp	r0, #0
  402a2c:	db00      	blt.n	402a30 <_write+0x18>
		return -1;
	}

	return n;
}
  402a2e:	bd08      	pop	{r3, pc}
		return -1;
  402a30:	f04f 30ff 	mov.w	r0, #4294967295
  402a34:	bd08      	pop	{r3, pc}
		return -1;
  402a36:	f04f 30ff 	mov.w	r0, #4294967295
  402a3a:	4770      	bx	lr
  402a3c:	00402a91 	.word	0x00402a91

00402a40 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
  402a40:	b570      	push	{r4, r5, r6, lr}
  402a42:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
  402a44:	4d06      	ldr	r5, [pc, #24]	; (402a60 <stdio_io_init+0x20>)
  402a46:	682b      	ldr	r3, [r5, #0]
  402a48:	2100      	movs	r1, #0
  402a4a:	6898      	ldr	r0, [r3, #8]
  402a4c:	4c05      	ldr	r4, [pc, #20]	; (402a64 <stdio_io_init+0x24>)
  402a4e:	47a0      	blx	r4
	setbuf(stdin, NULL);
  402a50:	682b      	ldr	r3, [r5, #0]
  402a52:	2100      	movs	r1, #0
  402a54:	6858      	ldr	r0, [r3, #4]
  402a56:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
  402a58:	4b03      	ldr	r3, [pc, #12]	; (402a68 <stdio_io_init+0x28>)
  402a5a:	601e      	str	r6, [r3, #0]
  402a5c:	bd70      	pop	{r4, r5, r6, pc}
  402a5e:	bf00      	nop
  402a60:	20400048 	.word	0x20400048
  402a64:	00403d25 	.word	0x00403d25
  402a68:	204004c0 	.word	0x204004c0

00402a6c <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
  402a6c:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  402a6e:	4b06      	ldr	r3, [pc, #24]	; (402a88 <stdio_io_read+0x1c>)
  402a70:	681b      	ldr	r3, [r3, #0]
  402a72:	b133      	cbz	r3, 402a82 <stdio_io_read+0x16>
  402a74:	460a      	mov	r2, r1
  402a76:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
  402a78:	b292      	uxth	r2, r2
  402a7a:	4618      	mov	r0, r3
  402a7c:	4b03      	ldr	r3, [pc, #12]	; (402a8c <stdio_io_read+0x20>)
  402a7e:	4798      	blx	r3
  402a80:	bd08      	pop	{r3, pc}
		return 0;
  402a82:	2000      	movs	r0, #0
}
  402a84:	bd08      	pop	{r3, pc}
  402a86:	bf00      	nop
  402a88:	204004c0 	.word	0x204004c0
  402a8c:	00401481 	.word	0x00401481

00402a90 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
  402a90:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  402a92:	4b06      	ldr	r3, [pc, #24]	; (402aac <stdio_io_write+0x1c>)
  402a94:	681b      	ldr	r3, [r3, #0]
  402a96:	b133      	cbz	r3, 402aa6 <stdio_io_write+0x16>
  402a98:	460a      	mov	r2, r1
  402a9a:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
  402a9c:	b292      	uxth	r2, r2
  402a9e:	4618      	mov	r0, r3
  402aa0:	4b03      	ldr	r3, [pc, #12]	; (402ab0 <stdio_io_write+0x20>)
  402aa2:	4798      	blx	r3
  402aa4:	bd08      	pop	{r3, pc}
		return 0;
  402aa6:	2000      	movs	r0, #0
}
  402aa8:	bd08      	pop	{r3, pc}
  402aaa:	bf00      	nop
  402aac:	204004c0 	.word	0x204004c0
  402ab0:	00401451 	.word	0x00401451

00402ab4 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
  402ab4:	b510      	push	{r4, lr}

	usart_sync_enable(&EDBG_COM);
  402ab6:	4c04      	ldr	r4, [pc, #16]	; (402ac8 <stdio_redirect_init+0x14>)
  402ab8:	4620      	mov	r0, r4
  402aba:	4b04      	ldr	r3, [pc, #16]	; (402acc <stdio_redirect_init+0x18>)
  402abc:	4798      	blx	r3
	stdio_io_init(&EDBG_COM.io);
  402abe:	4620      	mov	r0, r4
  402ac0:	4b03      	ldr	r3, [pc, #12]	; (402ad0 <stdio_redirect_init+0x1c>)
  402ac2:	4798      	blx	r3
  402ac4:	bd10      	pop	{r4, pc}
  402ac6:	bf00      	nop
  402ac8:	20400608 	.word	0x20400608
  402acc:	00401805 	.word	0x00401805
  402ad0:	00402a41 	.word	0x00402a41

00402ad4 <__aeabi_drsub>:
  402ad4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402ad8:	e002      	b.n	402ae0 <__adddf3>
  402ada:	bf00      	nop

00402adc <__aeabi_dsub>:
  402adc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402ae0 <__adddf3>:
  402ae0:	b530      	push	{r4, r5, lr}
  402ae2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402ae6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402aea:	ea94 0f05 	teq	r4, r5
  402aee:	bf08      	it	eq
  402af0:	ea90 0f02 	teqeq	r0, r2
  402af4:	bf1f      	itttt	ne
  402af6:	ea54 0c00 	orrsne.w	ip, r4, r0
  402afa:	ea55 0c02 	orrsne.w	ip, r5, r2
  402afe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402b02:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402b06:	f000 80e2 	beq.w	402cce <__adddf3+0x1ee>
  402b0a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402b0e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402b12:	bfb8      	it	lt
  402b14:	426d      	neglt	r5, r5
  402b16:	dd0c      	ble.n	402b32 <__adddf3+0x52>
  402b18:	442c      	add	r4, r5
  402b1a:	ea80 0202 	eor.w	r2, r0, r2
  402b1e:	ea81 0303 	eor.w	r3, r1, r3
  402b22:	ea82 0000 	eor.w	r0, r2, r0
  402b26:	ea83 0101 	eor.w	r1, r3, r1
  402b2a:	ea80 0202 	eor.w	r2, r0, r2
  402b2e:	ea81 0303 	eor.w	r3, r1, r3
  402b32:	2d36      	cmp	r5, #54	; 0x36
  402b34:	bf88      	it	hi
  402b36:	bd30      	pophi	{r4, r5, pc}
  402b38:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402b3c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402b40:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402b44:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402b48:	d002      	beq.n	402b50 <__adddf3+0x70>
  402b4a:	4240      	negs	r0, r0
  402b4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402b50:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402b54:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402b58:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402b5c:	d002      	beq.n	402b64 <__adddf3+0x84>
  402b5e:	4252      	negs	r2, r2
  402b60:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402b64:	ea94 0f05 	teq	r4, r5
  402b68:	f000 80a7 	beq.w	402cba <__adddf3+0x1da>
  402b6c:	f1a4 0401 	sub.w	r4, r4, #1
  402b70:	f1d5 0e20 	rsbs	lr, r5, #32
  402b74:	db0d      	blt.n	402b92 <__adddf3+0xb2>
  402b76:	fa02 fc0e 	lsl.w	ip, r2, lr
  402b7a:	fa22 f205 	lsr.w	r2, r2, r5
  402b7e:	1880      	adds	r0, r0, r2
  402b80:	f141 0100 	adc.w	r1, r1, #0
  402b84:	fa03 f20e 	lsl.w	r2, r3, lr
  402b88:	1880      	adds	r0, r0, r2
  402b8a:	fa43 f305 	asr.w	r3, r3, r5
  402b8e:	4159      	adcs	r1, r3
  402b90:	e00e      	b.n	402bb0 <__adddf3+0xd0>
  402b92:	f1a5 0520 	sub.w	r5, r5, #32
  402b96:	f10e 0e20 	add.w	lr, lr, #32
  402b9a:	2a01      	cmp	r2, #1
  402b9c:	fa03 fc0e 	lsl.w	ip, r3, lr
  402ba0:	bf28      	it	cs
  402ba2:	f04c 0c02 	orrcs.w	ip, ip, #2
  402ba6:	fa43 f305 	asr.w	r3, r3, r5
  402baa:	18c0      	adds	r0, r0, r3
  402bac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402bb0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402bb4:	d507      	bpl.n	402bc6 <__adddf3+0xe6>
  402bb6:	f04f 0e00 	mov.w	lr, #0
  402bba:	f1dc 0c00 	rsbs	ip, ip, #0
  402bbe:	eb7e 0000 	sbcs.w	r0, lr, r0
  402bc2:	eb6e 0101 	sbc.w	r1, lr, r1
  402bc6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402bca:	d31b      	bcc.n	402c04 <__adddf3+0x124>
  402bcc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402bd0:	d30c      	bcc.n	402bec <__adddf3+0x10c>
  402bd2:	0849      	lsrs	r1, r1, #1
  402bd4:	ea5f 0030 	movs.w	r0, r0, rrx
  402bd8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402bdc:	f104 0401 	add.w	r4, r4, #1
  402be0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402be4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402be8:	f080 809a 	bcs.w	402d20 <__adddf3+0x240>
  402bec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402bf0:	bf08      	it	eq
  402bf2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402bf6:	f150 0000 	adcs.w	r0, r0, #0
  402bfa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402bfe:	ea41 0105 	orr.w	r1, r1, r5
  402c02:	bd30      	pop	{r4, r5, pc}
  402c04:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402c08:	4140      	adcs	r0, r0
  402c0a:	eb41 0101 	adc.w	r1, r1, r1
  402c0e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402c12:	f1a4 0401 	sub.w	r4, r4, #1
  402c16:	d1e9      	bne.n	402bec <__adddf3+0x10c>
  402c18:	f091 0f00 	teq	r1, #0
  402c1c:	bf04      	itt	eq
  402c1e:	4601      	moveq	r1, r0
  402c20:	2000      	moveq	r0, #0
  402c22:	fab1 f381 	clz	r3, r1
  402c26:	bf08      	it	eq
  402c28:	3320      	addeq	r3, #32
  402c2a:	f1a3 030b 	sub.w	r3, r3, #11
  402c2e:	f1b3 0220 	subs.w	r2, r3, #32
  402c32:	da0c      	bge.n	402c4e <__adddf3+0x16e>
  402c34:	320c      	adds	r2, #12
  402c36:	dd08      	ble.n	402c4a <__adddf3+0x16a>
  402c38:	f102 0c14 	add.w	ip, r2, #20
  402c3c:	f1c2 020c 	rsb	r2, r2, #12
  402c40:	fa01 f00c 	lsl.w	r0, r1, ip
  402c44:	fa21 f102 	lsr.w	r1, r1, r2
  402c48:	e00c      	b.n	402c64 <__adddf3+0x184>
  402c4a:	f102 0214 	add.w	r2, r2, #20
  402c4e:	bfd8      	it	le
  402c50:	f1c2 0c20 	rsble	ip, r2, #32
  402c54:	fa01 f102 	lsl.w	r1, r1, r2
  402c58:	fa20 fc0c 	lsr.w	ip, r0, ip
  402c5c:	bfdc      	itt	le
  402c5e:	ea41 010c 	orrle.w	r1, r1, ip
  402c62:	4090      	lslle	r0, r2
  402c64:	1ae4      	subs	r4, r4, r3
  402c66:	bfa2      	ittt	ge
  402c68:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402c6c:	4329      	orrge	r1, r5
  402c6e:	bd30      	popge	{r4, r5, pc}
  402c70:	ea6f 0404 	mvn.w	r4, r4
  402c74:	3c1f      	subs	r4, #31
  402c76:	da1c      	bge.n	402cb2 <__adddf3+0x1d2>
  402c78:	340c      	adds	r4, #12
  402c7a:	dc0e      	bgt.n	402c9a <__adddf3+0x1ba>
  402c7c:	f104 0414 	add.w	r4, r4, #20
  402c80:	f1c4 0220 	rsb	r2, r4, #32
  402c84:	fa20 f004 	lsr.w	r0, r0, r4
  402c88:	fa01 f302 	lsl.w	r3, r1, r2
  402c8c:	ea40 0003 	orr.w	r0, r0, r3
  402c90:	fa21 f304 	lsr.w	r3, r1, r4
  402c94:	ea45 0103 	orr.w	r1, r5, r3
  402c98:	bd30      	pop	{r4, r5, pc}
  402c9a:	f1c4 040c 	rsb	r4, r4, #12
  402c9e:	f1c4 0220 	rsb	r2, r4, #32
  402ca2:	fa20 f002 	lsr.w	r0, r0, r2
  402ca6:	fa01 f304 	lsl.w	r3, r1, r4
  402caa:	ea40 0003 	orr.w	r0, r0, r3
  402cae:	4629      	mov	r1, r5
  402cb0:	bd30      	pop	{r4, r5, pc}
  402cb2:	fa21 f004 	lsr.w	r0, r1, r4
  402cb6:	4629      	mov	r1, r5
  402cb8:	bd30      	pop	{r4, r5, pc}
  402cba:	f094 0f00 	teq	r4, #0
  402cbe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402cc2:	bf06      	itte	eq
  402cc4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402cc8:	3401      	addeq	r4, #1
  402cca:	3d01      	subne	r5, #1
  402ccc:	e74e      	b.n	402b6c <__adddf3+0x8c>
  402cce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402cd2:	bf18      	it	ne
  402cd4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402cd8:	d029      	beq.n	402d2e <__adddf3+0x24e>
  402cda:	ea94 0f05 	teq	r4, r5
  402cde:	bf08      	it	eq
  402ce0:	ea90 0f02 	teqeq	r0, r2
  402ce4:	d005      	beq.n	402cf2 <__adddf3+0x212>
  402ce6:	ea54 0c00 	orrs.w	ip, r4, r0
  402cea:	bf04      	itt	eq
  402cec:	4619      	moveq	r1, r3
  402cee:	4610      	moveq	r0, r2
  402cf0:	bd30      	pop	{r4, r5, pc}
  402cf2:	ea91 0f03 	teq	r1, r3
  402cf6:	bf1e      	ittt	ne
  402cf8:	2100      	movne	r1, #0
  402cfa:	2000      	movne	r0, #0
  402cfc:	bd30      	popne	{r4, r5, pc}
  402cfe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402d02:	d105      	bne.n	402d10 <__adddf3+0x230>
  402d04:	0040      	lsls	r0, r0, #1
  402d06:	4149      	adcs	r1, r1
  402d08:	bf28      	it	cs
  402d0a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402d0e:	bd30      	pop	{r4, r5, pc}
  402d10:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402d14:	bf3c      	itt	cc
  402d16:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402d1a:	bd30      	popcc	{r4, r5, pc}
  402d1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402d20:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402d24:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402d28:	f04f 0000 	mov.w	r0, #0
  402d2c:	bd30      	pop	{r4, r5, pc}
  402d2e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402d32:	bf1a      	itte	ne
  402d34:	4619      	movne	r1, r3
  402d36:	4610      	movne	r0, r2
  402d38:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402d3c:	bf1c      	itt	ne
  402d3e:	460b      	movne	r3, r1
  402d40:	4602      	movne	r2, r0
  402d42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402d46:	bf06      	itte	eq
  402d48:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402d4c:	ea91 0f03 	teqeq	r1, r3
  402d50:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402d54:	bd30      	pop	{r4, r5, pc}
  402d56:	bf00      	nop

00402d58 <__aeabi_ui2d>:
  402d58:	f090 0f00 	teq	r0, #0
  402d5c:	bf04      	itt	eq
  402d5e:	2100      	moveq	r1, #0
  402d60:	4770      	bxeq	lr
  402d62:	b530      	push	{r4, r5, lr}
  402d64:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402d68:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402d6c:	f04f 0500 	mov.w	r5, #0
  402d70:	f04f 0100 	mov.w	r1, #0
  402d74:	e750      	b.n	402c18 <__adddf3+0x138>
  402d76:	bf00      	nop

00402d78 <__aeabi_i2d>:
  402d78:	f090 0f00 	teq	r0, #0
  402d7c:	bf04      	itt	eq
  402d7e:	2100      	moveq	r1, #0
  402d80:	4770      	bxeq	lr
  402d82:	b530      	push	{r4, r5, lr}
  402d84:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402d88:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402d8c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402d90:	bf48      	it	mi
  402d92:	4240      	negmi	r0, r0
  402d94:	f04f 0100 	mov.w	r1, #0
  402d98:	e73e      	b.n	402c18 <__adddf3+0x138>
  402d9a:	bf00      	nop

00402d9c <__aeabi_f2d>:
  402d9c:	0042      	lsls	r2, r0, #1
  402d9e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402da2:	ea4f 0131 	mov.w	r1, r1, rrx
  402da6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402daa:	bf1f      	itttt	ne
  402dac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402db0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402db4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402db8:	4770      	bxne	lr
  402dba:	f092 0f00 	teq	r2, #0
  402dbe:	bf14      	ite	ne
  402dc0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402dc4:	4770      	bxeq	lr
  402dc6:	b530      	push	{r4, r5, lr}
  402dc8:	f44f 7460 	mov.w	r4, #896	; 0x380
  402dcc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402dd0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402dd4:	e720      	b.n	402c18 <__adddf3+0x138>
  402dd6:	bf00      	nop

00402dd8 <__aeabi_ul2d>:
  402dd8:	ea50 0201 	orrs.w	r2, r0, r1
  402ddc:	bf08      	it	eq
  402dde:	4770      	bxeq	lr
  402de0:	b530      	push	{r4, r5, lr}
  402de2:	f04f 0500 	mov.w	r5, #0
  402de6:	e00a      	b.n	402dfe <__aeabi_l2d+0x16>

00402de8 <__aeabi_l2d>:
  402de8:	ea50 0201 	orrs.w	r2, r0, r1
  402dec:	bf08      	it	eq
  402dee:	4770      	bxeq	lr
  402df0:	b530      	push	{r4, r5, lr}
  402df2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402df6:	d502      	bpl.n	402dfe <__aeabi_l2d+0x16>
  402df8:	4240      	negs	r0, r0
  402dfa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402dfe:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402e02:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402e06:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402e0a:	f43f aedc 	beq.w	402bc6 <__adddf3+0xe6>
  402e0e:	f04f 0203 	mov.w	r2, #3
  402e12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402e16:	bf18      	it	ne
  402e18:	3203      	addne	r2, #3
  402e1a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402e1e:	bf18      	it	ne
  402e20:	3203      	addne	r2, #3
  402e22:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402e26:	f1c2 0320 	rsb	r3, r2, #32
  402e2a:	fa00 fc03 	lsl.w	ip, r0, r3
  402e2e:	fa20 f002 	lsr.w	r0, r0, r2
  402e32:	fa01 fe03 	lsl.w	lr, r1, r3
  402e36:	ea40 000e 	orr.w	r0, r0, lr
  402e3a:	fa21 f102 	lsr.w	r1, r1, r2
  402e3e:	4414      	add	r4, r2
  402e40:	e6c1      	b.n	402bc6 <__adddf3+0xe6>
  402e42:	bf00      	nop

00402e44 <__aeabi_dmul>:
  402e44:	b570      	push	{r4, r5, r6, lr}
  402e46:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402e4a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402e4e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402e52:	bf1d      	ittte	ne
  402e54:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402e58:	ea94 0f0c 	teqne	r4, ip
  402e5c:	ea95 0f0c 	teqne	r5, ip
  402e60:	f000 f8de 	bleq	403020 <__aeabi_dmul+0x1dc>
  402e64:	442c      	add	r4, r5
  402e66:	ea81 0603 	eor.w	r6, r1, r3
  402e6a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402e6e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402e72:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402e76:	bf18      	it	ne
  402e78:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402e7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402e80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402e84:	d038      	beq.n	402ef8 <__aeabi_dmul+0xb4>
  402e86:	fba0 ce02 	umull	ip, lr, r0, r2
  402e8a:	f04f 0500 	mov.w	r5, #0
  402e8e:	fbe1 e502 	umlal	lr, r5, r1, r2
  402e92:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402e96:	fbe0 e503 	umlal	lr, r5, r0, r3
  402e9a:	f04f 0600 	mov.w	r6, #0
  402e9e:	fbe1 5603 	umlal	r5, r6, r1, r3
  402ea2:	f09c 0f00 	teq	ip, #0
  402ea6:	bf18      	it	ne
  402ea8:	f04e 0e01 	orrne.w	lr, lr, #1
  402eac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402eb0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402eb4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402eb8:	d204      	bcs.n	402ec4 <__aeabi_dmul+0x80>
  402eba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402ebe:	416d      	adcs	r5, r5
  402ec0:	eb46 0606 	adc.w	r6, r6, r6
  402ec4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402ec8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402ecc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402ed0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402ed4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402ed8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402edc:	bf88      	it	hi
  402ede:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402ee2:	d81e      	bhi.n	402f22 <__aeabi_dmul+0xde>
  402ee4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402ee8:	bf08      	it	eq
  402eea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402eee:	f150 0000 	adcs.w	r0, r0, #0
  402ef2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402ef6:	bd70      	pop	{r4, r5, r6, pc}
  402ef8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402efc:	ea46 0101 	orr.w	r1, r6, r1
  402f00:	ea40 0002 	orr.w	r0, r0, r2
  402f04:	ea81 0103 	eor.w	r1, r1, r3
  402f08:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402f0c:	bfc2      	ittt	gt
  402f0e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402f12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402f16:	bd70      	popgt	{r4, r5, r6, pc}
  402f18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402f1c:	f04f 0e00 	mov.w	lr, #0
  402f20:	3c01      	subs	r4, #1
  402f22:	f300 80ab 	bgt.w	40307c <__aeabi_dmul+0x238>
  402f26:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402f2a:	bfde      	ittt	le
  402f2c:	2000      	movle	r0, #0
  402f2e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402f32:	bd70      	pople	{r4, r5, r6, pc}
  402f34:	f1c4 0400 	rsb	r4, r4, #0
  402f38:	3c20      	subs	r4, #32
  402f3a:	da35      	bge.n	402fa8 <__aeabi_dmul+0x164>
  402f3c:	340c      	adds	r4, #12
  402f3e:	dc1b      	bgt.n	402f78 <__aeabi_dmul+0x134>
  402f40:	f104 0414 	add.w	r4, r4, #20
  402f44:	f1c4 0520 	rsb	r5, r4, #32
  402f48:	fa00 f305 	lsl.w	r3, r0, r5
  402f4c:	fa20 f004 	lsr.w	r0, r0, r4
  402f50:	fa01 f205 	lsl.w	r2, r1, r5
  402f54:	ea40 0002 	orr.w	r0, r0, r2
  402f58:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402f5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402f60:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402f64:	fa21 f604 	lsr.w	r6, r1, r4
  402f68:	eb42 0106 	adc.w	r1, r2, r6
  402f6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402f70:	bf08      	it	eq
  402f72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402f76:	bd70      	pop	{r4, r5, r6, pc}
  402f78:	f1c4 040c 	rsb	r4, r4, #12
  402f7c:	f1c4 0520 	rsb	r5, r4, #32
  402f80:	fa00 f304 	lsl.w	r3, r0, r4
  402f84:	fa20 f005 	lsr.w	r0, r0, r5
  402f88:	fa01 f204 	lsl.w	r2, r1, r4
  402f8c:	ea40 0002 	orr.w	r0, r0, r2
  402f90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402f94:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402f98:	f141 0100 	adc.w	r1, r1, #0
  402f9c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402fa0:	bf08      	it	eq
  402fa2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402fa6:	bd70      	pop	{r4, r5, r6, pc}
  402fa8:	f1c4 0520 	rsb	r5, r4, #32
  402fac:	fa00 f205 	lsl.w	r2, r0, r5
  402fb0:	ea4e 0e02 	orr.w	lr, lr, r2
  402fb4:	fa20 f304 	lsr.w	r3, r0, r4
  402fb8:	fa01 f205 	lsl.w	r2, r1, r5
  402fbc:	ea43 0302 	orr.w	r3, r3, r2
  402fc0:	fa21 f004 	lsr.w	r0, r1, r4
  402fc4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402fc8:	fa21 f204 	lsr.w	r2, r1, r4
  402fcc:	ea20 0002 	bic.w	r0, r0, r2
  402fd0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402fd4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402fd8:	bf08      	it	eq
  402fda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402fde:	bd70      	pop	{r4, r5, r6, pc}
  402fe0:	f094 0f00 	teq	r4, #0
  402fe4:	d10f      	bne.n	403006 <__aeabi_dmul+0x1c2>
  402fe6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402fea:	0040      	lsls	r0, r0, #1
  402fec:	eb41 0101 	adc.w	r1, r1, r1
  402ff0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402ff4:	bf08      	it	eq
  402ff6:	3c01      	subeq	r4, #1
  402ff8:	d0f7      	beq.n	402fea <__aeabi_dmul+0x1a6>
  402ffa:	ea41 0106 	orr.w	r1, r1, r6
  402ffe:	f095 0f00 	teq	r5, #0
  403002:	bf18      	it	ne
  403004:	4770      	bxne	lr
  403006:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40300a:	0052      	lsls	r2, r2, #1
  40300c:	eb43 0303 	adc.w	r3, r3, r3
  403010:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  403014:	bf08      	it	eq
  403016:	3d01      	subeq	r5, #1
  403018:	d0f7      	beq.n	40300a <__aeabi_dmul+0x1c6>
  40301a:	ea43 0306 	orr.w	r3, r3, r6
  40301e:	4770      	bx	lr
  403020:	ea94 0f0c 	teq	r4, ip
  403024:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403028:	bf18      	it	ne
  40302a:	ea95 0f0c 	teqne	r5, ip
  40302e:	d00c      	beq.n	40304a <__aeabi_dmul+0x206>
  403030:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403034:	bf18      	it	ne
  403036:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40303a:	d1d1      	bne.n	402fe0 <__aeabi_dmul+0x19c>
  40303c:	ea81 0103 	eor.w	r1, r1, r3
  403040:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403044:	f04f 0000 	mov.w	r0, #0
  403048:	bd70      	pop	{r4, r5, r6, pc}
  40304a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40304e:	bf06      	itte	eq
  403050:	4610      	moveq	r0, r2
  403052:	4619      	moveq	r1, r3
  403054:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403058:	d019      	beq.n	40308e <__aeabi_dmul+0x24a>
  40305a:	ea94 0f0c 	teq	r4, ip
  40305e:	d102      	bne.n	403066 <__aeabi_dmul+0x222>
  403060:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403064:	d113      	bne.n	40308e <__aeabi_dmul+0x24a>
  403066:	ea95 0f0c 	teq	r5, ip
  40306a:	d105      	bne.n	403078 <__aeabi_dmul+0x234>
  40306c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403070:	bf1c      	itt	ne
  403072:	4610      	movne	r0, r2
  403074:	4619      	movne	r1, r3
  403076:	d10a      	bne.n	40308e <__aeabi_dmul+0x24a>
  403078:	ea81 0103 	eor.w	r1, r1, r3
  40307c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403080:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403084:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403088:	f04f 0000 	mov.w	r0, #0
  40308c:	bd70      	pop	{r4, r5, r6, pc}
  40308e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403092:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403096:	bd70      	pop	{r4, r5, r6, pc}

00403098 <__aeabi_ddiv>:
  403098:	b570      	push	{r4, r5, r6, lr}
  40309a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40309e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4030a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4030a6:	bf1d      	ittte	ne
  4030a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4030ac:	ea94 0f0c 	teqne	r4, ip
  4030b0:	ea95 0f0c 	teqne	r5, ip
  4030b4:	f000 f8a7 	bleq	403206 <__aeabi_ddiv+0x16e>
  4030b8:	eba4 0405 	sub.w	r4, r4, r5
  4030bc:	ea81 0e03 	eor.w	lr, r1, r3
  4030c0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4030c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4030c8:	f000 8088 	beq.w	4031dc <__aeabi_ddiv+0x144>
  4030cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4030d0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4030d4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4030d8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4030dc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4030e0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4030e4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4030e8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4030ec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4030f0:	429d      	cmp	r5, r3
  4030f2:	bf08      	it	eq
  4030f4:	4296      	cmpeq	r6, r2
  4030f6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4030fa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4030fe:	d202      	bcs.n	403106 <__aeabi_ddiv+0x6e>
  403100:	085b      	lsrs	r3, r3, #1
  403102:	ea4f 0232 	mov.w	r2, r2, rrx
  403106:	1ab6      	subs	r6, r6, r2
  403108:	eb65 0503 	sbc.w	r5, r5, r3
  40310c:	085b      	lsrs	r3, r3, #1
  40310e:	ea4f 0232 	mov.w	r2, r2, rrx
  403112:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  403116:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40311a:	ebb6 0e02 	subs.w	lr, r6, r2
  40311e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403122:	bf22      	ittt	cs
  403124:	1ab6      	subcs	r6, r6, r2
  403126:	4675      	movcs	r5, lr
  403128:	ea40 000c 	orrcs.w	r0, r0, ip
  40312c:	085b      	lsrs	r3, r3, #1
  40312e:	ea4f 0232 	mov.w	r2, r2, rrx
  403132:	ebb6 0e02 	subs.w	lr, r6, r2
  403136:	eb75 0e03 	sbcs.w	lr, r5, r3
  40313a:	bf22      	ittt	cs
  40313c:	1ab6      	subcs	r6, r6, r2
  40313e:	4675      	movcs	r5, lr
  403140:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403144:	085b      	lsrs	r3, r3, #1
  403146:	ea4f 0232 	mov.w	r2, r2, rrx
  40314a:	ebb6 0e02 	subs.w	lr, r6, r2
  40314e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403152:	bf22      	ittt	cs
  403154:	1ab6      	subcs	r6, r6, r2
  403156:	4675      	movcs	r5, lr
  403158:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40315c:	085b      	lsrs	r3, r3, #1
  40315e:	ea4f 0232 	mov.w	r2, r2, rrx
  403162:	ebb6 0e02 	subs.w	lr, r6, r2
  403166:	eb75 0e03 	sbcs.w	lr, r5, r3
  40316a:	bf22      	ittt	cs
  40316c:	1ab6      	subcs	r6, r6, r2
  40316e:	4675      	movcs	r5, lr
  403170:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403174:	ea55 0e06 	orrs.w	lr, r5, r6
  403178:	d018      	beq.n	4031ac <__aeabi_ddiv+0x114>
  40317a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40317e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403182:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403186:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40318a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40318e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403192:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403196:	d1c0      	bne.n	40311a <__aeabi_ddiv+0x82>
  403198:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40319c:	d10b      	bne.n	4031b6 <__aeabi_ddiv+0x11e>
  40319e:	ea41 0100 	orr.w	r1, r1, r0
  4031a2:	f04f 0000 	mov.w	r0, #0
  4031a6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4031aa:	e7b6      	b.n	40311a <__aeabi_ddiv+0x82>
  4031ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4031b0:	bf04      	itt	eq
  4031b2:	4301      	orreq	r1, r0
  4031b4:	2000      	moveq	r0, #0
  4031b6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4031ba:	bf88      	it	hi
  4031bc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4031c0:	f63f aeaf 	bhi.w	402f22 <__aeabi_dmul+0xde>
  4031c4:	ebb5 0c03 	subs.w	ip, r5, r3
  4031c8:	bf04      	itt	eq
  4031ca:	ebb6 0c02 	subseq.w	ip, r6, r2
  4031ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4031d2:	f150 0000 	adcs.w	r0, r0, #0
  4031d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4031da:	bd70      	pop	{r4, r5, r6, pc}
  4031dc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4031e0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4031e4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4031e8:	bfc2      	ittt	gt
  4031ea:	ebd4 050c 	rsbsgt	r5, r4, ip
  4031ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4031f2:	bd70      	popgt	{r4, r5, r6, pc}
  4031f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4031f8:	f04f 0e00 	mov.w	lr, #0
  4031fc:	3c01      	subs	r4, #1
  4031fe:	e690      	b.n	402f22 <__aeabi_dmul+0xde>
  403200:	ea45 0e06 	orr.w	lr, r5, r6
  403204:	e68d      	b.n	402f22 <__aeabi_dmul+0xde>
  403206:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40320a:	ea94 0f0c 	teq	r4, ip
  40320e:	bf08      	it	eq
  403210:	ea95 0f0c 	teqeq	r5, ip
  403214:	f43f af3b 	beq.w	40308e <__aeabi_dmul+0x24a>
  403218:	ea94 0f0c 	teq	r4, ip
  40321c:	d10a      	bne.n	403234 <__aeabi_ddiv+0x19c>
  40321e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403222:	f47f af34 	bne.w	40308e <__aeabi_dmul+0x24a>
  403226:	ea95 0f0c 	teq	r5, ip
  40322a:	f47f af25 	bne.w	403078 <__aeabi_dmul+0x234>
  40322e:	4610      	mov	r0, r2
  403230:	4619      	mov	r1, r3
  403232:	e72c      	b.n	40308e <__aeabi_dmul+0x24a>
  403234:	ea95 0f0c 	teq	r5, ip
  403238:	d106      	bne.n	403248 <__aeabi_ddiv+0x1b0>
  40323a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40323e:	f43f aefd 	beq.w	40303c <__aeabi_dmul+0x1f8>
  403242:	4610      	mov	r0, r2
  403244:	4619      	mov	r1, r3
  403246:	e722      	b.n	40308e <__aeabi_dmul+0x24a>
  403248:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40324c:	bf18      	it	ne
  40324e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403252:	f47f aec5 	bne.w	402fe0 <__aeabi_dmul+0x19c>
  403256:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40325a:	f47f af0d 	bne.w	403078 <__aeabi_dmul+0x234>
  40325e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  403262:	f47f aeeb 	bne.w	40303c <__aeabi_dmul+0x1f8>
  403266:	e712      	b.n	40308e <__aeabi_dmul+0x24a>

00403268 <__gedf2>:
  403268:	f04f 3cff 	mov.w	ip, #4294967295
  40326c:	e006      	b.n	40327c <__cmpdf2+0x4>
  40326e:	bf00      	nop

00403270 <__ledf2>:
  403270:	f04f 0c01 	mov.w	ip, #1
  403274:	e002      	b.n	40327c <__cmpdf2+0x4>
  403276:	bf00      	nop

00403278 <__cmpdf2>:
  403278:	f04f 0c01 	mov.w	ip, #1
  40327c:	f84d cd04 	str.w	ip, [sp, #-4]!
  403280:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403284:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403288:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40328c:	bf18      	it	ne
  40328e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  403292:	d01b      	beq.n	4032cc <__cmpdf2+0x54>
  403294:	b001      	add	sp, #4
  403296:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40329a:	bf0c      	ite	eq
  40329c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4032a0:	ea91 0f03 	teqne	r1, r3
  4032a4:	bf02      	ittt	eq
  4032a6:	ea90 0f02 	teqeq	r0, r2
  4032aa:	2000      	moveq	r0, #0
  4032ac:	4770      	bxeq	lr
  4032ae:	f110 0f00 	cmn.w	r0, #0
  4032b2:	ea91 0f03 	teq	r1, r3
  4032b6:	bf58      	it	pl
  4032b8:	4299      	cmppl	r1, r3
  4032ba:	bf08      	it	eq
  4032bc:	4290      	cmpeq	r0, r2
  4032be:	bf2c      	ite	cs
  4032c0:	17d8      	asrcs	r0, r3, #31
  4032c2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4032c6:	f040 0001 	orr.w	r0, r0, #1
  4032ca:	4770      	bx	lr
  4032cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4032d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4032d4:	d102      	bne.n	4032dc <__cmpdf2+0x64>
  4032d6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4032da:	d107      	bne.n	4032ec <__cmpdf2+0x74>
  4032dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4032e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4032e4:	d1d6      	bne.n	403294 <__cmpdf2+0x1c>
  4032e6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4032ea:	d0d3      	beq.n	403294 <__cmpdf2+0x1c>
  4032ec:	f85d 0b04 	ldr.w	r0, [sp], #4
  4032f0:	4770      	bx	lr
  4032f2:	bf00      	nop

004032f4 <__aeabi_cdrcmple>:
  4032f4:	4684      	mov	ip, r0
  4032f6:	4610      	mov	r0, r2
  4032f8:	4662      	mov	r2, ip
  4032fa:	468c      	mov	ip, r1
  4032fc:	4619      	mov	r1, r3
  4032fe:	4663      	mov	r3, ip
  403300:	e000      	b.n	403304 <__aeabi_cdcmpeq>
  403302:	bf00      	nop

00403304 <__aeabi_cdcmpeq>:
  403304:	b501      	push	{r0, lr}
  403306:	f7ff ffb7 	bl	403278 <__cmpdf2>
  40330a:	2800      	cmp	r0, #0
  40330c:	bf48      	it	mi
  40330e:	f110 0f00 	cmnmi.w	r0, #0
  403312:	bd01      	pop	{r0, pc}

00403314 <__aeabi_dcmpeq>:
  403314:	f84d ed08 	str.w	lr, [sp, #-8]!
  403318:	f7ff fff4 	bl	403304 <__aeabi_cdcmpeq>
  40331c:	bf0c      	ite	eq
  40331e:	2001      	moveq	r0, #1
  403320:	2000      	movne	r0, #0
  403322:	f85d fb08 	ldr.w	pc, [sp], #8
  403326:	bf00      	nop

00403328 <__aeabi_dcmplt>:
  403328:	f84d ed08 	str.w	lr, [sp, #-8]!
  40332c:	f7ff ffea 	bl	403304 <__aeabi_cdcmpeq>
  403330:	bf34      	ite	cc
  403332:	2001      	movcc	r0, #1
  403334:	2000      	movcs	r0, #0
  403336:	f85d fb08 	ldr.w	pc, [sp], #8
  40333a:	bf00      	nop

0040333c <__aeabi_dcmple>:
  40333c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403340:	f7ff ffe0 	bl	403304 <__aeabi_cdcmpeq>
  403344:	bf94      	ite	ls
  403346:	2001      	movls	r0, #1
  403348:	2000      	movhi	r0, #0
  40334a:	f85d fb08 	ldr.w	pc, [sp], #8
  40334e:	bf00      	nop

00403350 <__aeabi_dcmpge>:
  403350:	f84d ed08 	str.w	lr, [sp, #-8]!
  403354:	f7ff ffce 	bl	4032f4 <__aeabi_cdrcmple>
  403358:	bf94      	ite	ls
  40335a:	2001      	movls	r0, #1
  40335c:	2000      	movhi	r0, #0
  40335e:	f85d fb08 	ldr.w	pc, [sp], #8
  403362:	bf00      	nop

00403364 <__aeabi_dcmpgt>:
  403364:	f84d ed08 	str.w	lr, [sp, #-8]!
  403368:	f7ff ffc4 	bl	4032f4 <__aeabi_cdrcmple>
  40336c:	bf34      	ite	cc
  40336e:	2001      	movcc	r0, #1
  403370:	2000      	movcs	r0, #0
  403372:	f85d fb08 	ldr.w	pc, [sp], #8
  403376:	bf00      	nop

00403378 <__aeabi_d2iz>:
  403378:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40337c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403380:	d215      	bcs.n	4033ae <__aeabi_d2iz+0x36>
  403382:	d511      	bpl.n	4033a8 <__aeabi_d2iz+0x30>
  403384:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403388:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40338c:	d912      	bls.n	4033b4 <__aeabi_d2iz+0x3c>
  40338e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403392:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403396:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40339a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40339e:	fa23 f002 	lsr.w	r0, r3, r2
  4033a2:	bf18      	it	ne
  4033a4:	4240      	negne	r0, r0
  4033a6:	4770      	bx	lr
  4033a8:	f04f 0000 	mov.w	r0, #0
  4033ac:	4770      	bx	lr
  4033ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4033b2:	d105      	bne.n	4033c0 <__aeabi_d2iz+0x48>
  4033b4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4033b8:	bf08      	it	eq
  4033ba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4033be:	4770      	bx	lr
  4033c0:	f04f 0000 	mov.w	r0, #0
  4033c4:	4770      	bx	lr
  4033c6:	bf00      	nop

004033c8 <__libc_init_array>:
  4033c8:	b570      	push	{r4, r5, r6, lr}
  4033ca:	4e0d      	ldr	r6, [pc, #52]	; (403400 <__libc_init_array+0x38>)
  4033cc:	4c0d      	ldr	r4, [pc, #52]	; (403404 <__libc_init_array+0x3c>)
  4033ce:	1ba4      	subs	r4, r4, r6
  4033d0:	10a4      	asrs	r4, r4, #2
  4033d2:	2500      	movs	r5, #0
  4033d4:	42a5      	cmp	r5, r4
  4033d6:	d109      	bne.n	4033ec <__libc_init_array+0x24>
  4033d8:	4e0b      	ldr	r6, [pc, #44]	; (403408 <__libc_init_array+0x40>)
  4033da:	4c0c      	ldr	r4, [pc, #48]	; (40340c <__libc_init_array+0x44>)
  4033dc:	f003 f918 	bl	406610 <_init>
  4033e0:	1ba4      	subs	r4, r4, r6
  4033e2:	10a4      	asrs	r4, r4, #2
  4033e4:	2500      	movs	r5, #0
  4033e6:	42a5      	cmp	r5, r4
  4033e8:	d105      	bne.n	4033f6 <__libc_init_array+0x2e>
  4033ea:	bd70      	pop	{r4, r5, r6, pc}
  4033ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  4033f0:	4798      	blx	r3
  4033f2:	3501      	adds	r5, #1
  4033f4:	e7ee      	b.n	4033d4 <__libc_init_array+0xc>
  4033f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  4033fa:	4798      	blx	r3
  4033fc:	3501      	adds	r5, #1
  4033fe:	e7f2      	b.n	4033e6 <__libc_init_array+0x1e>
  403400:	0040661c 	.word	0x0040661c
  403404:	0040661c 	.word	0x0040661c
  403408:	0040661c 	.word	0x0040661c
  40340c:	00406620 	.word	0x00406620

00403410 <memcpy>:
  403410:	b510      	push	{r4, lr}
  403412:	1e43      	subs	r3, r0, #1
  403414:	440a      	add	r2, r1
  403416:	4291      	cmp	r1, r2
  403418:	d100      	bne.n	40341c <memcpy+0xc>
  40341a:	bd10      	pop	{r4, pc}
  40341c:	f811 4b01 	ldrb.w	r4, [r1], #1
  403420:	f803 4f01 	strb.w	r4, [r3, #1]!
  403424:	e7f7      	b.n	403416 <memcpy+0x6>

00403426 <memset>:
  403426:	4402      	add	r2, r0
  403428:	4603      	mov	r3, r0
  40342a:	4293      	cmp	r3, r2
  40342c:	d100      	bne.n	403430 <memset+0xa>
  40342e:	4770      	bx	lr
  403430:	f803 1b01 	strb.w	r1, [r3], #1
  403434:	e7f9      	b.n	40342a <memset+0x4>

00403436 <__cvt>:
  403436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40343a:	b088      	sub	sp, #32
  40343c:	2b00      	cmp	r3, #0
  40343e:	9f14      	ldr	r7, [sp, #80]	; 0x50
  403440:	9912      	ldr	r1, [sp, #72]	; 0x48
  403442:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403444:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  403448:	461e      	mov	r6, r3
  40344a:	f027 0720 	bic.w	r7, r7, #32
  40344e:	bfbb      	ittet	lt
  403450:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  403454:	461e      	movlt	r6, r3
  403456:	2300      	movge	r3, #0
  403458:	232d      	movlt	r3, #45	; 0x2d
  40345a:	2f46      	cmp	r7, #70	; 0x46
  40345c:	4614      	mov	r4, r2
  40345e:	700b      	strb	r3, [r1, #0]
  403460:	d004      	beq.n	40346c <__cvt+0x36>
  403462:	2f45      	cmp	r7, #69	; 0x45
  403464:	d100      	bne.n	403468 <__cvt+0x32>
  403466:	3501      	adds	r5, #1
  403468:	2302      	movs	r3, #2
  40346a:	e000      	b.n	40346e <__cvt+0x38>
  40346c:	2303      	movs	r3, #3
  40346e:	aa07      	add	r2, sp, #28
  403470:	9204      	str	r2, [sp, #16]
  403472:	aa06      	add	r2, sp, #24
  403474:	9203      	str	r2, [sp, #12]
  403476:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  40347a:	4622      	mov	r2, r4
  40347c:	4633      	mov	r3, r6
  40347e:	f000 fd9b 	bl	403fb8 <_dtoa_r>
  403482:	2f47      	cmp	r7, #71	; 0x47
  403484:	4680      	mov	r8, r0
  403486:	d102      	bne.n	40348e <__cvt+0x58>
  403488:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40348a:	07db      	lsls	r3, r3, #31
  40348c:	d526      	bpl.n	4034dc <__cvt+0xa6>
  40348e:	2f46      	cmp	r7, #70	; 0x46
  403490:	eb08 0905 	add.w	r9, r8, r5
  403494:	d111      	bne.n	4034ba <__cvt+0x84>
  403496:	f898 3000 	ldrb.w	r3, [r8]
  40349a:	2b30      	cmp	r3, #48	; 0x30
  40349c:	d10a      	bne.n	4034b4 <__cvt+0x7e>
  40349e:	2200      	movs	r2, #0
  4034a0:	2300      	movs	r3, #0
  4034a2:	4620      	mov	r0, r4
  4034a4:	4631      	mov	r1, r6
  4034a6:	f7ff ff35 	bl	403314 <__aeabi_dcmpeq>
  4034aa:	b918      	cbnz	r0, 4034b4 <__cvt+0x7e>
  4034ac:	f1c5 0501 	rsb	r5, r5, #1
  4034b0:	f8ca 5000 	str.w	r5, [sl]
  4034b4:	f8da 3000 	ldr.w	r3, [sl]
  4034b8:	4499      	add	r9, r3
  4034ba:	2200      	movs	r2, #0
  4034bc:	2300      	movs	r3, #0
  4034be:	4620      	mov	r0, r4
  4034c0:	4631      	mov	r1, r6
  4034c2:	f7ff ff27 	bl	403314 <__aeabi_dcmpeq>
  4034c6:	b938      	cbnz	r0, 4034d8 <__cvt+0xa2>
  4034c8:	2230      	movs	r2, #48	; 0x30
  4034ca:	9b07      	ldr	r3, [sp, #28]
  4034cc:	4599      	cmp	r9, r3
  4034ce:	d905      	bls.n	4034dc <__cvt+0xa6>
  4034d0:	1c59      	adds	r1, r3, #1
  4034d2:	9107      	str	r1, [sp, #28]
  4034d4:	701a      	strb	r2, [r3, #0]
  4034d6:	e7f8      	b.n	4034ca <__cvt+0x94>
  4034d8:	f8cd 901c 	str.w	r9, [sp, #28]
  4034dc:	9b07      	ldr	r3, [sp, #28]
  4034de:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4034e0:	eba3 0308 	sub.w	r3, r3, r8
  4034e4:	4640      	mov	r0, r8
  4034e6:	6013      	str	r3, [r2, #0]
  4034e8:	b008      	add	sp, #32
  4034ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004034ee <__exponent>:
  4034ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  4034f0:	4603      	mov	r3, r0
  4034f2:	2900      	cmp	r1, #0
  4034f4:	bfb8      	it	lt
  4034f6:	4249      	neglt	r1, r1
  4034f8:	f803 2b02 	strb.w	r2, [r3], #2
  4034fc:	bfb4      	ite	lt
  4034fe:	222d      	movlt	r2, #45	; 0x2d
  403500:	222b      	movge	r2, #43	; 0x2b
  403502:	2909      	cmp	r1, #9
  403504:	7042      	strb	r2, [r0, #1]
  403506:	dd20      	ble.n	40354a <__exponent+0x5c>
  403508:	f10d 0207 	add.w	r2, sp, #7
  40350c:	4617      	mov	r7, r2
  40350e:	260a      	movs	r6, #10
  403510:	fb91 f5f6 	sdiv	r5, r1, r6
  403514:	fb06 1115 	mls	r1, r6, r5, r1
  403518:	3130      	adds	r1, #48	; 0x30
  40351a:	2d09      	cmp	r5, #9
  40351c:	f802 1c01 	strb.w	r1, [r2, #-1]
  403520:	f102 34ff 	add.w	r4, r2, #4294967295
  403524:	4629      	mov	r1, r5
  403526:	dc09      	bgt.n	40353c <__exponent+0x4e>
  403528:	3130      	adds	r1, #48	; 0x30
  40352a:	3a02      	subs	r2, #2
  40352c:	f804 1c01 	strb.w	r1, [r4, #-1]
  403530:	42ba      	cmp	r2, r7
  403532:	461c      	mov	r4, r3
  403534:	d304      	bcc.n	403540 <__exponent+0x52>
  403536:	1a20      	subs	r0, r4, r0
  403538:	b003      	add	sp, #12
  40353a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40353c:	4622      	mov	r2, r4
  40353e:	e7e7      	b.n	403510 <__exponent+0x22>
  403540:	f812 1b01 	ldrb.w	r1, [r2], #1
  403544:	f803 1b01 	strb.w	r1, [r3], #1
  403548:	e7f2      	b.n	403530 <__exponent+0x42>
  40354a:	2230      	movs	r2, #48	; 0x30
  40354c:	461c      	mov	r4, r3
  40354e:	4411      	add	r1, r2
  403550:	f804 2b02 	strb.w	r2, [r4], #2
  403554:	7059      	strb	r1, [r3, #1]
  403556:	e7ee      	b.n	403536 <__exponent+0x48>

00403558 <_printf_float>:
  403558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40355c:	b091      	sub	sp, #68	; 0x44
  40355e:	460c      	mov	r4, r1
  403560:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  403562:	4693      	mov	fp, r2
  403564:	461e      	mov	r6, r3
  403566:	4605      	mov	r5, r0
  403568:	f001 fc74 	bl	404e54 <_localeconv_r>
  40356c:	6803      	ldr	r3, [r0, #0]
  40356e:	9309      	str	r3, [sp, #36]	; 0x24
  403570:	4618      	mov	r0, r3
  403572:	f000 fc8d 	bl	403e90 <strlen>
  403576:	2300      	movs	r3, #0
  403578:	930e      	str	r3, [sp, #56]	; 0x38
  40357a:	683b      	ldr	r3, [r7, #0]
  40357c:	900a      	str	r0, [sp, #40]	; 0x28
  40357e:	3307      	adds	r3, #7
  403580:	f023 0307 	bic.w	r3, r3, #7
  403584:	f103 0208 	add.w	r2, r3, #8
  403588:	f894 8018 	ldrb.w	r8, [r4, #24]
  40358c:	f8d4 a000 	ldr.w	sl, [r4]
  403590:	603a      	str	r2, [r7, #0]
  403592:	e9d3 2300 	ldrd	r2, r3, [r3]
  403596:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  40359a:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  40359e:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  4035a0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  4035a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4035a6:	f04f 32ff 	mov.w	r2, #4294967295
  4035aa:	4ba6      	ldr	r3, [pc, #664]	; (403844 <_printf_float+0x2ec>)
  4035ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035ae:	4638      	mov	r0, r7
  4035b0:	f002 fb84 	bl	405cbc <__aeabi_dcmpun>
  4035b4:	2800      	cmp	r0, #0
  4035b6:	f040 81f7 	bne.w	4039a8 <_printf_float+0x450>
  4035ba:	f04f 32ff 	mov.w	r2, #4294967295
  4035be:	4ba1      	ldr	r3, [pc, #644]	; (403844 <_printf_float+0x2ec>)
  4035c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035c2:	4638      	mov	r0, r7
  4035c4:	f7ff feba 	bl	40333c <__aeabi_dcmple>
  4035c8:	2800      	cmp	r0, #0
  4035ca:	f040 81ed 	bne.w	4039a8 <_printf_float+0x450>
  4035ce:	2200      	movs	r2, #0
  4035d0:	2300      	movs	r3, #0
  4035d2:	4638      	mov	r0, r7
  4035d4:	4649      	mov	r1, r9
  4035d6:	f7ff fea7 	bl	403328 <__aeabi_dcmplt>
  4035da:	b110      	cbz	r0, 4035e2 <_printf_float+0x8a>
  4035dc:	232d      	movs	r3, #45	; 0x2d
  4035de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  4035e2:	4b99      	ldr	r3, [pc, #612]	; (403848 <_printf_float+0x2f0>)
  4035e4:	4f99      	ldr	r7, [pc, #612]	; (40384c <_printf_float+0x2f4>)
  4035e6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4035ea:	bf98      	it	ls
  4035ec:	461f      	movls	r7, r3
  4035ee:	2303      	movs	r3, #3
  4035f0:	6123      	str	r3, [r4, #16]
  4035f2:	f02a 0304 	bic.w	r3, sl, #4
  4035f6:	6023      	str	r3, [r4, #0]
  4035f8:	f04f 0900 	mov.w	r9, #0
  4035fc:	9600      	str	r6, [sp, #0]
  4035fe:	465b      	mov	r3, fp
  403600:	aa0f      	add	r2, sp, #60	; 0x3c
  403602:	4621      	mov	r1, r4
  403604:	4628      	mov	r0, r5
  403606:	f000 f9df 	bl	4039c8 <_printf_common>
  40360a:	3001      	adds	r0, #1
  40360c:	f040 809a 	bne.w	403744 <_printf_float+0x1ec>
  403610:	f04f 30ff 	mov.w	r0, #4294967295
  403614:	b011      	add	sp, #68	; 0x44
  403616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40361a:	6862      	ldr	r2, [r4, #4]
  40361c:	1c53      	adds	r3, r2, #1
  40361e:	a80e      	add	r0, sp, #56	; 0x38
  403620:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  403624:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  403628:	d141      	bne.n	4036ae <_printf_float+0x156>
  40362a:	2206      	movs	r2, #6
  40362c:	6062      	str	r2, [r4, #4]
  40362e:	6023      	str	r3, [r4, #0]
  403630:	2100      	movs	r1, #0
  403632:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  403636:	9301      	str	r3, [sp, #4]
  403638:	6863      	ldr	r3, [r4, #4]
  40363a:	9005      	str	r0, [sp, #20]
  40363c:	9202      	str	r2, [sp, #8]
  40363e:	9300      	str	r3, [sp, #0]
  403640:	463a      	mov	r2, r7
  403642:	464b      	mov	r3, r9
  403644:	9106      	str	r1, [sp, #24]
  403646:	f8cd 8010 	str.w	r8, [sp, #16]
  40364a:	f8cd e00c 	str.w	lr, [sp, #12]
  40364e:	4628      	mov	r0, r5
  403650:	f7ff fef1 	bl	403436 <__cvt>
  403654:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  403658:	2b47      	cmp	r3, #71	; 0x47
  40365a:	4607      	mov	r7, r0
  40365c:	d109      	bne.n	403672 <_printf_float+0x11a>
  40365e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403660:	1cd8      	adds	r0, r3, #3
  403662:	db02      	blt.n	40366a <_printf_float+0x112>
  403664:	6862      	ldr	r2, [r4, #4]
  403666:	4293      	cmp	r3, r2
  403668:	dd59      	ble.n	40371e <_printf_float+0x1c6>
  40366a:	f1a8 0802 	sub.w	r8, r8, #2
  40366e:	fa5f f888 	uxtb.w	r8, r8
  403672:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  403676:	990d      	ldr	r1, [sp, #52]	; 0x34
  403678:	d836      	bhi.n	4036e8 <_printf_float+0x190>
  40367a:	3901      	subs	r1, #1
  40367c:	4642      	mov	r2, r8
  40367e:	f104 0050 	add.w	r0, r4, #80	; 0x50
  403682:	910d      	str	r1, [sp, #52]	; 0x34
  403684:	f7ff ff33 	bl	4034ee <__exponent>
  403688:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40368a:	1883      	adds	r3, r0, r2
  40368c:	2a01      	cmp	r2, #1
  40368e:	4681      	mov	r9, r0
  403690:	6123      	str	r3, [r4, #16]
  403692:	dc02      	bgt.n	40369a <_printf_float+0x142>
  403694:	6822      	ldr	r2, [r4, #0]
  403696:	07d1      	lsls	r1, r2, #31
  403698:	d501      	bpl.n	40369e <_printf_float+0x146>
  40369a:	3301      	adds	r3, #1
  40369c:	6123      	str	r3, [r4, #16]
  40369e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  4036a2:	2b00      	cmp	r3, #0
  4036a4:	d0aa      	beq.n	4035fc <_printf_float+0xa4>
  4036a6:	232d      	movs	r3, #45	; 0x2d
  4036a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  4036ac:	e7a6      	b.n	4035fc <_printf_float+0xa4>
  4036ae:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  4036b2:	d002      	beq.n	4036ba <_printf_float+0x162>
  4036b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4036b8:	d1b9      	bne.n	40362e <_printf_float+0xd6>
  4036ba:	b19a      	cbz	r2, 4036e4 <_printf_float+0x18c>
  4036bc:	2100      	movs	r1, #0
  4036be:	9106      	str	r1, [sp, #24]
  4036c0:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  4036c4:	e88d 000c 	stmia.w	sp, {r2, r3}
  4036c8:	6023      	str	r3, [r4, #0]
  4036ca:	9005      	str	r0, [sp, #20]
  4036cc:	463a      	mov	r2, r7
  4036ce:	f8cd 8010 	str.w	r8, [sp, #16]
  4036d2:	f8cd e00c 	str.w	lr, [sp, #12]
  4036d6:	9102      	str	r1, [sp, #8]
  4036d8:	464b      	mov	r3, r9
  4036da:	4628      	mov	r0, r5
  4036dc:	f7ff feab 	bl	403436 <__cvt>
  4036e0:	4607      	mov	r7, r0
  4036e2:	e7bc      	b.n	40365e <_printf_float+0x106>
  4036e4:	2201      	movs	r2, #1
  4036e6:	e7a1      	b.n	40362c <_printf_float+0xd4>
  4036e8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4036ec:	d119      	bne.n	403722 <_printf_float+0x1ca>
  4036ee:	2900      	cmp	r1, #0
  4036f0:	6863      	ldr	r3, [r4, #4]
  4036f2:	dd0c      	ble.n	40370e <_printf_float+0x1b6>
  4036f4:	6121      	str	r1, [r4, #16]
  4036f6:	b913      	cbnz	r3, 4036fe <_printf_float+0x1a6>
  4036f8:	6822      	ldr	r2, [r4, #0]
  4036fa:	07d2      	lsls	r2, r2, #31
  4036fc:	d502      	bpl.n	403704 <_printf_float+0x1ac>
  4036fe:	3301      	adds	r3, #1
  403700:	440b      	add	r3, r1
  403702:	6123      	str	r3, [r4, #16]
  403704:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403706:	65a3      	str	r3, [r4, #88]	; 0x58
  403708:	f04f 0900 	mov.w	r9, #0
  40370c:	e7c7      	b.n	40369e <_printf_float+0x146>
  40370e:	b913      	cbnz	r3, 403716 <_printf_float+0x1be>
  403710:	6822      	ldr	r2, [r4, #0]
  403712:	07d0      	lsls	r0, r2, #31
  403714:	d501      	bpl.n	40371a <_printf_float+0x1c2>
  403716:	3302      	adds	r3, #2
  403718:	e7f3      	b.n	403702 <_printf_float+0x1aa>
  40371a:	2301      	movs	r3, #1
  40371c:	e7f1      	b.n	403702 <_printf_float+0x1aa>
  40371e:	f04f 0867 	mov.w	r8, #103	; 0x67
  403722:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403724:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403726:	4293      	cmp	r3, r2
  403728:	db05      	blt.n	403736 <_printf_float+0x1de>
  40372a:	6822      	ldr	r2, [r4, #0]
  40372c:	6123      	str	r3, [r4, #16]
  40372e:	07d1      	lsls	r1, r2, #31
  403730:	d5e8      	bpl.n	403704 <_printf_float+0x1ac>
  403732:	3301      	adds	r3, #1
  403734:	e7e5      	b.n	403702 <_printf_float+0x1aa>
  403736:	2b00      	cmp	r3, #0
  403738:	bfd4      	ite	le
  40373a:	f1c3 0302 	rsble	r3, r3, #2
  40373e:	2301      	movgt	r3, #1
  403740:	4413      	add	r3, r2
  403742:	e7de      	b.n	403702 <_printf_float+0x1aa>
  403744:	6823      	ldr	r3, [r4, #0]
  403746:	055a      	lsls	r2, r3, #21
  403748:	d407      	bmi.n	40375a <_printf_float+0x202>
  40374a:	6923      	ldr	r3, [r4, #16]
  40374c:	463a      	mov	r2, r7
  40374e:	4659      	mov	r1, fp
  403750:	4628      	mov	r0, r5
  403752:	47b0      	blx	r6
  403754:	3001      	adds	r0, #1
  403756:	d12a      	bne.n	4037ae <_printf_float+0x256>
  403758:	e75a      	b.n	403610 <_printf_float+0xb8>
  40375a:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40375e:	f240 80dc 	bls.w	40391a <_printf_float+0x3c2>
  403762:	2200      	movs	r2, #0
  403764:	2300      	movs	r3, #0
  403766:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  40376a:	f7ff fdd3 	bl	403314 <__aeabi_dcmpeq>
  40376e:	2800      	cmp	r0, #0
  403770:	d039      	beq.n	4037e6 <_printf_float+0x28e>
  403772:	2301      	movs	r3, #1
  403774:	4a36      	ldr	r2, [pc, #216]	; (403850 <_printf_float+0x2f8>)
  403776:	4659      	mov	r1, fp
  403778:	4628      	mov	r0, r5
  40377a:	47b0      	blx	r6
  40377c:	3001      	adds	r0, #1
  40377e:	f43f af47 	beq.w	403610 <_printf_float+0xb8>
  403782:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403784:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403786:	429a      	cmp	r2, r3
  403788:	db02      	blt.n	403790 <_printf_float+0x238>
  40378a:	6823      	ldr	r3, [r4, #0]
  40378c:	07d8      	lsls	r0, r3, #31
  40378e:	d50e      	bpl.n	4037ae <_printf_float+0x256>
  403790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403792:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403794:	4659      	mov	r1, fp
  403796:	4628      	mov	r0, r5
  403798:	47b0      	blx	r6
  40379a:	3001      	adds	r0, #1
  40379c:	f43f af38 	beq.w	403610 <_printf_float+0xb8>
  4037a0:	2700      	movs	r7, #0
  4037a2:	f104 081a 	add.w	r8, r4, #26
  4037a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037a8:	3b01      	subs	r3, #1
  4037aa:	429f      	cmp	r7, r3
  4037ac:	db11      	blt.n	4037d2 <_printf_float+0x27a>
  4037ae:	6823      	ldr	r3, [r4, #0]
  4037b0:	079f      	lsls	r7, r3, #30
  4037b2:	d508      	bpl.n	4037c6 <_printf_float+0x26e>
  4037b4:	2700      	movs	r7, #0
  4037b6:	f104 0819 	add.w	r8, r4, #25
  4037ba:	68e3      	ldr	r3, [r4, #12]
  4037bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4037be:	1a9b      	subs	r3, r3, r2
  4037c0:	429f      	cmp	r7, r3
  4037c2:	f2c0 80e7 	blt.w	403994 <_printf_float+0x43c>
  4037c6:	68e0      	ldr	r0, [r4, #12]
  4037c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4037ca:	4298      	cmp	r0, r3
  4037cc:	bfb8      	it	lt
  4037ce:	4618      	movlt	r0, r3
  4037d0:	e720      	b.n	403614 <_printf_float+0xbc>
  4037d2:	2301      	movs	r3, #1
  4037d4:	4642      	mov	r2, r8
  4037d6:	4659      	mov	r1, fp
  4037d8:	4628      	mov	r0, r5
  4037da:	47b0      	blx	r6
  4037dc:	3001      	adds	r0, #1
  4037de:	f43f af17 	beq.w	403610 <_printf_float+0xb8>
  4037e2:	3701      	adds	r7, #1
  4037e4:	e7df      	b.n	4037a6 <_printf_float+0x24e>
  4037e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037e8:	2b00      	cmp	r3, #0
  4037ea:	dc33      	bgt.n	403854 <_printf_float+0x2fc>
  4037ec:	2301      	movs	r3, #1
  4037ee:	4a18      	ldr	r2, [pc, #96]	; (403850 <_printf_float+0x2f8>)
  4037f0:	4659      	mov	r1, fp
  4037f2:	4628      	mov	r0, r5
  4037f4:	47b0      	blx	r6
  4037f6:	3001      	adds	r0, #1
  4037f8:	f43f af0a 	beq.w	403610 <_printf_float+0xb8>
  4037fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037fe:	b923      	cbnz	r3, 40380a <_printf_float+0x2b2>
  403800:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403802:	b913      	cbnz	r3, 40380a <_printf_float+0x2b2>
  403804:	6823      	ldr	r3, [r4, #0]
  403806:	07d9      	lsls	r1, r3, #31
  403808:	d5d1      	bpl.n	4037ae <_printf_float+0x256>
  40380a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40380c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40380e:	4659      	mov	r1, fp
  403810:	4628      	mov	r0, r5
  403812:	47b0      	blx	r6
  403814:	3001      	adds	r0, #1
  403816:	f43f aefb 	beq.w	403610 <_printf_float+0xb8>
  40381a:	f04f 0800 	mov.w	r8, #0
  40381e:	f104 091a 	add.w	r9, r4, #26
  403822:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403824:	425b      	negs	r3, r3
  403826:	4598      	cmp	r8, r3
  403828:	db01      	blt.n	40382e <_printf_float+0x2d6>
  40382a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40382c:	e78e      	b.n	40374c <_printf_float+0x1f4>
  40382e:	2301      	movs	r3, #1
  403830:	464a      	mov	r2, r9
  403832:	4659      	mov	r1, fp
  403834:	4628      	mov	r0, r5
  403836:	47b0      	blx	r6
  403838:	3001      	adds	r0, #1
  40383a:	f43f aee9 	beq.w	403610 <_printf_float+0xb8>
  40383e:	f108 0801 	add.w	r8, r8, #1
  403842:	e7ee      	b.n	403822 <_printf_float+0x2ca>
  403844:	7fefffff 	.word	0x7fefffff
  403848:	00406350 	.word	0x00406350
  40384c:	00406354 	.word	0x00406354
  403850:	00406360 	.word	0x00406360
  403854:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403856:	6da3      	ldr	r3, [r4, #88]	; 0x58
  403858:	429a      	cmp	r2, r3
  40385a:	bfa8      	it	ge
  40385c:	461a      	movge	r2, r3
  40385e:	2a00      	cmp	r2, #0
  403860:	4690      	mov	r8, r2
  403862:	dc36      	bgt.n	4038d2 <_printf_float+0x37a>
  403864:	f104 031a 	add.w	r3, r4, #26
  403868:	f04f 0a00 	mov.w	sl, #0
  40386c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  403870:	930b      	str	r3, [sp, #44]	; 0x2c
  403872:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  403876:	eba9 0308 	sub.w	r3, r9, r8
  40387a:	459a      	cmp	sl, r3
  40387c:	db31      	blt.n	4038e2 <_printf_float+0x38a>
  40387e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403880:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403882:	429a      	cmp	r2, r3
  403884:	db38      	blt.n	4038f8 <_printf_float+0x3a0>
  403886:	6823      	ldr	r3, [r4, #0]
  403888:	07da      	lsls	r2, r3, #31
  40388a:	d435      	bmi.n	4038f8 <_printf_float+0x3a0>
  40388c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40388e:	990d      	ldr	r1, [sp, #52]	; 0x34
  403890:	eba3 0209 	sub.w	r2, r3, r9
  403894:	eba3 0801 	sub.w	r8, r3, r1
  403898:	4590      	cmp	r8, r2
  40389a:	bfa8      	it	ge
  40389c:	4690      	movge	r8, r2
  40389e:	f1b8 0f00 	cmp.w	r8, #0
  4038a2:	dc31      	bgt.n	403908 <_printf_float+0x3b0>
  4038a4:	2700      	movs	r7, #0
  4038a6:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  4038aa:	f104 091a 	add.w	r9, r4, #26
  4038ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4038b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4038b2:	1a9b      	subs	r3, r3, r2
  4038b4:	eba3 0308 	sub.w	r3, r3, r8
  4038b8:	429f      	cmp	r7, r3
  4038ba:	f6bf af78 	bge.w	4037ae <_printf_float+0x256>
  4038be:	2301      	movs	r3, #1
  4038c0:	464a      	mov	r2, r9
  4038c2:	4659      	mov	r1, fp
  4038c4:	4628      	mov	r0, r5
  4038c6:	47b0      	blx	r6
  4038c8:	3001      	adds	r0, #1
  4038ca:	f43f aea1 	beq.w	403610 <_printf_float+0xb8>
  4038ce:	3701      	adds	r7, #1
  4038d0:	e7ed      	b.n	4038ae <_printf_float+0x356>
  4038d2:	4613      	mov	r3, r2
  4038d4:	4659      	mov	r1, fp
  4038d6:	463a      	mov	r2, r7
  4038d8:	4628      	mov	r0, r5
  4038da:	47b0      	blx	r6
  4038dc:	3001      	adds	r0, #1
  4038de:	d1c1      	bne.n	403864 <_printf_float+0x30c>
  4038e0:	e696      	b.n	403610 <_printf_float+0xb8>
  4038e2:	2301      	movs	r3, #1
  4038e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4038e6:	4659      	mov	r1, fp
  4038e8:	4628      	mov	r0, r5
  4038ea:	47b0      	blx	r6
  4038ec:	3001      	adds	r0, #1
  4038ee:	f43f ae8f 	beq.w	403610 <_printf_float+0xb8>
  4038f2:	f10a 0a01 	add.w	sl, sl, #1
  4038f6:	e7bc      	b.n	403872 <_printf_float+0x31a>
  4038f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4038fc:	4659      	mov	r1, fp
  4038fe:	4628      	mov	r0, r5
  403900:	47b0      	blx	r6
  403902:	3001      	adds	r0, #1
  403904:	d1c2      	bne.n	40388c <_printf_float+0x334>
  403906:	e683      	b.n	403610 <_printf_float+0xb8>
  403908:	4643      	mov	r3, r8
  40390a:	eb07 0209 	add.w	r2, r7, r9
  40390e:	4659      	mov	r1, fp
  403910:	4628      	mov	r0, r5
  403912:	47b0      	blx	r6
  403914:	3001      	adds	r0, #1
  403916:	d1c5      	bne.n	4038a4 <_printf_float+0x34c>
  403918:	e67a      	b.n	403610 <_printf_float+0xb8>
  40391a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40391c:	2a01      	cmp	r2, #1
  40391e:	dc01      	bgt.n	403924 <_printf_float+0x3cc>
  403920:	07db      	lsls	r3, r3, #31
  403922:	d534      	bpl.n	40398e <_printf_float+0x436>
  403924:	2301      	movs	r3, #1
  403926:	463a      	mov	r2, r7
  403928:	4659      	mov	r1, fp
  40392a:	4628      	mov	r0, r5
  40392c:	47b0      	blx	r6
  40392e:	3001      	adds	r0, #1
  403930:	f43f ae6e 	beq.w	403610 <_printf_float+0xb8>
  403934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403936:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403938:	4659      	mov	r1, fp
  40393a:	4628      	mov	r0, r5
  40393c:	47b0      	blx	r6
  40393e:	3001      	adds	r0, #1
  403940:	f43f ae66 	beq.w	403610 <_printf_float+0xb8>
  403944:	2200      	movs	r2, #0
  403946:	2300      	movs	r3, #0
  403948:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  40394c:	f7ff fce2 	bl	403314 <__aeabi_dcmpeq>
  403950:	b150      	cbz	r0, 403968 <_printf_float+0x410>
  403952:	2700      	movs	r7, #0
  403954:	f104 081a 	add.w	r8, r4, #26
  403958:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40395a:	3b01      	subs	r3, #1
  40395c:	429f      	cmp	r7, r3
  40395e:	db0c      	blt.n	40397a <_printf_float+0x422>
  403960:	464b      	mov	r3, r9
  403962:	f104 0250 	add.w	r2, r4, #80	; 0x50
  403966:	e6f2      	b.n	40374e <_printf_float+0x1f6>
  403968:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40396a:	1c7a      	adds	r2, r7, #1
  40396c:	3b01      	subs	r3, #1
  40396e:	4659      	mov	r1, fp
  403970:	4628      	mov	r0, r5
  403972:	47b0      	blx	r6
  403974:	3001      	adds	r0, #1
  403976:	d1f3      	bne.n	403960 <_printf_float+0x408>
  403978:	e64a      	b.n	403610 <_printf_float+0xb8>
  40397a:	2301      	movs	r3, #1
  40397c:	4642      	mov	r2, r8
  40397e:	4659      	mov	r1, fp
  403980:	4628      	mov	r0, r5
  403982:	47b0      	blx	r6
  403984:	3001      	adds	r0, #1
  403986:	f43f ae43 	beq.w	403610 <_printf_float+0xb8>
  40398a:	3701      	adds	r7, #1
  40398c:	e7e4      	b.n	403958 <_printf_float+0x400>
  40398e:	2301      	movs	r3, #1
  403990:	463a      	mov	r2, r7
  403992:	e7ec      	b.n	40396e <_printf_float+0x416>
  403994:	2301      	movs	r3, #1
  403996:	4642      	mov	r2, r8
  403998:	4659      	mov	r1, fp
  40399a:	4628      	mov	r0, r5
  40399c:	47b0      	blx	r6
  40399e:	3001      	adds	r0, #1
  4039a0:	f43f ae36 	beq.w	403610 <_printf_float+0xb8>
  4039a4:	3701      	adds	r7, #1
  4039a6:	e708      	b.n	4037ba <_printf_float+0x262>
  4039a8:	463a      	mov	r2, r7
  4039aa:	464b      	mov	r3, r9
  4039ac:	4638      	mov	r0, r7
  4039ae:	4649      	mov	r1, r9
  4039b0:	f002 f984 	bl	405cbc <__aeabi_dcmpun>
  4039b4:	2800      	cmp	r0, #0
  4039b6:	f43f ae30 	beq.w	40361a <_printf_float+0xc2>
  4039ba:	4b01      	ldr	r3, [pc, #4]	; (4039c0 <_printf_float+0x468>)
  4039bc:	4f01      	ldr	r7, [pc, #4]	; (4039c4 <_printf_float+0x46c>)
  4039be:	e612      	b.n	4035e6 <_printf_float+0x8e>
  4039c0:	00406358 	.word	0x00406358
  4039c4:	0040635c 	.word	0x0040635c

004039c8 <_printf_common>:
  4039c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4039cc:	4691      	mov	r9, r2
  4039ce:	461f      	mov	r7, r3
  4039d0:	688a      	ldr	r2, [r1, #8]
  4039d2:	690b      	ldr	r3, [r1, #16]
  4039d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4039d8:	4293      	cmp	r3, r2
  4039da:	bfb8      	it	lt
  4039dc:	4613      	movlt	r3, r2
  4039de:	f8c9 3000 	str.w	r3, [r9]
  4039e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  4039e6:	4606      	mov	r6, r0
  4039e8:	460c      	mov	r4, r1
  4039ea:	b112      	cbz	r2, 4039f2 <_printf_common+0x2a>
  4039ec:	3301      	adds	r3, #1
  4039ee:	f8c9 3000 	str.w	r3, [r9]
  4039f2:	6823      	ldr	r3, [r4, #0]
  4039f4:	0699      	lsls	r1, r3, #26
  4039f6:	bf42      	ittt	mi
  4039f8:	f8d9 3000 	ldrmi.w	r3, [r9]
  4039fc:	3302      	addmi	r3, #2
  4039fe:	f8c9 3000 	strmi.w	r3, [r9]
  403a02:	6825      	ldr	r5, [r4, #0]
  403a04:	f015 0506 	ands.w	r5, r5, #6
  403a08:	d107      	bne.n	403a1a <_printf_common+0x52>
  403a0a:	f104 0a19 	add.w	sl, r4, #25
  403a0e:	68e3      	ldr	r3, [r4, #12]
  403a10:	f8d9 2000 	ldr.w	r2, [r9]
  403a14:	1a9b      	subs	r3, r3, r2
  403a16:	429d      	cmp	r5, r3
  403a18:	db29      	blt.n	403a6e <_printf_common+0xa6>
  403a1a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  403a1e:	6822      	ldr	r2, [r4, #0]
  403a20:	3300      	adds	r3, #0
  403a22:	bf18      	it	ne
  403a24:	2301      	movne	r3, #1
  403a26:	0692      	lsls	r2, r2, #26
  403a28:	d42e      	bmi.n	403a88 <_printf_common+0xc0>
  403a2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403a2e:	4639      	mov	r1, r7
  403a30:	4630      	mov	r0, r6
  403a32:	47c0      	blx	r8
  403a34:	3001      	adds	r0, #1
  403a36:	d021      	beq.n	403a7c <_printf_common+0xb4>
  403a38:	6823      	ldr	r3, [r4, #0]
  403a3a:	68e5      	ldr	r5, [r4, #12]
  403a3c:	f8d9 2000 	ldr.w	r2, [r9]
  403a40:	f003 0306 	and.w	r3, r3, #6
  403a44:	2b04      	cmp	r3, #4
  403a46:	bf08      	it	eq
  403a48:	1aad      	subeq	r5, r5, r2
  403a4a:	68a3      	ldr	r3, [r4, #8]
  403a4c:	6922      	ldr	r2, [r4, #16]
  403a4e:	bf0c      	ite	eq
  403a50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  403a54:	2500      	movne	r5, #0
  403a56:	4293      	cmp	r3, r2
  403a58:	bfc4      	itt	gt
  403a5a:	1a9b      	subgt	r3, r3, r2
  403a5c:	18ed      	addgt	r5, r5, r3
  403a5e:	f04f 0900 	mov.w	r9, #0
  403a62:	341a      	adds	r4, #26
  403a64:	454d      	cmp	r5, r9
  403a66:	d11b      	bne.n	403aa0 <_printf_common+0xd8>
  403a68:	2000      	movs	r0, #0
  403a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a6e:	2301      	movs	r3, #1
  403a70:	4652      	mov	r2, sl
  403a72:	4639      	mov	r1, r7
  403a74:	4630      	mov	r0, r6
  403a76:	47c0      	blx	r8
  403a78:	3001      	adds	r0, #1
  403a7a:	d103      	bne.n	403a84 <_printf_common+0xbc>
  403a7c:	f04f 30ff 	mov.w	r0, #4294967295
  403a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a84:	3501      	adds	r5, #1
  403a86:	e7c2      	b.n	403a0e <_printf_common+0x46>
  403a88:	18e1      	adds	r1, r4, r3
  403a8a:	1c5a      	adds	r2, r3, #1
  403a8c:	2030      	movs	r0, #48	; 0x30
  403a8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  403a92:	4422      	add	r2, r4
  403a94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  403a98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  403a9c:	3302      	adds	r3, #2
  403a9e:	e7c4      	b.n	403a2a <_printf_common+0x62>
  403aa0:	2301      	movs	r3, #1
  403aa2:	4622      	mov	r2, r4
  403aa4:	4639      	mov	r1, r7
  403aa6:	4630      	mov	r0, r6
  403aa8:	47c0      	blx	r8
  403aaa:	3001      	adds	r0, #1
  403aac:	d0e6      	beq.n	403a7c <_printf_common+0xb4>
  403aae:	f109 0901 	add.w	r9, r9, #1
  403ab2:	e7d7      	b.n	403a64 <_printf_common+0x9c>

00403ab4 <_printf_i>:
  403ab4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403ab8:	4617      	mov	r7, r2
  403aba:	7e0a      	ldrb	r2, [r1, #24]
  403abc:	b085      	sub	sp, #20
  403abe:	2a6e      	cmp	r2, #110	; 0x6e
  403ac0:	4698      	mov	r8, r3
  403ac2:	4606      	mov	r6, r0
  403ac4:	460c      	mov	r4, r1
  403ac6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ac8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  403acc:	f000 80bc 	beq.w	403c48 <_printf_i+0x194>
  403ad0:	d81a      	bhi.n	403b08 <_printf_i+0x54>
  403ad2:	2a63      	cmp	r2, #99	; 0x63
  403ad4:	d02e      	beq.n	403b34 <_printf_i+0x80>
  403ad6:	d80a      	bhi.n	403aee <_printf_i+0x3a>
  403ad8:	2a00      	cmp	r2, #0
  403ada:	f000 80c8 	beq.w	403c6e <_printf_i+0x1ba>
  403ade:	2a58      	cmp	r2, #88	; 0x58
  403ae0:	f000 808a 	beq.w	403bf8 <_printf_i+0x144>
  403ae4:	f104 0542 	add.w	r5, r4, #66	; 0x42
  403ae8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  403aec:	e02a      	b.n	403b44 <_printf_i+0x90>
  403aee:	2a64      	cmp	r2, #100	; 0x64
  403af0:	d001      	beq.n	403af6 <_printf_i+0x42>
  403af2:	2a69      	cmp	r2, #105	; 0x69
  403af4:	d1f6      	bne.n	403ae4 <_printf_i+0x30>
  403af6:	6821      	ldr	r1, [r4, #0]
  403af8:	681a      	ldr	r2, [r3, #0]
  403afa:	f011 0f80 	tst.w	r1, #128	; 0x80
  403afe:	d023      	beq.n	403b48 <_printf_i+0x94>
  403b00:	1d11      	adds	r1, r2, #4
  403b02:	6019      	str	r1, [r3, #0]
  403b04:	6813      	ldr	r3, [r2, #0]
  403b06:	e027      	b.n	403b58 <_printf_i+0xa4>
  403b08:	2a73      	cmp	r2, #115	; 0x73
  403b0a:	f000 80b4 	beq.w	403c76 <_printf_i+0x1c2>
  403b0e:	d808      	bhi.n	403b22 <_printf_i+0x6e>
  403b10:	2a6f      	cmp	r2, #111	; 0x6f
  403b12:	d02a      	beq.n	403b6a <_printf_i+0xb6>
  403b14:	2a70      	cmp	r2, #112	; 0x70
  403b16:	d1e5      	bne.n	403ae4 <_printf_i+0x30>
  403b18:	680a      	ldr	r2, [r1, #0]
  403b1a:	f042 0220 	orr.w	r2, r2, #32
  403b1e:	600a      	str	r2, [r1, #0]
  403b20:	e003      	b.n	403b2a <_printf_i+0x76>
  403b22:	2a75      	cmp	r2, #117	; 0x75
  403b24:	d021      	beq.n	403b6a <_printf_i+0xb6>
  403b26:	2a78      	cmp	r2, #120	; 0x78
  403b28:	d1dc      	bne.n	403ae4 <_printf_i+0x30>
  403b2a:	2278      	movs	r2, #120	; 0x78
  403b2c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  403b30:	496e      	ldr	r1, [pc, #440]	; (403cec <_printf_i+0x238>)
  403b32:	e064      	b.n	403bfe <_printf_i+0x14a>
  403b34:	681a      	ldr	r2, [r3, #0]
  403b36:	f101 0542 	add.w	r5, r1, #66	; 0x42
  403b3a:	1d11      	adds	r1, r2, #4
  403b3c:	6019      	str	r1, [r3, #0]
  403b3e:	6813      	ldr	r3, [r2, #0]
  403b40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403b44:	2301      	movs	r3, #1
  403b46:	e0a3      	b.n	403c90 <_printf_i+0x1dc>
  403b48:	f011 0f40 	tst.w	r1, #64	; 0x40
  403b4c:	f102 0104 	add.w	r1, r2, #4
  403b50:	6019      	str	r1, [r3, #0]
  403b52:	d0d7      	beq.n	403b04 <_printf_i+0x50>
  403b54:	f9b2 3000 	ldrsh.w	r3, [r2]
  403b58:	2b00      	cmp	r3, #0
  403b5a:	da03      	bge.n	403b64 <_printf_i+0xb0>
  403b5c:	222d      	movs	r2, #45	; 0x2d
  403b5e:	425b      	negs	r3, r3
  403b60:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  403b64:	4962      	ldr	r1, [pc, #392]	; (403cf0 <_printf_i+0x23c>)
  403b66:	220a      	movs	r2, #10
  403b68:	e017      	b.n	403b9a <_printf_i+0xe6>
  403b6a:	6820      	ldr	r0, [r4, #0]
  403b6c:	6819      	ldr	r1, [r3, #0]
  403b6e:	f010 0f80 	tst.w	r0, #128	; 0x80
  403b72:	d003      	beq.n	403b7c <_printf_i+0xc8>
  403b74:	1d08      	adds	r0, r1, #4
  403b76:	6018      	str	r0, [r3, #0]
  403b78:	680b      	ldr	r3, [r1, #0]
  403b7a:	e006      	b.n	403b8a <_printf_i+0xd6>
  403b7c:	f010 0f40 	tst.w	r0, #64	; 0x40
  403b80:	f101 0004 	add.w	r0, r1, #4
  403b84:	6018      	str	r0, [r3, #0]
  403b86:	d0f7      	beq.n	403b78 <_printf_i+0xc4>
  403b88:	880b      	ldrh	r3, [r1, #0]
  403b8a:	4959      	ldr	r1, [pc, #356]	; (403cf0 <_printf_i+0x23c>)
  403b8c:	2a6f      	cmp	r2, #111	; 0x6f
  403b8e:	bf14      	ite	ne
  403b90:	220a      	movne	r2, #10
  403b92:	2208      	moveq	r2, #8
  403b94:	2000      	movs	r0, #0
  403b96:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  403b9a:	6865      	ldr	r5, [r4, #4]
  403b9c:	60a5      	str	r5, [r4, #8]
  403b9e:	2d00      	cmp	r5, #0
  403ba0:	f2c0 809c 	blt.w	403cdc <_printf_i+0x228>
  403ba4:	6820      	ldr	r0, [r4, #0]
  403ba6:	f020 0004 	bic.w	r0, r0, #4
  403baa:	6020      	str	r0, [r4, #0]
  403bac:	2b00      	cmp	r3, #0
  403bae:	d13f      	bne.n	403c30 <_printf_i+0x17c>
  403bb0:	2d00      	cmp	r5, #0
  403bb2:	f040 8095 	bne.w	403ce0 <_printf_i+0x22c>
  403bb6:	4675      	mov	r5, lr
  403bb8:	2a08      	cmp	r2, #8
  403bba:	d10b      	bne.n	403bd4 <_printf_i+0x120>
  403bbc:	6823      	ldr	r3, [r4, #0]
  403bbe:	07da      	lsls	r2, r3, #31
  403bc0:	d508      	bpl.n	403bd4 <_printf_i+0x120>
  403bc2:	6923      	ldr	r3, [r4, #16]
  403bc4:	6862      	ldr	r2, [r4, #4]
  403bc6:	429a      	cmp	r2, r3
  403bc8:	bfde      	ittt	le
  403bca:	2330      	movle	r3, #48	; 0x30
  403bcc:	f805 3c01 	strble.w	r3, [r5, #-1]
  403bd0:	f105 35ff 	addle.w	r5, r5, #4294967295
  403bd4:	ebae 0305 	sub.w	r3, lr, r5
  403bd8:	6123      	str	r3, [r4, #16]
  403bda:	f8cd 8000 	str.w	r8, [sp]
  403bde:	463b      	mov	r3, r7
  403be0:	aa03      	add	r2, sp, #12
  403be2:	4621      	mov	r1, r4
  403be4:	4630      	mov	r0, r6
  403be6:	f7ff feef 	bl	4039c8 <_printf_common>
  403bea:	3001      	adds	r0, #1
  403bec:	d155      	bne.n	403c9a <_printf_i+0x1e6>
  403bee:	f04f 30ff 	mov.w	r0, #4294967295
  403bf2:	b005      	add	sp, #20
  403bf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403bf8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  403bfc:	493c      	ldr	r1, [pc, #240]	; (403cf0 <_printf_i+0x23c>)
  403bfe:	6822      	ldr	r2, [r4, #0]
  403c00:	6818      	ldr	r0, [r3, #0]
  403c02:	f012 0f80 	tst.w	r2, #128	; 0x80
  403c06:	f100 0504 	add.w	r5, r0, #4
  403c0a:	601d      	str	r5, [r3, #0]
  403c0c:	d001      	beq.n	403c12 <_printf_i+0x15e>
  403c0e:	6803      	ldr	r3, [r0, #0]
  403c10:	e002      	b.n	403c18 <_printf_i+0x164>
  403c12:	0655      	lsls	r5, r2, #25
  403c14:	d5fb      	bpl.n	403c0e <_printf_i+0x15a>
  403c16:	8803      	ldrh	r3, [r0, #0]
  403c18:	07d0      	lsls	r0, r2, #31
  403c1a:	bf44      	itt	mi
  403c1c:	f042 0220 	orrmi.w	r2, r2, #32
  403c20:	6022      	strmi	r2, [r4, #0]
  403c22:	b91b      	cbnz	r3, 403c2c <_printf_i+0x178>
  403c24:	6822      	ldr	r2, [r4, #0]
  403c26:	f022 0220 	bic.w	r2, r2, #32
  403c2a:	6022      	str	r2, [r4, #0]
  403c2c:	2210      	movs	r2, #16
  403c2e:	e7b1      	b.n	403b94 <_printf_i+0xe0>
  403c30:	4675      	mov	r5, lr
  403c32:	fbb3 f0f2 	udiv	r0, r3, r2
  403c36:	fb02 3310 	mls	r3, r2, r0, r3
  403c3a:	5ccb      	ldrb	r3, [r1, r3]
  403c3c:	f805 3d01 	strb.w	r3, [r5, #-1]!
  403c40:	4603      	mov	r3, r0
  403c42:	2800      	cmp	r0, #0
  403c44:	d1f5      	bne.n	403c32 <_printf_i+0x17e>
  403c46:	e7b7      	b.n	403bb8 <_printf_i+0x104>
  403c48:	6808      	ldr	r0, [r1, #0]
  403c4a:	681a      	ldr	r2, [r3, #0]
  403c4c:	6949      	ldr	r1, [r1, #20]
  403c4e:	f010 0f80 	tst.w	r0, #128	; 0x80
  403c52:	d004      	beq.n	403c5e <_printf_i+0x1aa>
  403c54:	1d10      	adds	r0, r2, #4
  403c56:	6018      	str	r0, [r3, #0]
  403c58:	6813      	ldr	r3, [r2, #0]
  403c5a:	6019      	str	r1, [r3, #0]
  403c5c:	e007      	b.n	403c6e <_printf_i+0x1ba>
  403c5e:	f010 0f40 	tst.w	r0, #64	; 0x40
  403c62:	f102 0004 	add.w	r0, r2, #4
  403c66:	6018      	str	r0, [r3, #0]
  403c68:	6813      	ldr	r3, [r2, #0]
  403c6a:	d0f6      	beq.n	403c5a <_printf_i+0x1a6>
  403c6c:	8019      	strh	r1, [r3, #0]
  403c6e:	2300      	movs	r3, #0
  403c70:	6123      	str	r3, [r4, #16]
  403c72:	4675      	mov	r5, lr
  403c74:	e7b1      	b.n	403bda <_printf_i+0x126>
  403c76:	681a      	ldr	r2, [r3, #0]
  403c78:	1d11      	adds	r1, r2, #4
  403c7a:	6019      	str	r1, [r3, #0]
  403c7c:	6815      	ldr	r5, [r2, #0]
  403c7e:	6862      	ldr	r2, [r4, #4]
  403c80:	2100      	movs	r1, #0
  403c82:	4628      	mov	r0, r5
  403c84:	f001 f964 	bl	404f50 <memchr>
  403c88:	b108      	cbz	r0, 403c8e <_printf_i+0x1da>
  403c8a:	1b40      	subs	r0, r0, r5
  403c8c:	6060      	str	r0, [r4, #4]
  403c8e:	6863      	ldr	r3, [r4, #4]
  403c90:	6123      	str	r3, [r4, #16]
  403c92:	2300      	movs	r3, #0
  403c94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403c98:	e79f      	b.n	403bda <_printf_i+0x126>
  403c9a:	6923      	ldr	r3, [r4, #16]
  403c9c:	462a      	mov	r2, r5
  403c9e:	4639      	mov	r1, r7
  403ca0:	4630      	mov	r0, r6
  403ca2:	47c0      	blx	r8
  403ca4:	3001      	adds	r0, #1
  403ca6:	d0a2      	beq.n	403bee <_printf_i+0x13a>
  403ca8:	6823      	ldr	r3, [r4, #0]
  403caa:	079b      	lsls	r3, r3, #30
  403cac:	d507      	bpl.n	403cbe <_printf_i+0x20a>
  403cae:	2500      	movs	r5, #0
  403cb0:	f104 0919 	add.w	r9, r4, #25
  403cb4:	68e3      	ldr	r3, [r4, #12]
  403cb6:	9a03      	ldr	r2, [sp, #12]
  403cb8:	1a9b      	subs	r3, r3, r2
  403cba:	429d      	cmp	r5, r3
  403cbc:	db05      	blt.n	403cca <_printf_i+0x216>
  403cbe:	68e0      	ldr	r0, [r4, #12]
  403cc0:	9b03      	ldr	r3, [sp, #12]
  403cc2:	4298      	cmp	r0, r3
  403cc4:	bfb8      	it	lt
  403cc6:	4618      	movlt	r0, r3
  403cc8:	e793      	b.n	403bf2 <_printf_i+0x13e>
  403cca:	2301      	movs	r3, #1
  403ccc:	464a      	mov	r2, r9
  403cce:	4639      	mov	r1, r7
  403cd0:	4630      	mov	r0, r6
  403cd2:	47c0      	blx	r8
  403cd4:	3001      	adds	r0, #1
  403cd6:	d08a      	beq.n	403bee <_printf_i+0x13a>
  403cd8:	3501      	adds	r5, #1
  403cda:	e7eb      	b.n	403cb4 <_printf_i+0x200>
  403cdc:	2b00      	cmp	r3, #0
  403cde:	d1a7      	bne.n	403c30 <_printf_i+0x17c>
  403ce0:	780b      	ldrb	r3, [r1, #0]
  403ce2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403ce6:	f104 0542 	add.w	r5, r4, #66	; 0x42
  403cea:	e765      	b.n	403bb8 <_printf_i+0x104>
  403cec:	00406373 	.word	0x00406373
  403cf0:	00406362 	.word	0x00406362

00403cf4 <iprintf>:
  403cf4:	b40f      	push	{r0, r1, r2, r3}
  403cf6:	4b0a      	ldr	r3, [pc, #40]	; (403d20 <iprintf+0x2c>)
  403cf8:	b513      	push	{r0, r1, r4, lr}
  403cfa:	681c      	ldr	r4, [r3, #0]
  403cfc:	b124      	cbz	r4, 403d08 <iprintf+0x14>
  403cfe:	69a3      	ldr	r3, [r4, #24]
  403d00:	b913      	cbnz	r3, 403d08 <iprintf+0x14>
  403d02:	4620      	mov	r0, r4
  403d04:	f001 f81c 	bl	404d40 <__sinit>
  403d08:	ab05      	add	r3, sp, #20
  403d0a:	9a04      	ldr	r2, [sp, #16]
  403d0c:	68a1      	ldr	r1, [r4, #8]
  403d0e:	9301      	str	r3, [sp, #4]
  403d10:	4620      	mov	r0, r4
  403d12:	f001 fd1f 	bl	405754 <_vfiprintf_r>
  403d16:	b002      	add	sp, #8
  403d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403d1c:	b004      	add	sp, #16
  403d1e:	4770      	bx	lr
  403d20:	20400048 	.word	0x20400048

00403d24 <setbuf>:
  403d24:	2900      	cmp	r1, #0
  403d26:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403d2a:	bf0c      	ite	eq
  403d2c:	2202      	moveq	r2, #2
  403d2e:	2200      	movne	r2, #0
  403d30:	f000 b800 	b.w	403d34 <setvbuf>

00403d34 <setvbuf>:
  403d34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  403d38:	461d      	mov	r5, r3
  403d3a:	4b51      	ldr	r3, [pc, #324]	; (403e80 <setvbuf+0x14c>)
  403d3c:	681e      	ldr	r6, [r3, #0]
  403d3e:	4604      	mov	r4, r0
  403d40:	460f      	mov	r7, r1
  403d42:	4690      	mov	r8, r2
  403d44:	b126      	cbz	r6, 403d50 <setvbuf+0x1c>
  403d46:	69b3      	ldr	r3, [r6, #24]
  403d48:	b913      	cbnz	r3, 403d50 <setvbuf+0x1c>
  403d4a:	4630      	mov	r0, r6
  403d4c:	f000 fff8 	bl	404d40 <__sinit>
  403d50:	4b4c      	ldr	r3, [pc, #304]	; (403e84 <setvbuf+0x150>)
  403d52:	429c      	cmp	r4, r3
  403d54:	d152      	bne.n	403dfc <setvbuf+0xc8>
  403d56:	6874      	ldr	r4, [r6, #4]
  403d58:	f1b8 0f02 	cmp.w	r8, #2
  403d5c:	d006      	beq.n	403d6c <setvbuf+0x38>
  403d5e:	f1b8 0f01 	cmp.w	r8, #1
  403d62:	f200 8089 	bhi.w	403e78 <setvbuf+0x144>
  403d66:	2d00      	cmp	r5, #0
  403d68:	f2c0 8086 	blt.w	403e78 <setvbuf+0x144>
  403d6c:	4621      	mov	r1, r4
  403d6e:	4630      	mov	r0, r6
  403d70:	f000 ff7c 	bl	404c6c <_fflush_r>
  403d74:	6b61      	ldr	r1, [r4, #52]	; 0x34
  403d76:	b141      	cbz	r1, 403d8a <setvbuf+0x56>
  403d78:	f104 0344 	add.w	r3, r4, #68	; 0x44
  403d7c:	4299      	cmp	r1, r3
  403d7e:	d002      	beq.n	403d86 <setvbuf+0x52>
  403d80:	4630      	mov	r0, r6
  403d82:	f001 fc13 	bl	4055ac <_free_r>
  403d86:	2300      	movs	r3, #0
  403d88:	6363      	str	r3, [r4, #52]	; 0x34
  403d8a:	2300      	movs	r3, #0
  403d8c:	61a3      	str	r3, [r4, #24]
  403d8e:	6063      	str	r3, [r4, #4]
  403d90:	89a3      	ldrh	r3, [r4, #12]
  403d92:	061b      	lsls	r3, r3, #24
  403d94:	d503      	bpl.n	403d9e <setvbuf+0x6a>
  403d96:	6921      	ldr	r1, [r4, #16]
  403d98:	4630      	mov	r0, r6
  403d9a:	f001 fc07 	bl	4055ac <_free_r>
  403d9e:	89a3      	ldrh	r3, [r4, #12]
  403da0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403da4:	f023 0303 	bic.w	r3, r3, #3
  403da8:	f1b8 0f02 	cmp.w	r8, #2
  403dac:	81a3      	strh	r3, [r4, #12]
  403dae:	d05d      	beq.n	403e6c <setvbuf+0x138>
  403db0:	ab01      	add	r3, sp, #4
  403db2:	466a      	mov	r2, sp
  403db4:	4621      	mov	r1, r4
  403db6:	4630      	mov	r0, r6
  403db8:	f001 f85a 	bl	404e70 <__swhatbuf_r>
  403dbc:	89a3      	ldrh	r3, [r4, #12]
  403dbe:	4318      	orrs	r0, r3
  403dc0:	81a0      	strh	r0, [r4, #12]
  403dc2:	bb2d      	cbnz	r5, 403e10 <setvbuf+0xdc>
  403dc4:	9d00      	ldr	r5, [sp, #0]
  403dc6:	4628      	mov	r0, r5
  403dc8:	f001 f8b6 	bl	404f38 <malloc>
  403dcc:	4607      	mov	r7, r0
  403dce:	2800      	cmp	r0, #0
  403dd0:	d14e      	bne.n	403e70 <setvbuf+0x13c>
  403dd2:	f8dd 9000 	ldr.w	r9, [sp]
  403dd6:	45a9      	cmp	r9, r5
  403dd8:	d13c      	bne.n	403e54 <setvbuf+0x120>
  403dda:	f04f 30ff 	mov.w	r0, #4294967295
  403dde:	89a3      	ldrh	r3, [r4, #12]
  403de0:	f043 0302 	orr.w	r3, r3, #2
  403de4:	81a3      	strh	r3, [r4, #12]
  403de6:	2300      	movs	r3, #0
  403de8:	60a3      	str	r3, [r4, #8]
  403dea:	f104 0347 	add.w	r3, r4, #71	; 0x47
  403dee:	6023      	str	r3, [r4, #0]
  403df0:	6123      	str	r3, [r4, #16]
  403df2:	2301      	movs	r3, #1
  403df4:	6163      	str	r3, [r4, #20]
  403df6:	b003      	add	sp, #12
  403df8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403dfc:	4b22      	ldr	r3, [pc, #136]	; (403e88 <setvbuf+0x154>)
  403dfe:	429c      	cmp	r4, r3
  403e00:	d101      	bne.n	403e06 <setvbuf+0xd2>
  403e02:	68b4      	ldr	r4, [r6, #8]
  403e04:	e7a8      	b.n	403d58 <setvbuf+0x24>
  403e06:	4b21      	ldr	r3, [pc, #132]	; (403e8c <setvbuf+0x158>)
  403e08:	429c      	cmp	r4, r3
  403e0a:	bf08      	it	eq
  403e0c:	68f4      	ldreq	r4, [r6, #12]
  403e0e:	e7a3      	b.n	403d58 <setvbuf+0x24>
  403e10:	2f00      	cmp	r7, #0
  403e12:	d0d8      	beq.n	403dc6 <setvbuf+0x92>
  403e14:	69b3      	ldr	r3, [r6, #24]
  403e16:	b913      	cbnz	r3, 403e1e <setvbuf+0xea>
  403e18:	4630      	mov	r0, r6
  403e1a:	f000 ff91 	bl	404d40 <__sinit>
  403e1e:	f1b8 0f01 	cmp.w	r8, #1
  403e22:	bf08      	it	eq
  403e24:	89a3      	ldrheq	r3, [r4, #12]
  403e26:	6027      	str	r7, [r4, #0]
  403e28:	bf04      	itt	eq
  403e2a:	f043 0301 	orreq.w	r3, r3, #1
  403e2e:	81a3      	strheq	r3, [r4, #12]
  403e30:	89a3      	ldrh	r3, [r4, #12]
  403e32:	6127      	str	r7, [r4, #16]
  403e34:	f013 0008 	ands.w	r0, r3, #8
  403e38:	6165      	str	r5, [r4, #20]
  403e3a:	d01b      	beq.n	403e74 <setvbuf+0x140>
  403e3c:	f013 0001 	ands.w	r0, r3, #1
  403e40:	bf18      	it	ne
  403e42:	426d      	negne	r5, r5
  403e44:	f04f 0300 	mov.w	r3, #0
  403e48:	bf1d      	ittte	ne
  403e4a:	60a3      	strne	r3, [r4, #8]
  403e4c:	61a5      	strne	r5, [r4, #24]
  403e4e:	4618      	movne	r0, r3
  403e50:	60a5      	streq	r5, [r4, #8]
  403e52:	e7d0      	b.n	403df6 <setvbuf+0xc2>
  403e54:	4648      	mov	r0, r9
  403e56:	f001 f86f 	bl	404f38 <malloc>
  403e5a:	4607      	mov	r7, r0
  403e5c:	2800      	cmp	r0, #0
  403e5e:	d0bc      	beq.n	403dda <setvbuf+0xa6>
  403e60:	89a3      	ldrh	r3, [r4, #12]
  403e62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403e66:	81a3      	strh	r3, [r4, #12]
  403e68:	464d      	mov	r5, r9
  403e6a:	e7d3      	b.n	403e14 <setvbuf+0xe0>
  403e6c:	2000      	movs	r0, #0
  403e6e:	e7b6      	b.n	403dde <setvbuf+0xaa>
  403e70:	46a9      	mov	r9, r5
  403e72:	e7f5      	b.n	403e60 <setvbuf+0x12c>
  403e74:	60a0      	str	r0, [r4, #8]
  403e76:	e7be      	b.n	403df6 <setvbuf+0xc2>
  403e78:	f04f 30ff 	mov.w	r0, #4294967295
  403e7c:	e7bb      	b.n	403df6 <setvbuf+0xc2>
  403e7e:	bf00      	nop
  403e80:	20400048 	.word	0x20400048
  403e84:	004063b4 	.word	0x004063b4
  403e88:	004063d4 	.word	0x004063d4
  403e8c:	00406394 	.word	0x00406394

00403e90 <strlen>:
  403e90:	4603      	mov	r3, r0
  403e92:	f813 2b01 	ldrb.w	r2, [r3], #1
  403e96:	2a00      	cmp	r2, #0
  403e98:	d1fb      	bne.n	403e92 <strlen+0x2>
  403e9a:	1a18      	subs	r0, r3, r0
  403e9c:	3801      	subs	r0, #1
  403e9e:	4770      	bx	lr

00403ea0 <quorem>:
  403ea0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ea4:	6903      	ldr	r3, [r0, #16]
  403ea6:	690c      	ldr	r4, [r1, #16]
  403ea8:	429c      	cmp	r4, r3
  403eaa:	4680      	mov	r8, r0
  403eac:	f300 8082 	bgt.w	403fb4 <quorem+0x114>
  403eb0:	3c01      	subs	r4, #1
  403eb2:	f101 0714 	add.w	r7, r1, #20
  403eb6:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  403eba:	f100 0614 	add.w	r6, r0, #20
  403ebe:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  403ec2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  403ec6:	eb06 030e 	add.w	r3, r6, lr
  403eca:	3501      	adds	r5, #1
  403ecc:	eb07 090e 	add.w	r9, r7, lr
  403ed0:	9301      	str	r3, [sp, #4]
  403ed2:	fbb0 f5f5 	udiv	r5, r0, r5
  403ed6:	b395      	cbz	r5, 403f3e <quorem+0x9e>
  403ed8:	f04f 0a00 	mov.w	sl, #0
  403edc:	4638      	mov	r0, r7
  403ede:	46b4      	mov	ip, r6
  403ee0:	46d3      	mov	fp, sl
  403ee2:	f850 2b04 	ldr.w	r2, [r0], #4
  403ee6:	b293      	uxth	r3, r2
  403ee8:	fb05 a303 	mla	r3, r5, r3, sl
  403eec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  403ef0:	b29b      	uxth	r3, r3
  403ef2:	ebab 0303 	sub.w	r3, fp, r3
  403ef6:	0c12      	lsrs	r2, r2, #16
  403ef8:	f8bc b000 	ldrh.w	fp, [ip]
  403efc:	fb05 a202 	mla	r2, r5, r2, sl
  403f00:	fa13 f38b 	uxtah	r3, r3, fp
  403f04:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  403f08:	fa1f fb82 	uxth.w	fp, r2
  403f0c:	f8dc 2000 	ldr.w	r2, [ip]
  403f10:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  403f14:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403f18:	b29b      	uxth	r3, r3
  403f1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403f1e:	4581      	cmp	r9, r0
  403f20:	ea4f 4b22 	mov.w	fp, r2, asr #16
  403f24:	f84c 3b04 	str.w	r3, [ip], #4
  403f28:	d2db      	bcs.n	403ee2 <quorem+0x42>
  403f2a:	f856 300e 	ldr.w	r3, [r6, lr]
  403f2e:	b933      	cbnz	r3, 403f3e <quorem+0x9e>
  403f30:	9b01      	ldr	r3, [sp, #4]
  403f32:	3b04      	subs	r3, #4
  403f34:	429e      	cmp	r6, r3
  403f36:	461a      	mov	r2, r3
  403f38:	d330      	bcc.n	403f9c <quorem+0xfc>
  403f3a:	f8c8 4010 	str.w	r4, [r8, #16]
  403f3e:	4640      	mov	r0, r8
  403f40:	f001 fa5f 	bl	405402 <__mcmp>
  403f44:	2800      	cmp	r0, #0
  403f46:	db25      	blt.n	403f94 <quorem+0xf4>
  403f48:	3501      	adds	r5, #1
  403f4a:	4630      	mov	r0, r6
  403f4c:	f04f 0e00 	mov.w	lr, #0
  403f50:	f857 2b04 	ldr.w	r2, [r7], #4
  403f54:	f8d0 c000 	ldr.w	ip, [r0]
  403f58:	b293      	uxth	r3, r2
  403f5a:	ebae 0303 	sub.w	r3, lr, r3
  403f5e:	0c12      	lsrs	r2, r2, #16
  403f60:	fa13 f38c 	uxtah	r3, r3, ip
  403f64:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  403f68:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403f6c:	b29b      	uxth	r3, r3
  403f6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403f72:	45b9      	cmp	r9, r7
  403f74:	ea4f 4e22 	mov.w	lr, r2, asr #16
  403f78:	f840 3b04 	str.w	r3, [r0], #4
  403f7c:	d2e8      	bcs.n	403f50 <quorem+0xb0>
  403f7e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  403f82:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  403f86:	b92a      	cbnz	r2, 403f94 <quorem+0xf4>
  403f88:	3b04      	subs	r3, #4
  403f8a:	429e      	cmp	r6, r3
  403f8c:	461a      	mov	r2, r3
  403f8e:	d30b      	bcc.n	403fa8 <quorem+0x108>
  403f90:	f8c8 4010 	str.w	r4, [r8, #16]
  403f94:	4628      	mov	r0, r5
  403f96:	b003      	add	sp, #12
  403f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f9c:	6812      	ldr	r2, [r2, #0]
  403f9e:	3b04      	subs	r3, #4
  403fa0:	2a00      	cmp	r2, #0
  403fa2:	d1ca      	bne.n	403f3a <quorem+0x9a>
  403fa4:	3c01      	subs	r4, #1
  403fa6:	e7c5      	b.n	403f34 <quorem+0x94>
  403fa8:	6812      	ldr	r2, [r2, #0]
  403faa:	3b04      	subs	r3, #4
  403fac:	2a00      	cmp	r2, #0
  403fae:	d1ef      	bne.n	403f90 <quorem+0xf0>
  403fb0:	3c01      	subs	r4, #1
  403fb2:	e7ea      	b.n	403f8a <quorem+0xea>
  403fb4:	2000      	movs	r0, #0
  403fb6:	e7ee      	b.n	403f96 <quorem+0xf6>

00403fb8 <_dtoa_r>:
  403fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403fbc:	6a46      	ldr	r6, [r0, #36]	; 0x24
  403fbe:	b095      	sub	sp, #84	; 0x54
  403fc0:	4604      	mov	r4, r0
  403fc2:	9d21      	ldr	r5, [sp, #132]	; 0x84
  403fc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403fc8:	b93e      	cbnz	r6, 403fda <_dtoa_r+0x22>
  403fca:	2010      	movs	r0, #16
  403fcc:	f000 ffb4 	bl	404f38 <malloc>
  403fd0:	6260      	str	r0, [r4, #36]	; 0x24
  403fd2:	6046      	str	r6, [r0, #4]
  403fd4:	6086      	str	r6, [r0, #8]
  403fd6:	6006      	str	r6, [r0, #0]
  403fd8:	60c6      	str	r6, [r0, #12]
  403fda:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403fdc:	6819      	ldr	r1, [r3, #0]
  403fde:	b151      	cbz	r1, 403ff6 <_dtoa_r+0x3e>
  403fe0:	685a      	ldr	r2, [r3, #4]
  403fe2:	604a      	str	r2, [r1, #4]
  403fe4:	2301      	movs	r3, #1
  403fe6:	4093      	lsls	r3, r2
  403fe8:	608b      	str	r3, [r1, #8]
  403fea:	4620      	mov	r0, r4
  403fec:	f001 f834 	bl	405058 <_Bfree>
  403ff0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403ff2:	2200      	movs	r2, #0
  403ff4:	601a      	str	r2, [r3, #0]
  403ff6:	9b03      	ldr	r3, [sp, #12]
  403ff8:	2b00      	cmp	r3, #0
  403ffa:	bfbf      	itttt	lt
  403ffc:	2301      	movlt	r3, #1
  403ffe:	602b      	strlt	r3, [r5, #0]
  404000:	9b03      	ldrlt	r3, [sp, #12]
  404002:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  404006:	bfb2      	itee	lt
  404008:	9303      	strlt	r3, [sp, #12]
  40400a:	2300      	movge	r3, #0
  40400c:	602b      	strge	r3, [r5, #0]
  40400e:	f8dd 900c 	ldr.w	r9, [sp, #12]
  404012:	4ba9      	ldr	r3, [pc, #676]	; (4042b8 <_dtoa_r+0x300>)
  404014:	ea33 0309 	bics.w	r3, r3, r9
  404018:	d11b      	bne.n	404052 <_dtoa_r+0x9a>
  40401a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40401c:	f242 730f 	movw	r3, #9999	; 0x270f
  404020:	6013      	str	r3, [r2, #0]
  404022:	9b02      	ldr	r3, [sp, #8]
  404024:	b923      	cbnz	r3, 404030 <_dtoa_r+0x78>
  404026:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40402a:	2800      	cmp	r0, #0
  40402c:	f000 8581 	beq.w	404b32 <_dtoa_r+0xb7a>
  404030:	9b22      	ldr	r3, [sp, #136]	; 0x88
  404032:	b953      	cbnz	r3, 40404a <_dtoa_r+0x92>
  404034:	4ba1      	ldr	r3, [pc, #644]	; (4042bc <_dtoa_r+0x304>)
  404036:	e021      	b.n	40407c <_dtoa_r+0xc4>
  404038:	4ba1      	ldr	r3, [pc, #644]	; (4042c0 <_dtoa_r+0x308>)
  40403a:	9306      	str	r3, [sp, #24]
  40403c:	3308      	adds	r3, #8
  40403e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404040:	6013      	str	r3, [r2, #0]
  404042:	9806      	ldr	r0, [sp, #24]
  404044:	b015      	add	sp, #84	; 0x54
  404046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40404a:	4b9c      	ldr	r3, [pc, #624]	; (4042bc <_dtoa_r+0x304>)
  40404c:	9306      	str	r3, [sp, #24]
  40404e:	3303      	adds	r3, #3
  404050:	e7f5      	b.n	40403e <_dtoa_r+0x86>
  404052:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404056:	2200      	movs	r2, #0
  404058:	2300      	movs	r3, #0
  40405a:	4630      	mov	r0, r6
  40405c:	4639      	mov	r1, r7
  40405e:	f7ff f959 	bl	403314 <__aeabi_dcmpeq>
  404062:	4680      	mov	r8, r0
  404064:	b160      	cbz	r0, 404080 <_dtoa_r+0xc8>
  404066:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404068:	2301      	movs	r3, #1
  40406a:	6013      	str	r3, [r2, #0]
  40406c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40406e:	2b00      	cmp	r3, #0
  404070:	f000 855c 	beq.w	404b2c <_dtoa_r+0xb74>
  404074:	4b93      	ldr	r3, [pc, #588]	; (4042c4 <_dtoa_r+0x30c>)
  404076:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404078:	6013      	str	r3, [r2, #0]
  40407a:	3b01      	subs	r3, #1
  40407c:	9306      	str	r3, [sp, #24]
  40407e:	e7e0      	b.n	404042 <_dtoa_r+0x8a>
  404080:	ab12      	add	r3, sp, #72	; 0x48
  404082:	9301      	str	r3, [sp, #4]
  404084:	ab13      	add	r3, sp, #76	; 0x4c
  404086:	9300      	str	r3, [sp, #0]
  404088:	4632      	mov	r2, r6
  40408a:	463b      	mov	r3, r7
  40408c:	4620      	mov	r0, r4
  40408e:	f001 fa30 	bl	4054f2 <__d2b>
  404092:	f3c9 550a 	ubfx	r5, r9, #20, #11
  404096:	4682      	mov	sl, r0
  404098:	2d00      	cmp	r5, #0
  40409a:	d07c      	beq.n	404196 <_dtoa_r+0x1de>
  40409c:	f3c7 0313 	ubfx	r3, r7, #0, #20
  4040a0:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4040a4:	4630      	mov	r0, r6
  4040a6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4040aa:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4040ae:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  4040b2:	2200      	movs	r2, #0
  4040b4:	4b84      	ldr	r3, [pc, #528]	; (4042c8 <_dtoa_r+0x310>)
  4040b6:	f7fe fd11 	bl	402adc <__aeabi_dsub>
  4040ba:	a379      	add	r3, pc, #484	; (adr r3, 4042a0 <_dtoa_r+0x2e8>)
  4040bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040c0:	f7fe fec0 	bl	402e44 <__aeabi_dmul>
  4040c4:	a378      	add	r3, pc, #480	; (adr r3, 4042a8 <_dtoa_r+0x2f0>)
  4040c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040ca:	f7fe fd09 	bl	402ae0 <__adddf3>
  4040ce:	4606      	mov	r6, r0
  4040d0:	4628      	mov	r0, r5
  4040d2:	460f      	mov	r7, r1
  4040d4:	f7fe fe50 	bl	402d78 <__aeabi_i2d>
  4040d8:	a375      	add	r3, pc, #468	; (adr r3, 4042b0 <_dtoa_r+0x2f8>)
  4040da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040de:	f7fe feb1 	bl	402e44 <__aeabi_dmul>
  4040e2:	4602      	mov	r2, r0
  4040e4:	460b      	mov	r3, r1
  4040e6:	4630      	mov	r0, r6
  4040e8:	4639      	mov	r1, r7
  4040ea:	f7fe fcf9 	bl	402ae0 <__adddf3>
  4040ee:	4606      	mov	r6, r0
  4040f0:	460f      	mov	r7, r1
  4040f2:	f7ff f941 	bl	403378 <__aeabi_d2iz>
  4040f6:	2200      	movs	r2, #0
  4040f8:	4683      	mov	fp, r0
  4040fa:	2300      	movs	r3, #0
  4040fc:	4630      	mov	r0, r6
  4040fe:	4639      	mov	r1, r7
  404100:	f7ff f912 	bl	403328 <__aeabi_dcmplt>
  404104:	b158      	cbz	r0, 40411e <_dtoa_r+0x166>
  404106:	4658      	mov	r0, fp
  404108:	f7fe fe36 	bl	402d78 <__aeabi_i2d>
  40410c:	4602      	mov	r2, r0
  40410e:	460b      	mov	r3, r1
  404110:	4630      	mov	r0, r6
  404112:	4639      	mov	r1, r7
  404114:	f7ff f8fe 	bl	403314 <__aeabi_dcmpeq>
  404118:	b908      	cbnz	r0, 40411e <_dtoa_r+0x166>
  40411a:	f10b 3bff 	add.w	fp, fp, #4294967295
  40411e:	f1bb 0f16 	cmp.w	fp, #22
  404122:	d857      	bhi.n	4041d4 <_dtoa_r+0x21c>
  404124:	4969      	ldr	r1, [pc, #420]	; (4042cc <_dtoa_r+0x314>)
  404126:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  40412a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40412e:	e9d1 0100 	ldrd	r0, r1, [r1]
  404132:	f7ff f917 	bl	403364 <__aeabi_dcmpgt>
  404136:	2800      	cmp	r0, #0
  404138:	d04e      	beq.n	4041d8 <_dtoa_r+0x220>
  40413a:	f10b 3bff 	add.w	fp, fp, #4294967295
  40413e:	2300      	movs	r3, #0
  404140:	930d      	str	r3, [sp, #52]	; 0x34
  404142:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404144:	1b5d      	subs	r5, r3, r5
  404146:	1e6b      	subs	r3, r5, #1
  404148:	9307      	str	r3, [sp, #28]
  40414a:	bf43      	ittte	mi
  40414c:	2300      	movmi	r3, #0
  40414e:	f1c5 0801 	rsbmi	r8, r5, #1
  404152:	9307      	strmi	r3, [sp, #28]
  404154:	f04f 0800 	movpl.w	r8, #0
  404158:	f1bb 0f00 	cmp.w	fp, #0
  40415c:	db3e      	blt.n	4041dc <_dtoa_r+0x224>
  40415e:	9b07      	ldr	r3, [sp, #28]
  404160:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  404164:	445b      	add	r3, fp
  404166:	9307      	str	r3, [sp, #28]
  404168:	2300      	movs	r3, #0
  40416a:	9308      	str	r3, [sp, #32]
  40416c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40416e:	2b09      	cmp	r3, #9
  404170:	f200 80b0 	bhi.w	4042d4 <_dtoa_r+0x31c>
  404174:	2b05      	cmp	r3, #5
  404176:	bfc4      	itt	gt
  404178:	3b04      	subgt	r3, #4
  40417a:	931e      	strgt	r3, [sp, #120]	; 0x78
  40417c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40417e:	f1a3 0302 	sub.w	r3, r3, #2
  404182:	bfcc      	ite	gt
  404184:	2600      	movgt	r6, #0
  404186:	2601      	movle	r6, #1
  404188:	2b03      	cmp	r3, #3
  40418a:	f200 80af 	bhi.w	4042ec <_dtoa_r+0x334>
  40418e:	e8df f003 	tbb	[pc, r3]
  404192:	8583      	.short	0x8583
  404194:	772d      	.short	0x772d
  404196:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404198:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40419a:	441d      	add	r5, r3
  40419c:	f205 4332 	addw	r3, r5, #1074	; 0x432
  4041a0:	2b20      	cmp	r3, #32
  4041a2:	dd11      	ble.n	4041c8 <_dtoa_r+0x210>
  4041a4:	9a02      	ldr	r2, [sp, #8]
  4041a6:	f205 4012 	addw	r0, r5, #1042	; 0x412
  4041aa:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4041ae:	fa22 f000 	lsr.w	r0, r2, r0
  4041b2:	fa09 f303 	lsl.w	r3, r9, r3
  4041b6:	4318      	orrs	r0, r3
  4041b8:	f7fe fdce 	bl	402d58 <__aeabi_ui2d>
  4041bc:	2301      	movs	r3, #1
  4041be:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4041c2:	3d01      	subs	r5, #1
  4041c4:	9310      	str	r3, [sp, #64]	; 0x40
  4041c6:	e774      	b.n	4040b2 <_dtoa_r+0xfa>
  4041c8:	f1c3 0020 	rsb	r0, r3, #32
  4041cc:	9b02      	ldr	r3, [sp, #8]
  4041ce:	fa03 f000 	lsl.w	r0, r3, r0
  4041d2:	e7f1      	b.n	4041b8 <_dtoa_r+0x200>
  4041d4:	2301      	movs	r3, #1
  4041d6:	e7b3      	b.n	404140 <_dtoa_r+0x188>
  4041d8:	900d      	str	r0, [sp, #52]	; 0x34
  4041da:	e7b2      	b.n	404142 <_dtoa_r+0x18a>
  4041dc:	f1cb 0300 	rsb	r3, fp, #0
  4041e0:	9308      	str	r3, [sp, #32]
  4041e2:	2300      	movs	r3, #0
  4041e4:	eba8 080b 	sub.w	r8, r8, fp
  4041e8:	930c      	str	r3, [sp, #48]	; 0x30
  4041ea:	e7bf      	b.n	40416c <_dtoa_r+0x1b4>
  4041ec:	2301      	movs	r3, #1
  4041ee:	9309      	str	r3, [sp, #36]	; 0x24
  4041f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4041f2:	2b00      	cmp	r3, #0
  4041f4:	dd7d      	ble.n	4042f2 <_dtoa_r+0x33a>
  4041f6:	9304      	str	r3, [sp, #16]
  4041f8:	4699      	mov	r9, r3
  4041fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
  4041fc:	2200      	movs	r2, #0
  4041fe:	606a      	str	r2, [r5, #4]
  404200:	2104      	movs	r1, #4
  404202:	f101 0214 	add.w	r2, r1, #20
  404206:	429a      	cmp	r2, r3
  404208:	d978      	bls.n	4042fc <_dtoa_r+0x344>
  40420a:	6869      	ldr	r1, [r5, #4]
  40420c:	4620      	mov	r0, r4
  40420e:	f000 feef 	bl	404ff0 <_Balloc>
  404212:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404214:	6028      	str	r0, [r5, #0]
  404216:	681b      	ldr	r3, [r3, #0]
  404218:	9306      	str	r3, [sp, #24]
  40421a:	f1b9 0f0e 	cmp.w	r9, #14
  40421e:	f200 80ee 	bhi.w	4043fe <_dtoa_r+0x446>
  404222:	2e00      	cmp	r6, #0
  404224:	f000 80eb 	beq.w	4043fe <_dtoa_r+0x446>
  404228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40422c:	f1bb 0f00 	cmp.w	fp, #0
  404230:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  404234:	dd77      	ble.n	404326 <_dtoa_r+0x36e>
  404236:	4a25      	ldr	r2, [pc, #148]	; (4042cc <_dtoa_r+0x314>)
  404238:	f00b 030f 	and.w	r3, fp, #15
  40423c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404240:	e9d3 2300 	ldrd	r2, r3, [r3]
  404244:	ea4f 162b 	mov.w	r6, fp, asr #4
  404248:	06f0      	lsls	r0, r6, #27
  40424a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  40424e:	d55a      	bpl.n	404306 <_dtoa_r+0x34e>
  404250:	4b1f      	ldr	r3, [pc, #124]	; (4042d0 <_dtoa_r+0x318>)
  404252:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404256:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40425a:	f7fe ff1d 	bl	403098 <__aeabi_ddiv>
  40425e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404262:	f006 060f 	and.w	r6, r6, #15
  404266:	2503      	movs	r5, #3
  404268:	4f19      	ldr	r7, [pc, #100]	; (4042d0 <_dtoa_r+0x318>)
  40426a:	2e00      	cmp	r6, #0
  40426c:	d14d      	bne.n	40430a <_dtoa_r+0x352>
  40426e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404272:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404276:	f7fe ff0f 	bl	403098 <__aeabi_ddiv>
  40427a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40427e:	e06c      	b.n	40435a <_dtoa_r+0x3a2>
  404280:	2301      	movs	r3, #1
  404282:	9309      	str	r3, [sp, #36]	; 0x24
  404284:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404286:	445b      	add	r3, fp
  404288:	f103 0901 	add.w	r9, r3, #1
  40428c:	9304      	str	r3, [sp, #16]
  40428e:	464b      	mov	r3, r9
  404290:	2b01      	cmp	r3, #1
  404292:	bfb8      	it	lt
  404294:	2301      	movlt	r3, #1
  404296:	e7b0      	b.n	4041fa <_dtoa_r+0x242>
  404298:	2300      	movs	r3, #0
  40429a:	e7a8      	b.n	4041ee <_dtoa_r+0x236>
  40429c:	2300      	movs	r3, #0
  40429e:	e7f0      	b.n	404282 <_dtoa_r+0x2ca>
  4042a0:	636f4361 	.word	0x636f4361
  4042a4:	3fd287a7 	.word	0x3fd287a7
  4042a8:	8b60c8b3 	.word	0x8b60c8b3
  4042ac:	3fc68a28 	.word	0x3fc68a28
  4042b0:	509f79fb 	.word	0x509f79fb
  4042b4:	3fd34413 	.word	0x3fd34413
  4042b8:	7ff00000 	.word	0x7ff00000
  4042bc:	0040638d 	.word	0x0040638d
  4042c0:	00406384 	.word	0x00406384
  4042c4:	00406361 	.word	0x00406361
  4042c8:	3ff80000 	.word	0x3ff80000
  4042cc:	00406420 	.word	0x00406420
  4042d0:	004063f8 	.word	0x004063f8
  4042d4:	2601      	movs	r6, #1
  4042d6:	2300      	movs	r3, #0
  4042d8:	931e      	str	r3, [sp, #120]	; 0x78
  4042da:	9609      	str	r6, [sp, #36]	; 0x24
  4042dc:	f04f 33ff 	mov.w	r3, #4294967295
  4042e0:	9304      	str	r3, [sp, #16]
  4042e2:	4699      	mov	r9, r3
  4042e4:	2200      	movs	r2, #0
  4042e6:	2312      	movs	r3, #18
  4042e8:	921f      	str	r2, [sp, #124]	; 0x7c
  4042ea:	e786      	b.n	4041fa <_dtoa_r+0x242>
  4042ec:	2301      	movs	r3, #1
  4042ee:	9309      	str	r3, [sp, #36]	; 0x24
  4042f0:	e7f4      	b.n	4042dc <_dtoa_r+0x324>
  4042f2:	2301      	movs	r3, #1
  4042f4:	9304      	str	r3, [sp, #16]
  4042f6:	4699      	mov	r9, r3
  4042f8:	461a      	mov	r2, r3
  4042fa:	e7f5      	b.n	4042e8 <_dtoa_r+0x330>
  4042fc:	686a      	ldr	r2, [r5, #4]
  4042fe:	3201      	adds	r2, #1
  404300:	606a      	str	r2, [r5, #4]
  404302:	0049      	lsls	r1, r1, #1
  404304:	e77d      	b.n	404202 <_dtoa_r+0x24a>
  404306:	2502      	movs	r5, #2
  404308:	e7ae      	b.n	404268 <_dtoa_r+0x2b0>
  40430a:	07f1      	lsls	r1, r6, #31
  40430c:	d508      	bpl.n	404320 <_dtoa_r+0x368>
  40430e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  404312:	e9d7 2300 	ldrd	r2, r3, [r7]
  404316:	f7fe fd95 	bl	402e44 <__aeabi_dmul>
  40431a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  40431e:	3501      	adds	r5, #1
  404320:	1076      	asrs	r6, r6, #1
  404322:	3708      	adds	r7, #8
  404324:	e7a1      	b.n	40426a <_dtoa_r+0x2b2>
  404326:	f000 80a5 	beq.w	404474 <_dtoa_r+0x4bc>
  40432a:	f1cb 0600 	rsb	r6, fp, #0
  40432e:	4ba3      	ldr	r3, [pc, #652]	; (4045bc <_dtoa_r+0x604>)
  404330:	4fa3      	ldr	r7, [pc, #652]	; (4045c0 <_dtoa_r+0x608>)
  404332:	f006 020f 	and.w	r2, r6, #15
  404336:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40433a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40433e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404342:	f7fe fd7f 	bl	402e44 <__aeabi_dmul>
  404346:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40434a:	1136      	asrs	r6, r6, #4
  40434c:	2300      	movs	r3, #0
  40434e:	2502      	movs	r5, #2
  404350:	2e00      	cmp	r6, #0
  404352:	f040 8084 	bne.w	40445e <_dtoa_r+0x4a6>
  404356:	2b00      	cmp	r3, #0
  404358:	d18f      	bne.n	40427a <_dtoa_r+0x2c2>
  40435a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40435c:	2b00      	cmp	r3, #0
  40435e:	f000 808b 	beq.w	404478 <_dtoa_r+0x4c0>
  404362:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404366:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  40436a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40436e:	2200      	movs	r2, #0
  404370:	4b94      	ldr	r3, [pc, #592]	; (4045c4 <_dtoa_r+0x60c>)
  404372:	f7fe ffd9 	bl	403328 <__aeabi_dcmplt>
  404376:	2800      	cmp	r0, #0
  404378:	d07e      	beq.n	404478 <_dtoa_r+0x4c0>
  40437a:	f1b9 0f00 	cmp.w	r9, #0
  40437e:	d07b      	beq.n	404478 <_dtoa_r+0x4c0>
  404380:	9b04      	ldr	r3, [sp, #16]
  404382:	2b00      	cmp	r3, #0
  404384:	dd37      	ble.n	4043f6 <_dtoa_r+0x43e>
  404386:	2200      	movs	r2, #0
  404388:	4b8f      	ldr	r3, [pc, #572]	; (4045c8 <_dtoa_r+0x610>)
  40438a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40438e:	f7fe fd59 	bl	402e44 <__aeabi_dmul>
  404392:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404396:	9e04      	ldr	r6, [sp, #16]
  404398:	f10b 37ff 	add.w	r7, fp, #4294967295
  40439c:	3501      	adds	r5, #1
  40439e:	4628      	mov	r0, r5
  4043a0:	f7fe fcea 	bl	402d78 <__aeabi_i2d>
  4043a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4043a8:	f7fe fd4c 	bl	402e44 <__aeabi_dmul>
  4043ac:	4b87      	ldr	r3, [pc, #540]	; (4045cc <_dtoa_r+0x614>)
  4043ae:	2200      	movs	r2, #0
  4043b0:	f7fe fb96 	bl	402ae0 <__adddf3>
  4043b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4043b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4043ba:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  4043be:	950b      	str	r5, [sp, #44]	; 0x2c
  4043c0:	2e00      	cmp	r6, #0
  4043c2:	d15c      	bne.n	40447e <_dtoa_r+0x4c6>
  4043c4:	2200      	movs	r2, #0
  4043c6:	4b82      	ldr	r3, [pc, #520]	; (4045d0 <_dtoa_r+0x618>)
  4043c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043cc:	f7fe fb86 	bl	402adc <__aeabi_dsub>
  4043d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4043d2:	462b      	mov	r3, r5
  4043d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4043d8:	f7fe ffc4 	bl	403364 <__aeabi_dcmpgt>
  4043dc:	2800      	cmp	r0, #0
  4043de:	f040 82f7 	bne.w	4049d0 <_dtoa_r+0xa18>
  4043e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4043e4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4043e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043ec:	f7fe ff9c 	bl	403328 <__aeabi_dcmplt>
  4043f0:	2800      	cmp	r0, #0
  4043f2:	f040 82eb 	bne.w	4049cc <_dtoa_r+0xa14>
  4043f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  4043fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4043fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404400:	2b00      	cmp	r3, #0
  404402:	f2c0 8151 	blt.w	4046a8 <_dtoa_r+0x6f0>
  404406:	f1bb 0f0e 	cmp.w	fp, #14
  40440a:	f300 814d 	bgt.w	4046a8 <_dtoa_r+0x6f0>
  40440e:	4b6b      	ldr	r3, [pc, #428]	; (4045bc <_dtoa_r+0x604>)
  404410:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  404414:	e9d3 2300 	ldrd	r2, r3, [r3]
  404418:	e9cd 2304 	strd	r2, r3, [sp, #16]
  40441c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40441e:	2b00      	cmp	r3, #0
  404420:	f280 80da 	bge.w	4045d8 <_dtoa_r+0x620>
  404424:	f1b9 0f00 	cmp.w	r9, #0
  404428:	f300 80d6 	bgt.w	4045d8 <_dtoa_r+0x620>
  40442c:	f040 82cd 	bne.w	4049ca <_dtoa_r+0xa12>
  404430:	2200      	movs	r2, #0
  404432:	4b67      	ldr	r3, [pc, #412]	; (4045d0 <_dtoa_r+0x618>)
  404434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404438:	f7fe fd04 	bl	402e44 <__aeabi_dmul>
  40443c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404440:	f7fe ff86 	bl	403350 <__aeabi_dcmpge>
  404444:	464e      	mov	r6, r9
  404446:	464f      	mov	r7, r9
  404448:	2800      	cmp	r0, #0
  40444a:	f040 82a4 	bne.w	404996 <_dtoa_r+0x9de>
  40444e:	9b06      	ldr	r3, [sp, #24]
  404450:	9a06      	ldr	r2, [sp, #24]
  404452:	1c5d      	adds	r5, r3, #1
  404454:	2331      	movs	r3, #49	; 0x31
  404456:	7013      	strb	r3, [r2, #0]
  404458:	f10b 0b01 	add.w	fp, fp, #1
  40445c:	e29f      	b.n	40499e <_dtoa_r+0x9e6>
  40445e:	07f2      	lsls	r2, r6, #31
  404460:	d505      	bpl.n	40446e <_dtoa_r+0x4b6>
  404462:	e9d7 2300 	ldrd	r2, r3, [r7]
  404466:	f7fe fced 	bl	402e44 <__aeabi_dmul>
  40446a:	3501      	adds	r5, #1
  40446c:	2301      	movs	r3, #1
  40446e:	1076      	asrs	r6, r6, #1
  404470:	3708      	adds	r7, #8
  404472:	e76d      	b.n	404350 <_dtoa_r+0x398>
  404474:	2502      	movs	r5, #2
  404476:	e770      	b.n	40435a <_dtoa_r+0x3a2>
  404478:	465f      	mov	r7, fp
  40447a:	464e      	mov	r6, r9
  40447c:	e78f      	b.n	40439e <_dtoa_r+0x3e6>
  40447e:	9a06      	ldr	r2, [sp, #24]
  404480:	4b4e      	ldr	r3, [pc, #312]	; (4045bc <_dtoa_r+0x604>)
  404482:	4432      	add	r2, r6
  404484:	9211      	str	r2, [sp, #68]	; 0x44
  404486:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404488:	1e71      	subs	r1, r6, #1
  40448a:	2a00      	cmp	r2, #0
  40448c:	d048      	beq.n	404520 <_dtoa_r+0x568>
  40448e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  404492:	e9d3 2300 	ldrd	r2, r3, [r3]
  404496:	2000      	movs	r0, #0
  404498:	494e      	ldr	r1, [pc, #312]	; (4045d4 <_dtoa_r+0x61c>)
  40449a:	f7fe fdfd 	bl	403098 <__aeabi_ddiv>
  40449e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4044a2:	f7fe fb1b 	bl	402adc <__aeabi_dsub>
  4044a6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4044aa:	9d06      	ldr	r5, [sp, #24]
  4044ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4044b0:	f7fe ff62 	bl	403378 <__aeabi_d2iz>
  4044b4:	4606      	mov	r6, r0
  4044b6:	f7fe fc5f 	bl	402d78 <__aeabi_i2d>
  4044ba:	4602      	mov	r2, r0
  4044bc:	460b      	mov	r3, r1
  4044be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4044c2:	f7fe fb0b 	bl	402adc <__aeabi_dsub>
  4044c6:	3630      	adds	r6, #48	; 0x30
  4044c8:	f805 6b01 	strb.w	r6, [r5], #1
  4044cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4044d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4044d4:	f7fe ff28 	bl	403328 <__aeabi_dcmplt>
  4044d8:	2800      	cmp	r0, #0
  4044da:	d165      	bne.n	4045a8 <_dtoa_r+0x5f0>
  4044dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4044e0:	2000      	movs	r0, #0
  4044e2:	4938      	ldr	r1, [pc, #224]	; (4045c4 <_dtoa_r+0x60c>)
  4044e4:	f7fe fafa 	bl	402adc <__aeabi_dsub>
  4044e8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4044ec:	f7fe ff1c 	bl	403328 <__aeabi_dcmplt>
  4044f0:	2800      	cmp	r0, #0
  4044f2:	f040 80b9 	bne.w	404668 <_dtoa_r+0x6b0>
  4044f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044f8:	429d      	cmp	r5, r3
  4044fa:	f43f af7c 	beq.w	4043f6 <_dtoa_r+0x43e>
  4044fe:	2200      	movs	r2, #0
  404500:	4b31      	ldr	r3, [pc, #196]	; (4045c8 <_dtoa_r+0x610>)
  404502:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  404506:	f7fe fc9d 	bl	402e44 <__aeabi_dmul>
  40450a:	2200      	movs	r2, #0
  40450c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404510:	4b2d      	ldr	r3, [pc, #180]	; (4045c8 <_dtoa_r+0x610>)
  404512:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404516:	f7fe fc95 	bl	402e44 <__aeabi_dmul>
  40451a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40451e:	e7c5      	b.n	4044ac <_dtoa_r+0x4f4>
  404520:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  404524:	e9d1 0100 	ldrd	r0, r1, [r1]
  404528:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  40452c:	f7fe fc8a 	bl	402e44 <__aeabi_dmul>
  404530:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404534:	9d06      	ldr	r5, [sp, #24]
  404536:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40453a:	f7fe ff1d 	bl	403378 <__aeabi_d2iz>
  40453e:	4606      	mov	r6, r0
  404540:	f7fe fc1a 	bl	402d78 <__aeabi_i2d>
  404544:	3630      	adds	r6, #48	; 0x30
  404546:	4602      	mov	r2, r0
  404548:	460b      	mov	r3, r1
  40454a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40454e:	f7fe fac5 	bl	402adc <__aeabi_dsub>
  404552:	f805 6b01 	strb.w	r6, [r5], #1
  404556:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404558:	42ab      	cmp	r3, r5
  40455a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40455e:	f04f 0200 	mov.w	r2, #0
  404562:	d125      	bne.n	4045b0 <_dtoa_r+0x5f8>
  404564:	4b1b      	ldr	r3, [pc, #108]	; (4045d4 <_dtoa_r+0x61c>)
  404566:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40456a:	f7fe fab9 	bl	402ae0 <__adddf3>
  40456e:	4602      	mov	r2, r0
  404570:	460b      	mov	r3, r1
  404572:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404576:	f7fe fef5 	bl	403364 <__aeabi_dcmpgt>
  40457a:	2800      	cmp	r0, #0
  40457c:	d174      	bne.n	404668 <_dtoa_r+0x6b0>
  40457e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404582:	2000      	movs	r0, #0
  404584:	4913      	ldr	r1, [pc, #76]	; (4045d4 <_dtoa_r+0x61c>)
  404586:	f7fe faa9 	bl	402adc <__aeabi_dsub>
  40458a:	4602      	mov	r2, r0
  40458c:	460b      	mov	r3, r1
  40458e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404592:	f7fe fec9 	bl	403328 <__aeabi_dcmplt>
  404596:	2800      	cmp	r0, #0
  404598:	f43f af2d 	beq.w	4043f6 <_dtoa_r+0x43e>
  40459c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4045a0:	2b30      	cmp	r3, #48	; 0x30
  4045a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4045a6:	d001      	beq.n	4045ac <_dtoa_r+0x5f4>
  4045a8:	46bb      	mov	fp, r7
  4045aa:	e04c      	b.n	404646 <_dtoa_r+0x68e>
  4045ac:	4615      	mov	r5, r2
  4045ae:	e7f5      	b.n	40459c <_dtoa_r+0x5e4>
  4045b0:	4b05      	ldr	r3, [pc, #20]	; (4045c8 <_dtoa_r+0x610>)
  4045b2:	f7fe fc47 	bl	402e44 <__aeabi_dmul>
  4045b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4045ba:	e7bc      	b.n	404536 <_dtoa_r+0x57e>
  4045bc:	00406420 	.word	0x00406420
  4045c0:	004063f8 	.word	0x004063f8
  4045c4:	3ff00000 	.word	0x3ff00000
  4045c8:	40240000 	.word	0x40240000
  4045cc:	401c0000 	.word	0x401c0000
  4045d0:	40140000 	.word	0x40140000
  4045d4:	3fe00000 	.word	0x3fe00000
  4045d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4045dc:	9d06      	ldr	r5, [sp, #24]
  4045de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4045e2:	4630      	mov	r0, r6
  4045e4:	4639      	mov	r1, r7
  4045e6:	f7fe fd57 	bl	403098 <__aeabi_ddiv>
  4045ea:	f7fe fec5 	bl	403378 <__aeabi_d2iz>
  4045ee:	4680      	mov	r8, r0
  4045f0:	f7fe fbc2 	bl	402d78 <__aeabi_i2d>
  4045f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4045f8:	f7fe fc24 	bl	402e44 <__aeabi_dmul>
  4045fc:	4602      	mov	r2, r0
  4045fe:	460b      	mov	r3, r1
  404600:	4630      	mov	r0, r6
  404602:	4639      	mov	r1, r7
  404604:	f108 0630 	add.w	r6, r8, #48	; 0x30
  404608:	f7fe fa68 	bl	402adc <__aeabi_dsub>
  40460c:	f805 6b01 	strb.w	r6, [r5], #1
  404610:	9e06      	ldr	r6, [sp, #24]
  404612:	1bae      	subs	r6, r5, r6
  404614:	45b1      	cmp	r9, r6
  404616:	4602      	mov	r2, r0
  404618:	460b      	mov	r3, r1
  40461a:	d138      	bne.n	40468e <_dtoa_r+0x6d6>
  40461c:	f7fe fa60 	bl	402ae0 <__adddf3>
  404620:	4606      	mov	r6, r0
  404622:	460f      	mov	r7, r1
  404624:	4602      	mov	r2, r0
  404626:	460b      	mov	r3, r1
  404628:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40462c:	f7fe fe7c 	bl	403328 <__aeabi_dcmplt>
  404630:	b9c8      	cbnz	r0, 404666 <_dtoa_r+0x6ae>
  404632:	4632      	mov	r2, r6
  404634:	463b      	mov	r3, r7
  404636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40463a:	f7fe fe6b 	bl	403314 <__aeabi_dcmpeq>
  40463e:	b110      	cbz	r0, 404646 <_dtoa_r+0x68e>
  404640:	f018 0f01 	tst.w	r8, #1
  404644:	d10f      	bne.n	404666 <_dtoa_r+0x6ae>
  404646:	4651      	mov	r1, sl
  404648:	4620      	mov	r0, r4
  40464a:	f000 fd05 	bl	405058 <_Bfree>
  40464e:	2300      	movs	r3, #0
  404650:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404652:	702b      	strb	r3, [r5, #0]
  404654:	f10b 0301 	add.w	r3, fp, #1
  404658:	6013      	str	r3, [r2, #0]
  40465a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40465c:	2b00      	cmp	r3, #0
  40465e:	f43f acf0 	beq.w	404042 <_dtoa_r+0x8a>
  404662:	601d      	str	r5, [r3, #0]
  404664:	e4ed      	b.n	404042 <_dtoa_r+0x8a>
  404666:	465f      	mov	r7, fp
  404668:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40466c:	2a39      	cmp	r2, #57	; 0x39
  40466e:	f105 33ff 	add.w	r3, r5, #4294967295
  404672:	d106      	bne.n	404682 <_dtoa_r+0x6ca>
  404674:	9a06      	ldr	r2, [sp, #24]
  404676:	429a      	cmp	r2, r3
  404678:	d107      	bne.n	40468a <_dtoa_r+0x6d2>
  40467a:	2330      	movs	r3, #48	; 0x30
  40467c:	7013      	strb	r3, [r2, #0]
  40467e:	3701      	adds	r7, #1
  404680:	4613      	mov	r3, r2
  404682:	781a      	ldrb	r2, [r3, #0]
  404684:	3201      	adds	r2, #1
  404686:	701a      	strb	r2, [r3, #0]
  404688:	e78e      	b.n	4045a8 <_dtoa_r+0x5f0>
  40468a:	461d      	mov	r5, r3
  40468c:	e7ec      	b.n	404668 <_dtoa_r+0x6b0>
  40468e:	2200      	movs	r2, #0
  404690:	4bb4      	ldr	r3, [pc, #720]	; (404964 <_dtoa_r+0x9ac>)
  404692:	f7fe fbd7 	bl	402e44 <__aeabi_dmul>
  404696:	2200      	movs	r2, #0
  404698:	2300      	movs	r3, #0
  40469a:	4606      	mov	r6, r0
  40469c:	460f      	mov	r7, r1
  40469e:	f7fe fe39 	bl	403314 <__aeabi_dcmpeq>
  4046a2:	2800      	cmp	r0, #0
  4046a4:	d09b      	beq.n	4045de <_dtoa_r+0x626>
  4046a6:	e7ce      	b.n	404646 <_dtoa_r+0x68e>
  4046a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4046aa:	2a00      	cmp	r2, #0
  4046ac:	f000 8129 	beq.w	404902 <_dtoa_r+0x94a>
  4046b0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4046b2:	2a01      	cmp	r2, #1
  4046b4:	f300 810e 	bgt.w	4048d4 <_dtoa_r+0x91c>
  4046b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4046ba:	2a00      	cmp	r2, #0
  4046bc:	f000 8106 	beq.w	4048cc <_dtoa_r+0x914>
  4046c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4046c4:	9e08      	ldr	r6, [sp, #32]
  4046c6:	4645      	mov	r5, r8
  4046c8:	9a07      	ldr	r2, [sp, #28]
  4046ca:	2101      	movs	r1, #1
  4046cc:	441a      	add	r2, r3
  4046ce:	4620      	mov	r0, r4
  4046d0:	4498      	add	r8, r3
  4046d2:	9207      	str	r2, [sp, #28]
  4046d4:	f000 fd60 	bl	405198 <__i2b>
  4046d8:	4607      	mov	r7, r0
  4046da:	2d00      	cmp	r5, #0
  4046dc:	dd0b      	ble.n	4046f6 <_dtoa_r+0x73e>
  4046de:	9b07      	ldr	r3, [sp, #28]
  4046e0:	2b00      	cmp	r3, #0
  4046e2:	dd08      	ble.n	4046f6 <_dtoa_r+0x73e>
  4046e4:	42ab      	cmp	r3, r5
  4046e6:	9a07      	ldr	r2, [sp, #28]
  4046e8:	bfa8      	it	ge
  4046ea:	462b      	movge	r3, r5
  4046ec:	eba8 0803 	sub.w	r8, r8, r3
  4046f0:	1aed      	subs	r5, r5, r3
  4046f2:	1ad3      	subs	r3, r2, r3
  4046f4:	9307      	str	r3, [sp, #28]
  4046f6:	9b08      	ldr	r3, [sp, #32]
  4046f8:	b1fb      	cbz	r3, 40473a <_dtoa_r+0x782>
  4046fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4046fc:	2b00      	cmp	r3, #0
  4046fe:	f000 8104 	beq.w	40490a <_dtoa_r+0x952>
  404702:	2e00      	cmp	r6, #0
  404704:	dd11      	ble.n	40472a <_dtoa_r+0x772>
  404706:	4639      	mov	r1, r7
  404708:	4632      	mov	r2, r6
  40470a:	4620      	mov	r0, r4
  40470c:	f000 fdda 	bl	4052c4 <__pow5mult>
  404710:	4652      	mov	r2, sl
  404712:	4601      	mov	r1, r0
  404714:	4607      	mov	r7, r0
  404716:	4620      	mov	r0, r4
  404718:	f000 fd47 	bl	4051aa <__multiply>
  40471c:	4651      	mov	r1, sl
  40471e:	900a      	str	r0, [sp, #40]	; 0x28
  404720:	4620      	mov	r0, r4
  404722:	f000 fc99 	bl	405058 <_Bfree>
  404726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404728:	469a      	mov	sl, r3
  40472a:	9b08      	ldr	r3, [sp, #32]
  40472c:	1b9a      	subs	r2, r3, r6
  40472e:	d004      	beq.n	40473a <_dtoa_r+0x782>
  404730:	4651      	mov	r1, sl
  404732:	4620      	mov	r0, r4
  404734:	f000 fdc6 	bl	4052c4 <__pow5mult>
  404738:	4682      	mov	sl, r0
  40473a:	2101      	movs	r1, #1
  40473c:	4620      	mov	r0, r4
  40473e:	f000 fd2b 	bl	405198 <__i2b>
  404742:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404744:	2b00      	cmp	r3, #0
  404746:	4606      	mov	r6, r0
  404748:	f340 80e1 	ble.w	40490e <_dtoa_r+0x956>
  40474c:	461a      	mov	r2, r3
  40474e:	4601      	mov	r1, r0
  404750:	4620      	mov	r0, r4
  404752:	f000 fdb7 	bl	4052c4 <__pow5mult>
  404756:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404758:	2b01      	cmp	r3, #1
  40475a:	4606      	mov	r6, r0
  40475c:	f340 80da 	ble.w	404914 <_dtoa_r+0x95c>
  404760:	2300      	movs	r3, #0
  404762:	9308      	str	r3, [sp, #32]
  404764:	6933      	ldr	r3, [r6, #16]
  404766:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  40476a:	6918      	ldr	r0, [r3, #16]
  40476c:	f000 fcc6 	bl	4050fc <__hi0bits>
  404770:	f1c0 0020 	rsb	r0, r0, #32
  404774:	9b07      	ldr	r3, [sp, #28]
  404776:	4418      	add	r0, r3
  404778:	f010 001f 	ands.w	r0, r0, #31
  40477c:	f000 80f0 	beq.w	404960 <_dtoa_r+0x9a8>
  404780:	f1c0 0320 	rsb	r3, r0, #32
  404784:	2b04      	cmp	r3, #4
  404786:	f340 80e2 	ble.w	40494e <_dtoa_r+0x996>
  40478a:	9b07      	ldr	r3, [sp, #28]
  40478c:	f1c0 001c 	rsb	r0, r0, #28
  404790:	4480      	add	r8, r0
  404792:	4405      	add	r5, r0
  404794:	4403      	add	r3, r0
  404796:	9307      	str	r3, [sp, #28]
  404798:	f1b8 0f00 	cmp.w	r8, #0
  40479c:	dd05      	ble.n	4047aa <_dtoa_r+0x7f2>
  40479e:	4651      	mov	r1, sl
  4047a0:	4642      	mov	r2, r8
  4047a2:	4620      	mov	r0, r4
  4047a4:	f000 fddc 	bl	405360 <__lshift>
  4047a8:	4682      	mov	sl, r0
  4047aa:	9b07      	ldr	r3, [sp, #28]
  4047ac:	2b00      	cmp	r3, #0
  4047ae:	dd05      	ble.n	4047bc <_dtoa_r+0x804>
  4047b0:	4631      	mov	r1, r6
  4047b2:	461a      	mov	r2, r3
  4047b4:	4620      	mov	r0, r4
  4047b6:	f000 fdd3 	bl	405360 <__lshift>
  4047ba:	4606      	mov	r6, r0
  4047bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4047be:	2b00      	cmp	r3, #0
  4047c0:	f000 80d2 	beq.w	404968 <_dtoa_r+0x9b0>
  4047c4:	4631      	mov	r1, r6
  4047c6:	4650      	mov	r0, sl
  4047c8:	f000 fe1b 	bl	405402 <__mcmp>
  4047cc:	2800      	cmp	r0, #0
  4047ce:	f280 80cb 	bge.w	404968 <_dtoa_r+0x9b0>
  4047d2:	2300      	movs	r3, #0
  4047d4:	4651      	mov	r1, sl
  4047d6:	220a      	movs	r2, #10
  4047d8:	4620      	mov	r0, r4
  4047da:	f000 fc54 	bl	405086 <__multadd>
  4047de:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4047e0:	f10b 3bff 	add.w	fp, fp, #4294967295
  4047e4:	4682      	mov	sl, r0
  4047e6:	2b00      	cmp	r3, #0
  4047e8:	f000 81aa 	beq.w	404b40 <_dtoa_r+0xb88>
  4047ec:	2300      	movs	r3, #0
  4047ee:	4639      	mov	r1, r7
  4047f0:	220a      	movs	r2, #10
  4047f2:	4620      	mov	r0, r4
  4047f4:	f000 fc47 	bl	405086 <__multadd>
  4047f8:	9b04      	ldr	r3, [sp, #16]
  4047fa:	2b00      	cmp	r3, #0
  4047fc:	4607      	mov	r7, r0
  4047fe:	dc03      	bgt.n	404808 <_dtoa_r+0x850>
  404800:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404802:	2b02      	cmp	r3, #2
  404804:	f300 80b8 	bgt.w	404978 <_dtoa_r+0x9c0>
  404808:	2d00      	cmp	r5, #0
  40480a:	dd05      	ble.n	404818 <_dtoa_r+0x860>
  40480c:	4639      	mov	r1, r7
  40480e:	462a      	mov	r2, r5
  404810:	4620      	mov	r0, r4
  404812:	f000 fda5 	bl	405360 <__lshift>
  404816:	4607      	mov	r7, r0
  404818:	9b08      	ldr	r3, [sp, #32]
  40481a:	2b00      	cmp	r3, #0
  40481c:	f000 8110 	beq.w	404a40 <_dtoa_r+0xa88>
  404820:	6879      	ldr	r1, [r7, #4]
  404822:	4620      	mov	r0, r4
  404824:	f000 fbe4 	bl	404ff0 <_Balloc>
  404828:	693a      	ldr	r2, [r7, #16]
  40482a:	3202      	adds	r2, #2
  40482c:	4605      	mov	r5, r0
  40482e:	0092      	lsls	r2, r2, #2
  404830:	f107 010c 	add.w	r1, r7, #12
  404834:	300c      	adds	r0, #12
  404836:	f7fe fdeb 	bl	403410 <memcpy>
  40483a:	2201      	movs	r2, #1
  40483c:	4629      	mov	r1, r5
  40483e:	4620      	mov	r0, r4
  404840:	f000 fd8e 	bl	405360 <__lshift>
  404844:	9b02      	ldr	r3, [sp, #8]
  404846:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40484a:	9707      	str	r7, [sp, #28]
  40484c:	f003 0301 	and.w	r3, r3, #1
  404850:	4607      	mov	r7, r0
  404852:	9308      	str	r3, [sp, #32]
  404854:	4631      	mov	r1, r6
  404856:	4650      	mov	r0, sl
  404858:	f7ff fb22 	bl	403ea0 <quorem>
  40485c:	9907      	ldr	r1, [sp, #28]
  40485e:	4605      	mov	r5, r0
  404860:	f100 0930 	add.w	r9, r0, #48	; 0x30
  404864:	4650      	mov	r0, sl
  404866:	f000 fdcc 	bl	405402 <__mcmp>
  40486a:	463a      	mov	r2, r7
  40486c:	9002      	str	r0, [sp, #8]
  40486e:	4631      	mov	r1, r6
  404870:	4620      	mov	r0, r4
  404872:	f000 fde0 	bl	405436 <__mdiff>
  404876:	68c3      	ldr	r3, [r0, #12]
  404878:	4602      	mov	r2, r0
  40487a:	2b00      	cmp	r3, #0
  40487c:	f040 80e2 	bne.w	404a44 <_dtoa_r+0xa8c>
  404880:	4601      	mov	r1, r0
  404882:	9009      	str	r0, [sp, #36]	; 0x24
  404884:	4650      	mov	r0, sl
  404886:	f000 fdbc 	bl	405402 <__mcmp>
  40488a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40488c:	4603      	mov	r3, r0
  40488e:	4611      	mov	r1, r2
  404890:	4620      	mov	r0, r4
  404892:	9309      	str	r3, [sp, #36]	; 0x24
  404894:	f000 fbe0 	bl	405058 <_Bfree>
  404898:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40489a:	2b00      	cmp	r3, #0
  40489c:	f040 80d4 	bne.w	404a48 <_dtoa_r+0xa90>
  4048a0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4048a2:	2a00      	cmp	r2, #0
  4048a4:	f040 80d0 	bne.w	404a48 <_dtoa_r+0xa90>
  4048a8:	9a08      	ldr	r2, [sp, #32]
  4048aa:	2a00      	cmp	r2, #0
  4048ac:	f040 80cc 	bne.w	404a48 <_dtoa_r+0xa90>
  4048b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4048b4:	f000 80e8 	beq.w	404a88 <_dtoa_r+0xad0>
  4048b8:	9b02      	ldr	r3, [sp, #8]
  4048ba:	2b00      	cmp	r3, #0
  4048bc:	dd01      	ble.n	4048c2 <_dtoa_r+0x90a>
  4048be:	f105 0931 	add.w	r9, r5, #49	; 0x31
  4048c2:	f108 0501 	add.w	r5, r8, #1
  4048c6:	f888 9000 	strb.w	r9, [r8]
  4048ca:	e06a      	b.n	4049a2 <_dtoa_r+0x9ea>
  4048cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4048d2:	e6f7      	b.n	4046c4 <_dtoa_r+0x70c>
  4048d4:	9b08      	ldr	r3, [sp, #32]
  4048d6:	f109 36ff 	add.w	r6, r9, #4294967295
  4048da:	42b3      	cmp	r3, r6
  4048dc:	bfbf      	itttt	lt
  4048de:	9b08      	ldrlt	r3, [sp, #32]
  4048e0:	9608      	strlt	r6, [sp, #32]
  4048e2:	1af2      	sublt	r2, r6, r3
  4048e4:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  4048e6:	bfb7      	itett	lt
  4048e8:	189b      	addlt	r3, r3, r2
  4048ea:	1b9e      	subge	r6, r3, r6
  4048ec:	930c      	strlt	r3, [sp, #48]	; 0x30
  4048ee:	2600      	movlt	r6, #0
  4048f0:	f1b9 0f00 	cmp.w	r9, #0
  4048f4:	bfb9      	ittee	lt
  4048f6:	eba8 0509 	sublt.w	r5, r8, r9
  4048fa:	2300      	movlt	r3, #0
  4048fc:	4645      	movge	r5, r8
  4048fe:	464b      	movge	r3, r9
  404900:	e6e2      	b.n	4046c8 <_dtoa_r+0x710>
  404902:	9e08      	ldr	r6, [sp, #32]
  404904:	9f09      	ldr	r7, [sp, #36]	; 0x24
  404906:	4645      	mov	r5, r8
  404908:	e6e7      	b.n	4046da <_dtoa_r+0x722>
  40490a:	9a08      	ldr	r2, [sp, #32]
  40490c:	e710      	b.n	404730 <_dtoa_r+0x778>
  40490e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404910:	2b01      	cmp	r3, #1
  404912:	dc18      	bgt.n	404946 <_dtoa_r+0x98e>
  404914:	9b02      	ldr	r3, [sp, #8]
  404916:	b9b3      	cbnz	r3, 404946 <_dtoa_r+0x98e>
  404918:	9b03      	ldr	r3, [sp, #12]
  40491a:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40491e:	b9a3      	cbnz	r3, 40494a <_dtoa_r+0x992>
  404920:	9b03      	ldr	r3, [sp, #12]
  404922:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  404926:	0d1b      	lsrs	r3, r3, #20
  404928:	051b      	lsls	r3, r3, #20
  40492a:	b12b      	cbz	r3, 404938 <_dtoa_r+0x980>
  40492c:	9b07      	ldr	r3, [sp, #28]
  40492e:	3301      	adds	r3, #1
  404930:	9307      	str	r3, [sp, #28]
  404932:	f108 0801 	add.w	r8, r8, #1
  404936:	2301      	movs	r3, #1
  404938:	9308      	str	r3, [sp, #32]
  40493a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40493c:	2b00      	cmp	r3, #0
  40493e:	f47f af11 	bne.w	404764 <_dtoa_r+0x7ac>
  404942:	2001      	movs	r0, #1
  404944:	e716      	b.n	404774 <_dtoa_r+0x7bc>
  404946:	2300      	movs	r3, #0
  404948:	e7f6      	b.n	404938 <_dtoa_r+0x980>
  40494a:	9b02      	ldr	r3, [sp, #8]
  40494c:	e7f4      	b.n	404938 <_dtoa_r+0x980>
  40494e:	f43f af23 	beq.w	404798 <_dtoa_r+0x7e0>
  404952:	9a07      	ldr	r2, [sp, #28]
  404954:	331c      	adds	r3, #28
  404956:	441a      	add	r2, r3
  404958:	4498      	add	r8, r3
  40495a:	441d      	add	r5, r3
  40495c:	4613      	mov	r3, r2
  40495e:	e71a      	b.n	404796 <_dtoa_r+0x7de>
  404960:	4603      	mov	r3, r0
  404962:	e7f6      	b.n	404952 <_dtoa_r+0x99a>
  404964:	40240000 	.word	0x40240000
  404968:	f1b9 0f00 	cmp.w	r9, #0
  40496c:	dc33      	bgt.n	4049d6 <_dtoa_r+0xa1e>
  40496e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404970:	2b02      	cmp	r3, #2
  404972:	dd30      	ble.n	4049d6 <_dtoa_r+0xa1e>
  404974:	f8cd 9010 	str.w	r9, [sp, #16]
  404978:	9b04      	ldr	r3, [sp, #16]
  40497a:	b963      	cbnz	r3, 404996 <_dtoa_r+0x9de>
  40497c:	4631      	mov	r1, r6
  40497e:	2205      	movs	r2, #5
  404980:	4620      	mov	r0, r4
  404982:	f000 fb80 	bl	405086 <__multadd>
  404986:	4601      	mov	r1, r0
  404988:	4606      	mov	r6, r0
  40498a:	4650      	mov	r0, sl
  40498c:	f000 fd39 	bl	405402 <__mcmp>
  404990:	2800      	cmp	r0, #0
  404992:	f73f ad5c 	bgt.w	40444e <_dtoa_r+0x496>
  404996:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404998:	9d06      	ldr	r5, [sp, #24]
  40499a:	ea6f 0b03 	mvn.w	fp, r3
  40499e:	2300      	movs	r3, #0
  4049a0:	9307      	str	r3, [sp, #28]
  4049a2:	4631      	mov	r1, r6
  4049a4:	4620      	mov	r0, r4
  4049a6:	f000 fb57 	bl	405058 <_Bfree>
  4049aa:	2f00      	cmp	r7, #0
  4049ac:	f43f ae4b 	beq.w	404646 <_dtoa_r+0x68e>
  4049b0:	9b07      	ldr	r3, [sp, #28]
  4049b2:	b12b      	cbz	r3, 4049c0 <_dtoa_r+0xa08>
  4049b4:	42bb      	cmp	r3, r7
  4049b6:	d003      	beq.n	4049c0 <_dtoa_r+0xa08>
  4049b8:	4619      	mov	r1, r3
  4049ba:	4620      	mov	r0, r4
  4049bc:	f000 fb4c 	bl	405058 <_Bfree>
  4049c0:	4639      	mov	r1, r7
  4049c2:	4620      	mov	r0, r4
  4049c4:	f000 fb48 	bl	405058 <_Bfree>
  4049c8:	e63d      	b.n	404646 <_dtoa_r+0x68e>
  4049ca:	2600      	movs	r6, #0
  4049cc:	4637      	mov	r7, r6
  4049ce:	e7e2      	b.n	404996 <_dtoa_r+0x9de>
  4049d0:	46bb      	mov	fp, r7
  4049d2:	4637      	mov	r7, r6
  4049d4:	e53b      	b.n	40444e <_dtoa_r+0x496>
  4049d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4049d8:	f8cd 9010 	str.w	r9, [sp, #16]
  4049dc:	2b00      	cmp	r3, #0
  4049de:	f47f af13 	bne.w	404808 <_dtoa_r+0x850>
  4049e2:	9d06      	ldr	r5, [sp, #24]
  4049e4:	4631      	mov	r1, r6
  4049e6:	4650      	mov	r0, sl
  4049e8:	f7ff fa5a 	bl	403ea0 <quorem>
  4049ec:	f100 0930 	add.w	r9, r0, #48	; 0x30
  4049f0:	f805 9b01 	strb.w	r9, [r5], #1
  4049f4:	9b06      	ldr	r3, [sp, #24]
  4049f6:	9a04      	ldr	r2, [sp, #16]
  4049f8:	1aeb      	subs	r3, r5, r3
  4049fa:	429a      	cmp	r2, r3
  4049fc:	f300 8083 	bgt.w	404b06 <_dtoa_r+0xb4e>
  404a00:	9b06      	ldr	r3, [sp, #24]
  404a02:	2a01      	cmp	r2, #1
  404a04:	bfac      	ite	ge
  404a06:	189b      	addge	r3, r3, r2
  404a08:	3301      	addlt	r3, #1
  404a0a:	4698      	mov	r8, r3
  404a0c:	2300      	movs	r3, #0
  404a0e:	9307      	str	r3, [sp, #28]
  404a10:	4651      	mov	r1, sl
  404a12:	2201      	movs	r2, #1
  404a14:	4620      	mov	r0, r4
  404a16:	f000 fca3 	bl	405360 <__lshift>
  404a1a:	4631      	mov	r1, r6
  404a1c:	4682      	mov	sl, r0
  404a1e:	f000 fcf0 	bl	405402 <__mcmp>
  404a22:	2800      	cmp	r0, #0
  404a24:	dc35      	bgt.n	404a92 <_dtoa_r+0xada>
  404a26:	d102      	bne.n	404a2e <_dtoa_r+0xa76>
  404a28:	f019 0f01 	tst.w	r9, #1
  404a2c:	d131      	bne.n	404a92 <_dtoa_r+0xada>
  404a2e:	4645      	mov	r5, r8
  404a30:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404a34:	2b30      	cmp	r3, #48	; 0x30
  404a36:	f105 32ff 	add.w	r2, r5, #4294967295
  404a3a:	d1b2      	bne.n	4049a2 <_dtoa_r+0x9ea>
  404a3c:	4615      	mov	r5, r2
  404a3e:	e7f7      	b.n	404a30 <_dtoa_r+0xa78>
  404a40:	4638      	mov	r0, r7
  404a42:	e6ff      	b.n	404844 <_dtoa_r+0x88c>
  404a44:	2301      	movs	r3, #1
  404a46:	e722      	b.n	40488e <_dtoa_r+0x8d6>
  404a48:	9a02      	ldr	r2, [sp, #8]
  404a4a:	2a00      	cmp	r2, #0
  404a4c:	db04      	blt.n	404a58 <_dtoa_r+0xaa0>
  404a4e:	d129      	bne.n	404aa4 <_dtoa_r+0xaec>
  404a50:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404a52:	bb3a      	cbnz	r2, 404aa4 <_dtoa_r+0xaec>
  404a54:	9a08      	ldr	r2, [sp, #32]
  404a56:	bb2a      	cbnz	r2, 404aa4 <_dtoa_r+0xaec>
  404a58:	2b00      	cmp	r3, #0
  404a5a:	f77f af32 	ble.w	4048c2 <_dtoa_r+0x90a>
  404a5e:	4651      	mov	r1, sl
  404a60:	2201      	movs	r2, #1
  404a62:	4620      	mov	r0, r4
  404a64:	f000 fc7c 	bl	405360 <__lshift>
  404a68:	4631      	mov	r1, r6
  404a6a:	4682      	mov	sl, r0
  404a6c:	f000 fcc9 	bl	405402 <__mcmp>
  404a70:	2800      	cmp	r0, #0
  404a72:	dc05      	bgt.n	404a80 <_dtoa_r+0xac8>
  404a74:	f47f af25 	bne.w	4048c2 <_dtoa_r+0x90a>
  404a78:	f019 0f01 	tst.w	r9, #1
  404a7c:	f43f af21 	beq.w	4048c2 <_dtoa_r+0x90a>
  404a80:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404a84:	f47f af1b 	bne.w	4048be <_dtoa_r+0x906>
  404a88:	2339      	movs	r3, #57	; 0x39
  404a8a:	f888 3000 	strb.w	r3, [r8]
  404a8e:	f108 0801 	add.w	r8, r8, #1
  404a92:	4645      	mov	r5, r8
  404a94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404a98:	2b39      	cmp	r3, #57	; 0x39
  404a9a:	f105 32ff 	add.w	r2, r5, #4294967295
  404a9e:	d03a      	beq.n	404b16 <_dtoa_r+0xb5e>
  404aa0:	3301      	adds	r3, #1
  404aa2:	e03f      	b.n	404b24 <_dtoa_r+0xb6c>
  404aa4:	2b00      	cmp	r3, #0
  404aa6:	f108 0501 	add.w	r5, r8, #1
  404aaa:	dd05      	ble.n	404ab8 <_dtoa_r+0xb00>
  404aac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404ab0:	d0ea      	beq.n	404a88 <_dtoa_r+0xad0>
  404ab2:	f109 0901 	add.w	r9, r9, #1
  404ab6:	e706      	b.n	4048c6 <_dtoa_r+0x90e>
  404ab8:	9b06      	ldr	r3, [sp, #24]
  404aba:	9a04      	ldr	r2, [sp, #16]
  404abc:	f805 9c01 	strb.w	r9, [r5, #-1]
  404ac0:	1aeb      	subs	r3, r5, r3
  404ac2:	4293      	cmp	r3, r2
  404ac4:	46a8      	mov	r8, r5
  404ac6:	d0a3      	beq.n	404a10 <_dtoa_r+0xa58>
  404ac8:	4651      	mov	r1, sl
  404aca:	2300      	movs	r3, #0
  404acc:	220a      	movs	r2, #10
  404ace:	4620      	mov	r0, r4
  404ad0:	f000 fad9 	bl	405086 <__multadd>
  404ad4:	9b07      	ldr	r3, [sp, #28]
  404ad6:	9907      	ldr	r1, [sp, #28]
  404ad8:	42bb      	cmp	r3, r7
  404ada:	4682      	mov	sl, r0
  404adc:	f04f 0300 	mov.w	r3, #0
  404ae0:	f04f 020a 	mov.w	r2, #10
  404ae4:	4620      	mov	r0, r4
  404ae6:	d104      	bne.n	404af2 <_dtoa_r+0xb3a>
  404ae8:	f000 facd 	bl	405086 <__multadd>
  404aec:	9007      	str	r0, [sp, #28]
  404aee:	4607      	mov	r7, r0
  404af0:	e6b0      	b.n	404854 <_dtoa_r+0x89c>
  404af2:	f000 fac8 	bl	405086 <__multadd>
  404af6:	2300      	movs	r3, #0
  404af8:	9007      	str	r0, [sp, #28]
  404afa:	220a      	movs	r2, #10
  404afc:	4639      	mov	r1, r7
  404afe:	4620      	mov	r0, r4
  404b00:	f000 fac1 	bl	405086 <__multadd>
  404b04:	e7f3      	b.n	404aee <_dtoa_r+0xb36>
  404b06:	4651      	mov	r1, sl
  404b08:	2300      	movs	r3, #0
  404b0a:	220a      	movs	r2, #10
  404b0c:	4620      	mov	r0, r4
  404b0e:	f000 faba 	bl	405086 <__multadd>
  404b12:	4682      	mov	sl, r0
  404b14:	e766      	b.n	4049e4 <_dtoa_r+0xa2c>
  404b16:	9b06      	ldr	r3, [sp, #24]
  404b18:	4293      	cmp	r3, r2
  404b1a:	d105      	bne.n	404b28 <_dtoa_r+0xb70>
  404b1c:	9a06      	ldr	r2, [sp, #24]
  404b1e:	f10b 0b01 	add.w	fp, fp, #1
  404b22:	2331      	movs	r3, #49	; 0x31
  404b24:	7013      	strb	r3, [r2, #0]
  404b26:	e73c      	b.n	4049a2 <_dtoa_r+0x9ea>
  404b28:	4615      	mov	r5, r2
  404b2a:	e7b3      	b.n	404a94 <_dtoa_r+0xadc>
  404b2c:	4b09      	ldr	r3, [pc, #36]	; (404b54 <_dtoa_r+0xb9c>)
  404b2e:	f7ff baa5 	b.w	40407c <_dtoa_r+0xc4>
  404b32:	9b22      	ldr	r3, [sp, #136]	; 0x88
  404b34:	2b00      	cmp	r3, #0
  404b36:	f47f aa7f 	bne.w	404038 <_dtoa_r+0x80>
  404b3a:	4b07      	ldr	r3, [pc, #28]	; (404b58 <_dtoa_r+0xba0>)
  404b3c:	f7ff ba9e 	b.w	40407c <_dtoa_r+0xc4>
  404b40:	9b04      	ldr	r3, [sp, #16]
  404b42:	2b00      	cmp	r3, #0
  404b44:	f73f af4d 	bgt.w	4049e2 <_dtoa_r+0xa2a>
  404b48:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404b4a:	2b02      	cmp	r3, #2
  404b4c:	f77f af49 	ble.w	4049e2 <_dtoa_r+0xa2a>
  404b50:	e712      	b.n	404978 <_dtoa_r+0x9c0>
  404b52:	bf00      	nop
  404b54:	00406360 	.word	0x00406360
  404b58:	00406384 	.word	0x00406384

00404b5c <__sflush_r>:
  404b5c:	898a      	ldrh	r2, [r1, #12]
  404b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b62:	4605      	mov	r5, r0
  404b64:	0710      	lsls	r0, r2, #28
  404b66:	460c      	mov	r4, r1
  404b68:	d45a      	bmi.n	404c20 <__sflush_r+0xc4>
  404b6a:	684b      	ldr	r3, [r1, #4]
  404b6c:	2b00      	cmp	r3, #0
  404b6e:	dc05      	bgt.n	404b7c <__sflush_r+0x20>
  404b70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  404b72:	2b00      	cmp	r3, #0
  404b74:	dc02      	bgt.n	404b7c <__sflush_r+0x20>
  404b76:	2000      	movs	r0, #0
  404b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  404b7e:	2e00      	cmp	r6, #0
  404b80:	d0f9      	beq.n	404b76 <__sflush_r+0x1a>
  404b82:	2300      	movs	r3, #0
  404b84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  404b88:	682f      	ldr	r7, [r5, #0]
  404b8a:	602b      	str	r3, [r5, #0]
  404b8c:	d033      	beq.n	404bf6 <__sflush_r+0x9a>
  404b8e:	6d60      	ldr	r0, [r4, #84]	; 0x54
  404b90:	89a3      	ldrh	r3, [r4, #12]
  404b92:	075a      	lsls	r2, r3, #29
  404b94:	d505      	bpl.n	404ba2 <__sflush_r+0x46>
  404b96:	6863      	ldr	r3, [r4, #4]
  404b98:	1ac0      	subs	r0, r0, r3
  404b9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
  404b9c:	b10b      	cbz	r3, 404ba2 <__sflush_r+0x46>
  404b9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  404ba0:	1ac0      	subs	r0, r0, r3
  404ba2:	2300      	movs	r3, #0
  404ba4:	4602      	mov	r2, r0
  404ba6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  404ba8:	6a21      	ldr	r1, [r4, #32]
  404baa:	4628      	mov	r0, r5
  404bac:	47b0      	blx	r6
  404bae:	1c43      	adds	r3, r0, #1
  404bb0:	89a3      	ldrh	r3, [r4, #12]
  404bb2:	d106      	bne.n	404bc2 <__sflush_r+0x66>
  404bb4:	6829      	ldr	r1, [r5, #0]
  404bb6:	291d      	cmp	r1, #29
  404bb8:	d84b      	bhi.n	404c52 <__sflush_r+0xf6>
  404bba:	4a2b      	ldr	r2, [pc, #172]	; (404c68 <__sflush_r+0x10c>)
  404bbc:	40ca      	lsrs	r2, r1
  404bbe:	07d6      	lsls	r6, r2, #31
  404bc0:	d547      	bpl.n	404c52 <__sflush_r+0xf6>
  404bc2:	2200      	movs	r2, #0
  404bc4:	6062      	str	r2, [r4, #4]
  404bc6:	04d9      	lsls	r1, r3, #19
  404bc8:	6922      	ldr	r2, [r4, #16]
  404bca:	6022      	str	r2, [r4, #0]
  404bcc:	d504      	bpl.n	404bd8 <__sflush_r+0x7c>
  404bce:	1c42      	adds	r2, r0, #1
  404bd0:	d101      	bne.n	404bd6 <__sflush_r+0x7a>
  404bd2:	682b      	ldr	r3, [r5, #0]
  404bd4:	b903      	cbnz	r3, 404bd8 <__sflush_r+0x7c>
  404bd6:	6560      	str	r0, [r4, #84]	; 0x54
  404bd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  404bda:	602f      	str	r7, [r5, #0]
  404bdc:	2900      	cmp	r1, #0
  404bde:	d0ca      	beq.n	404b76 <__sflush_r+0x1a>
  404be0:	f104 0344 	add.w	r3, r4, #68	; 0x44
  404be4:	4299      	cmp	r1, r3
  404be6:	d002      	beq.n	404bee <__sflush_r+0x92>
  404be8:	4628      	mov	r0, r5
  404bea:	f000 fcdf 	bl	4055ac <_free_r>
  404bee:	2000      	movs	r0, #0
  404bf0:	6360      	str	r0, [r4, #52]	; 0x34
  404bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bf6:	6a21      	ldr	r1, [r4, #32]
  404bf8:	2301      	movs	r3, #1
  404bfa:	4628      	mov	r0, r5
  404bfc:	47b0      	blx	r6
  404bfe:	1c41      	adds	r1, r0, #1
  404c00:	d1c6      	bne.n	404b90 <__sflush_r+0x34>
  404c02:	682b      	ldr	r3, [r5, #0]
  404c04:	2b00      	cmp	r3, #0
  404c06:	d0c3      	beq.n	404b90 <__sflush_r+0x34>
  404c08:	2b1d      	cmp	r3, #29
  404c0a:	d001      	beq.n	404c10 <__sflush_r+0xb4>
  404c0c:	2b16      	cmp	r3, #22
  404c0e:	d101      	bne.n	404c14 <__sflush_r+0xb8>
  404c10:	602f      	str	r7, [r5, #0]
  404c12:	e7b0      	b.n	404b76 <__sflush_r+0x1a>
  404c14:	89a3      	ldrh	r3, [r4, #12]
  404c16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c1a:	81a3      	strh	r3, [r4, #12]
  404c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c20:	690f      	ldr	r7, [r1, #16]
  404c22:	2f00      	cmp	r7, #0
  404c24:	d0a7      	beq.n	404b76 <__sflush_r+0x1a>
  404c26:	0793      	lsls	r3, r2, #30
  404c28:	680e      	ldr	r6, [r1, #0]
  404c2a:	bf08      	it	eq
  404c2c:	694b      	ldreq	r3, [r1, #20]
  404c2e:	600f      	str	r7, [r1, #0]
  404c30:	bf18      	it	ne
  404c32:	2300      	movne	r3, #0
  404c34:	eba6 0807 	sub.w	r8, r6, r7
  404c38:	608b      	str	r3, [r1, #8]
  404c3a:	f1b8 0f00 	cmp.w	r8, #0
  404c3e:	dd9a      	ble.n	404b76 <__sflush_r+0x1a>
  404c40:	4643      	mov	r3, r8
  404c42:	463a      	mov	r2, r7
  404c44:	6a21      	ldr	r1, [r4, #32]
  404c46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404c48:	4628      	mov	r0, r5
  404c4a:	47b0      	blx	r6
  404c4c:	2800      	cmp	r0, #0
  404c4e:	dc07      	bgt.n	404c60 <__sflush_r+0x104>
  404c50:	89a3      	ldrh	r3, [r4, #12]
  404c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c56:	81a3      	strh	r3, [r4, #12]
  404c58:	f04f 30ff 	mov.w	r0, #4294967295
  404c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c60:	4407      	add	r7, r0
  404c62:	eba8 0800 	sub.w	r8, r8, r0
  404c66:	e7e8      	b.n	404c3a <__sflush_r+0xde>
  404c68:	20400001 	.word	0x20400001

00404c6c <_fflush_r>:
  404c6c:	b538      	push	{r3, r4, r5, lr}
  404c6e:	690b      	ldr	r3, [r1, #16]
  404c70:	4605      	mov	r5, r0
  404c72:	460c      	mov	r4, r1
  404c74:	b1db      	cbz	r3, 404cae <_fflush_r+0x42>
  404c76:	b118      	cbz	r0, 404c80 <_fflush_r+0x14>
  404c78:	6983      	ldr	r3, [r0, #24]
  404c7a:	b90b      	cbnz	r3, 404c80 <_fflush_r+0x14>
  404c7c:	f000 f860 	bl	404d40 <__sinit>
  404c80:	4b0c      	ldr	r3, [pc, #48]	; (404cb4 <_fflush_r+0x48>)
  404c82:	429c      	cmp	r4, r3
  404c84:	d109      	bne.n	404c9a <_fflush_r+0x2e>
  404c86:	686c      	ldr	r4, [r5, #4]
  404c88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404c8c:	b17b      	cbz	r3, 404cae <_fflush_r+0x42>
  404c8e:	4621      	mov	r1, r4
  404c90:	4628      	mov	r0, r5
  404c92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404c96:	f7ff bf61 	b.w	404b5c <__sflush_r>
  404c9a:	4b07      	ldr	r3, [pc, #28]	; (404cb8 <_fflush_r+0x4c>)
  404c9c:	429c      	cmp	r4, r3
  404c9e:	d101      	bne.n	404ca4 <_fflush_r+0x38>
  404ca0:	68ac      	ldr	r4, [r5, #8]
  404ca2:	e7f1      	b.n	404c88 <_fflush_r+0x1c>
  404ca4:	4b05      	ldr	r3, [pc, #20]	; (404cbc <_fflush_r+0x50>)
  404ca6:	429c      	cmp	r4, r3
  404ca8:	bf08      	it	eq
  404caa:	68ec      	ldreq	r4, [r5, #12]
  404cac:	e7ec      	b.n	404c88 <_fflush_r+0x1c>
  404cae:	2000      	movs	r0, #0
  404cb0:	bd38      	pop	{r3, r4, r5, pc}
  404cb2:	bf00      	nop
  404cb4:	004063b4 	.word	0x004063b4
  404cb8:	004063d4 	.word	0x004063d4
  404cbc:	00406394 	.word	0x00406394

00404cc0 <_cleanup_r>:
  404cc0:	4901      	ldr	r1, [pc, #4]	; (404cc8 <_cleanup_r+0x8>)
  404cc2:	f000 b8a9 	b.w	404e18 <_fwalk_reent>
  404cc6:	bf00      	nop
  404cc8:	00404c6d 	.word	0x00404c6d

00404ccc <std.isra.0>:
  404ccc:	2300      	movs	r3, #0
  404cce:	b510      	push	{r4, lr}
  404cd0:	4604      	mov	r4, r0
  404cd2:	6003      	str	r3, [r0, #0]
  404cd4:	6043      	str	r3, [r0, #4]
  404cd6:	6083      	str	r3, [r0, #8]
  404cd8:	8181      	strh	r1, [r0, #12]
  404cda:	6643      	str	r3, [r0, #100]	; 0x64
  404cdc:	81c2      	strh	r2, [r0, #14]
  404cde:	6103      	str	r3, [r0, #16]
  404ce0:	6143      	str	r3, [r0, #20]
  404ce2:	6183      	str	r3, [r0, #24]
  404ce4:	4619      	mov	r1, r3
  404ce6:	2208      	movs	r2, #8
  404ce8:	305c      	adds	r0, #92	; 0x5c
  404cea:	f7fe fb9c 	bl	403426 <memset>
  404cee:	4b05      	ldr	r3, [pc, #20]	; (404d04 <std.isra.0+0x38>)
  404cf0:	6263      	str	r3, [r4, #36]	; 0x24
  404cf2:	4b05      	ldr	r3, [pc, #20]	; (404d08 <std.isra.0+0x3c>)
  404cf4:	62a3      	str	r3, [r4, #40]	; 0x28
  404cf6:	4b05      	ldr	r3, [pc, #20]	; (404d0c <std.isra.0+0x40>)
  404cf8:	62e3      	str	r3, [r4, #44]	; 0x2c
  404cfa:	4b05      	ldr	r3, [pc, #20]	; (404d10 <std.isra.0+0x44>)
  404cfc:	6224      	str	r4, [r4, #32]
  404cfe:	6323      	str	r3, [r4, #48]	; 0x30
  404d00:	bd10      	pop	{r4, pc}
  404d02:	bf00      	nop
  404d04:	004059a1 	.word	0x004059a1
  404d08:	004059c3 	.word	0x004059c3
  404d0c:	004059fb 	.word	0x004059fb
  404d10:	00405a1f 	.word	0x00405a1f

00404d14 <__sfmoreglue>:
  404d14:	b570      	push	{r4, r5, r6, lr}
  404d16:	1e4a      	subs	r2, r1, #1
  404d18:	2568      	movs	r5, #104	; 0x68
  404d1a:	4355      	muls	r5, r2
  404d1c:	460e      	mov	r6, r1
  404d1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
  404d22:	f000 fc91 	bl	405648 <_malloc_r>
  404d26:	4604      	mov	r4, r0
  404d28:	b140      	cbz	r0, 404d3c <__sfmoreglue+0x28>
  404d2a:	2100      	movs	r1, #0
  404d2c:	e880 0042 	stmia.w	r0, {r1, r6}
  404d30:	300c      	adds	r0, #12
  404d32:	60a0      	str	r0, [r4, #8]
  404d34:	f105 0268 	add.w	r2, r5, #104	; 0x68
  404d38:	f7fe fb75 	bl	403426 <memset>
  404d3c:	4620      	mov	r0, r4
  404d3e:	bd70      	pop	{r4, r5, r6, pc}

00404d40 <__sinit>:
  404d40:	6983      	ldr	r3, [r0, #24]
  404d42:	b510      	push	{r4, lr}
  404d44:	4604      	mov	r4, r0
  404d46:	bb33      	cbnz	r3, 404d96 <__sinit+0x56>
  404d48:	6483      	str	r3, [r0, #72]	; 0x48
  404d4a:	64c3      	str	r3, [r0, #76]	; 0x4c
  404d4c:	6503      	str	r3, [r0, #80]	; 0x50
  404d4e:	4b12      	ldr	r3, [pc, #72]	; (404d98 <__sinit+0x58>)
  404d50:	4a12      	ldr	r2, [pc, #72]	; (404d9c <__sinit+0x5c>)
  404d52:	681b      	ldr	r3, [r3, #0]
  404d54:	6282      	str	r2, [r0, #40]	; 0x28
  404d56:	4298      	cmp	r0, r3
  404d58:	bf04      	itt	eq
  404d5a:	2301      	moveq	r3, #1
  404d5c:	6183      	streq	r3, [r0, #24]
  404d5e:	f000 f81f 	bl	404da0 <__sfp>
  404d62:	6060      	str	r0, [r4, #4]
  404d64:	4620      	mov	r0, r4
  404d66:	f000 f81b 	bl	404da0 <__sfp>
  404d6a:	60a0      	str	r0, [r4, #8]
  404d6c:	4620      	mov	r0, r4
  404d6e:	f000 f817 	bl	404da0 <__sfp>
  404d72:	2200      	movs	r2, #0
  404d74:	60e0      	str	r0, [r4, #12]
  404d76:	2104      	movs	r1, #4
  404d78:	6860      	ldr	r0, [r4, #4]
  404d7a:	f7ff ffa7 	bl	404ccc <std.isra.0>
  404d7e:	2201      	movs	r2, #1
  404d80:	2109      	movs	r1, #9
  404d82:	68a0      	ldr	r0, [r4, #8]
  404d84:	f7ff ffa2 	bl	404ccc <std.isra.0>
  404d88:	2202      	movs	r2, #2
  404d8a:	2112      	movs	r1, #18
  404d8c:	68e0      	ldr	r0, [r4, #12]
  404d8e:	f7ff ff9d 	bl	404ccc <std.isra.0>
  404d92:	2301      	movs	r3, #1
  404d94:	61a3      	str	r3, [r4, #24]
  404d96:	bd10      	pop	{r4, pc}
  404d98:	0040634c 	.word	0x0040634c
  404d9c:	00404cc1 	.word	0x00404cc1

00404da0 <__sfp>:
  404da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404da2:	4b1c      	ldr	r3, [pc, #112]	; (404e14 <__sfp+0x74>)
  404da4:	681e      	ldr	r6, [r3, #0]
  404da6:	69b3      	ldr	r3, [r6, #24]
  404da8:	4607      	mov	r7, r0
  404daa:	b913      	cbnz	r3, 404db2 <__sfp+0x12>
  404dac:	4630      	mov	r0, r6
  404dae:	f7ff ffc7 	bl	404d40 <__sinit>
  404db2:	3648      	adds	r6, #72	; 0x48
  404db4:	68b4      	ldr	r4, [r6, #8]
  404db6:	6873      	ldr	r3, [r6, #4]
  404db8:	3b01      	subs	r3, #1
  404dba:	d503      	bpl.n	404dc4 <__sfp+0x24>
  404dbc:	6833      	ldr	r3, [r6, #0]
  404dbe:	b133      	cbz	r3, 404dce <__sfp+0x2e>
  404dc0:	6836      	ldr	r6, [r6, #0]
  404dc2:	e7f7      	b.n	404db4 <__sfp+0x14>
  404dc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  404dc8:	b16d      	cbz	r5, 404de6 <__sfp+0x46>
  404dca:	3468      	adds	r4, #104	; 0x68
  404dcc:	e7f4      	b.n	404db8 <__sfp+0x18>
  404dce:	2104      	movs	r1, #4
  404dd0:	4638      	mov	r0, r7
  404dd2:	f7ff ff9f 	bl	404d14 <__sfmoreglue>
  404dd6:	6030      	str	r0, [r6, #0]
  404dd8:	2800      	cmp	r0, #0
  404dda:	d1f1      	bne.n	404dc0 <__sfp+0x20>
  404ddc:	230c      	movs	r3, #12
  404dde:	603b      	str	r3, [r7, #0]
  404de0:	4604      	mov	r4, r0
  404de2:	4620      	mov	r0, r4
  404de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404de6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  404dea:	81e3      	strh	r3, [r4, #14]
  404dec:	2301      	movs	r3, #1
  404dee:	81a3      	strh	r3, [r4, #12]
  404df0:	6665      	str	r5, [r4, #100]	; 0x64
  404df2:	6025      	str	r5, [r4, #0]
  404df4:	60a5      	str	r5, [r4, #8]
  404df6:	6065      	str	r5, [r4, #4]
  404df8:	6125      	str	r5, [r4, #16]
  404dfa:	6165      	str	r5, [r4, #20]
  404dfc:	61a5      	str	r5, [r4, #24]
  404dfe:	2208      	movs	r2, #8
  404e00:	4629      	mov	r1, r5
  404e02:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  404e06:	f7fe fb0e 	bl	403426 <memset>
  404e0a:	6365      	str	r5, [r4, #52]	; 0x34
  404e0c:	63a5      	str	r5, [r4, #56]	; 0x38
  404e0e:	64a5      	str	r5, [r4, #72]	; 0x48
  404e10:	64e5      	str	r5, [r4, #76]	; 0x4c
  404e12:	e7e6      	b.n	404de2 <__sfp+0x42>
  404e14:	0040634c 	.word	0x0040634c

00404e18 <_fwalk_reent>:
  404e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404e1c:	4680      	mov	r8, r0
  404e1e:	4689      	mov	r9, r1
  404e20:	f100 0448 	add.w	r4, r0, #72	; 0x48
  404e24:	2600      	movs	r6, #0
  404e26:	b914      	cbnz	r4, 404e2e <_fwalk_reent+0x16>
  404e28:	4630      	mov	r0, r6
  404e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404e2e:	68a5      	ldr	r5, [r4, #8]
  404e30:	6867      	ldr	r7, [r4, #4]
  404e32:	3f01      	subs	r7, #1
  404e34:	d501      	bpl.n	404e3a <_fwalk_reent+0x22>
  404e36:	6824      	ldr	r4, [r4, #0]
  404e38:	e7f5      	b.n	404e26 <_fwalk_reent+0xe>
  404e3a:	89ab      	ldrh	r3, [r5, #12]
  404e3c:	2b01      	cmp	r3, #1
  404e3e:	d907      	bls.n	404e50 <_fwalk_reent+0x38>
  404e40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  404e44:	3301      	adds	r3, #1
  404e46:	d003      	beq.n	404e50 <_fwalk_reent+0x38>
  404e48:	4629      	mov	r1, r5
  404e4a:	4640      	mov	r0, r8
  404e4c:	47c8      	blx	r9
  404e4e:	4306      	orrs	r6, r0
  404e50:	3568      	adds	r5, #104	; 0x68
  404e52:	e7ee      	b.n	404e32 <_fwalk_reent+0x1a>

00404e54 <_localeconv_r>:
  404e54:	4b04      	ldr	r3, [pc, #16]	; (404e68 <_localeconv_r+0x14>)
  404e56:	681b      	ldr	r3, [r3, #0]
  404e58:	6a18      	ldr	r0, [r3, #32]
  404e5a:	4b04      	ldr	r3, [pc, #16]	; (404e6c <_localeconv_r+0x18>)
  404e5c:	2800      	cmp	r0, #0
  404e5e:	bf08      	it	eq
  404e60:	4618      	moveq	r0, r3
  404e62:	30f0      	adds	r0, #240	; 0xf0
  404e64:	4770      	bx	lr
  404e66:	bf00      	nop
  404e68:	20400048 	.word	0x20400048
  404e6c:	204000ac 	.word	0x204000ac

00404e70 <__swhatbuf_r>:
  404e70:	b570      	push	{r4, r5, r6, lr}
  404e72:	460e      	mov	r6, r1
  404e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404e78:	2900      	cmp	r1, #0
  404e7a:	b090      	sub	sp, #64	; 0x40
  404e7c:	4614      	mov	r4, r2
  404e7e:	461d      	mov	r5, r3
  404e80:	da07      	bge.n	404e92 <__swhatbuf_r+0x22>
  404e82:	2300      	movs	r3, #0
  404e84:	602b      	str	r3, [r5, #0]
  404e86:	89b3      	ldrh	r3, [r6, #12]
  404e88:	061a      	lsls	r2, r3, #24
  404e8a:	d410      	bmi.n	404eae <__swhatbuf_r+0x3e>
  404e8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404e90:	e00e      	b.n	404eb0 <__swhatbuf_r+0x40>
  404e92:	aa01      	add	r2, sp, #4
  404e94:	f000 feaa 	bl	405bec <_fstat_r>
  404e98:	2800      	cmp	r0, #0
  404e9a:	dbf2      	blt.n	404e82 <__swhatbuf_r+0x12>
  404e9c:	9a02      	ldr	r2, [sp, #8]
  404e9e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404ea2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  404ea6:	425a      	negs	r2, r3
  404ea8:	415a      	adcs	r2, r3
  404eaa:	602a      	str	r2, [r5, #0]
  404eac:	e7ee      	b.n	404e8c <__swhatbuf_r+0x1c>
  404eae:	2340      	movs	r3, #64	; 0x40
  404eb0:	2000      	movs	r0, #0
  404eb2:	6023      	str	r3, [r4, #0]
  404eb4:	b010      	add	sp, #64	; 0x40
  404eb6:	bd70      	pop	{r4, r5, r6, pc}

00404eb8 <__smakebuf_r>:
  404eb8:	898b      	ldrh	r3, [r1, #12]
  404eba:	b573      	push	{r0, r1, r4, r5, r6, lr}
  404ebc:	079d      	lsls	r5, r3, #30
  404ebe:	4606      	mov	r6, r0
  404ec0:	460c      	mov	r4, r1
  404ec2:	d507      	bpl.n	404ed4 <__smakebuf_r+0x1c>
  404ec4:	f104 0347 	add.w	r3, r4, #71	; 0x47
  404ec8:	6023      	str	r3, [r4, #0]
  404eca:	6123      	str	r3, [r4, #16]
  404ecc:	2301      	movs	r3, #1
  404ece:	6163      	str	r3, [r4, #20]
  404ed0:	b002      	add	sp, #8
  404ed2:	bd70      	pop	{r4, r5, r6, pc}
  404ed4:	ab01      	add	r3, sp, #4
  404ed6:	466a      	mov	r2, sp
  404ed8:	f7ff ffca 	bl	404e70 <__swhatbuf_r>
  404edc:	9900      	ldr	r1, [sp, #0]
  404ede:	4605      	mov	r5, r0
  404ee0:	4630      	mov	r0, r6
  404ee2:	f000 fbb1 	bl	405648 <_malloc_r>
  404ee6:	b948      	cbnz	r0, 404efc <__smakebuf_r+0x44>
  404ee8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404eec:	059a      	lsls	r2, r3, #22
  404eee:	d4ef      	bmi.n	404ed0 <__smakebuf_r+0x18>
  404ef0:	f023 0303 	bic.w	r3, r3, #3
  404ef4:	f043 0302 	orr.w	r3, r3, #2
  404ef8:	81a3      	strh	r3, [r4, #12]
  404efa:	e7e3      	b.n	404ec4 <__smakebuf_r+0xc>
  404efc:	4b0d      	ldr	r3, [pc, #52]	; (404f34 <__smakebuf_r+0x7c>)
  404efe:	62b3      	str	r3, [r6, #40]	; 0x28
  404f00:	89a3      	ldrh	r3, [r4, #12]
  404f02:	6020      	str	r0, [r4, #0]
  404f04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404f08:	81a3      	strh	r3, [r4, #12]
  404f0a:	9b00      	ldr	r3, [sp, #0]
  404f0c:	6163      	str	r3, [r4, #20]
  404f0e:	9b01      	ldr	r3, [sp, #4]
  404f10:	6120      	str	r0, [r4, #16]
  404f12:	b15b      	cbz	r3, 404f2c <__smakebuf_r+0x74>
  404f14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404f18:	4630      	mov	r0, r6
  404f1a:	f000 fe79 	bl	405c10 <_isatty_r>
  404f1e:	b128      	cbz	r0, 404f2c <__smakebuf_r+0x74>
  404f20:	89a3      	ldrh	r3, [r4, #12]
  404f22:	f023 0303 	bic.w	r3, r3, #3
  404f26:	f043 0301 	orr.w	r3, r3, #1
  404f2a:	81a3      	strh	r3, [r4, #12]
  404f2c:	89a3      	ldrh	r3, [r4, #12]
  404f2e:	431d      	orrs	r5, r3
  404f30:	81a5      	strh	r5, [r4, #12]
  404f32:	e7cd      	b.n	404ed0 <__smakebuf_r+0x18>
  404f34:	00404cc1 	.word	0x00404cc1

00404f38 <malloc>:
  404f38:	4b02      	ldr	r3, [pc, #8]	; (404f44 <malloc+0xc>)
  404f3a:	4601      	mov	r1, r0
  404f3c:	6818      	ldr	r0, [r3, #0]
  404f3e:	f000 bb83 	b.w	405648 <_malloc_r>
  404f42:	bf00      	nop
  404f44:	20400048 	.word	0x20400048
	...

00404f50 <memchr>:
  404f50:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404f54:	2a10      	cmp	r2, #16
  404f56:	db2b      	blt.n	404fb0 <memchr+0x60>
  404f58:	f010 0f07 	tst.w	r0, #7
  404f5c:	d008      	beq.n	404f70 <memchr+0x20>
  404f5e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404f62:	3a01      	subs	r2, #1
  404f64:	428b      	cmp	r3, r1
  404f66:	d02d      	beq.n	404fc4 <memchr+0x74>
  404f68:	f010 0f07 	tst.w	r0, #7
  404f6c:	b342      	cbz	r2, 404fc0 <memchr+0x70>
  404f6e:	d1f6      	bne.n	404f5e <memchr+0xe>
  404f70:	b4f0      	push	{r4, r5, r6, r7}
  404f72:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404f76:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404f7a:	f022 0407 	bic.w	r4, r2, #7
  404f7e:	f07f 0700 	mvns.w	r7, #0
  404f82:	2300      	movs	r3, #0
  404f84:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404f88:	3c08      	subs	r4, #8
  404f8a:	ea85 0501 	eor.w	r5, r5, r1
  404f8e:	ea86 0601 	eor.w	r6, r6, r1
  404f92:	fa85 f547 	uadd8	r5, r5, r7
  404f96:	faa3 f587 	sel	r5, r3, r7
  404f9a:	fa86 f647 	uadd8	r6, r6, r7
  404f9e:	faa5 f687 	sel	r6, r5, r7
  404fa2:	b98e      	cbnz	r6, 404fc8 <memchr+0x78>
  404fa4:	d1ee      	bne.n	404f84 <memchr+0x34>
  404fa6:	bcf0      	pop	{r4, r5, r6, r7}
  404fa8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404fac:	f002 0207 	and.w	r2, r2, #7
  404fb0:	b132      	cbz	r2, 404fc0 <memchr+0x70>
  404fb2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404fb6:	3a01      	subs	r2, #1
  404fb8:	ea83 0301 	eor.w	r3, r3, r1
  404fbc:	b113      	cbz	r3, 404fc4 <memchr+0x74>
  404fbe:	d1f8      	bne.n	404fb2 <memchr+0x62>
  404fc0:	2000      	movs	r0, #0
  404fc2:	4770      	bx	lr
  404fc4:	3801      	subs	r0, #1
  404fc6:	4770      	bx	lr
  404fc8:	2d00      	cmp	r5, #0
  404fca:	bf06      	itte	eq
  404fcc:	4635      	moveq	r5, r6
  404fce:	3803      	subeq	r0, #3
  404fd0:	3807      	subne	r0, #7
  404fd2:	f015 0f01 	tst.w	r5, #1
  404fd6:	d107      	bne.n	404fe8 <memchr+0x98>
  404fd8:	3001      	adds	r0, #1
  404fda:	f415 7f80 	tst.w	r5, #256	; 0x100
  404fde:	bf02      	ittt	eq
  404fe0:	3001      	addeq	r0, #1
  404fe2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404fe6:	3001      	addeq	r0, #1
  404fe8:	bcf0      	pop	{r4, r5, r6, r7}
  404fea:	3801      	subs	r0, #1
  404fec:	4770      	bx	lr
  404fee:	bf00      	nop

00404ff0 <_Balloc>:
  404ff0:	b570      	push	{r4, r5, r6, lr}
  404ff2:	6a45      	ldr	r5, [r0, #36]	; 0x24
  404ff4:	4604      	mov	r4, r0
  404ff6:	460e      	mov	r6, r1
  404ff8:	b93d      	cbnz	r5, 40500a <_Balloc+0x1a>
  404ffa:	2010      	movs	r0, #16
  404ffc:	f7ff ff9c 	bl	404f38 <malloc>
  405000:	6260      	str	r0, [r4, #36]	; 0x24
  405002:	6045      	str	r5, [r0, #4]
  405004:	6085      	str	r5, [r0, #8]
  405006:	6005      	str	r5, [r0, #0]
  405008:	60c5      	str	r5, [r0, #12]
  40500a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  40500c:	68eb      	ldr	r3, [r5, #12]
  40500e:	b183      	cbz	r3, 405032 <_Balloc+0x42>
  405010:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405012:	68db      	ldr	r3, [r3, #12]
  405014:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  405018:	b9b8      	cbnz	r0, 40504a <_Balloc+0x5a>
  40501a:	2101      	movs	r1, #1
  40501c:	fa01 f506 	lsl.w	r5, r1, r6
  405020:	1d6a      	adds	r2, r5, #5
  405022:	0092      	lsls	r2, r2, #2
  405024:	4620      	mov	r0, r4
  405026:	f000 fab3 	bl	405590 <_calloc_r>
  40502a:	b160      	cbz	r0, 405046 <_Balloc+0x56>
  40502c:	6046      	str	r6, [r0, #4]
  40502e:	6085      	str	r5, [r0, #8]
  405030:	e00e      	b.n	405050 <_Balloc+0x60>
  405032:	2221      	movs	r2, #33	; 0x21
  405034:	2104      	movs	r1, #4
  405036:	4620      	mov	r0, r4
  405038:	f000 faaa 	bl	405590 <_calloc_r>
  40503c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40503e:	60e8      	str	r0, [r5, #12]
  405040:	68db      	ldr	r3, [r3, #12]
  405042:	2b00      	cmp	r3, #0
  405044:	d1e4      	bne.n	405010 <_Balloc+0x20>
  405046:	2000      	movs	r0, #0
  405048:	bd70      	pop	{r4, r5, r6, pc}
  40504a:	6802      	ldr	r2, [r0, #0]
  40504c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  405050:	2300      	movs	r3, #0
  405052:	6103      	str	r3, [r0, #16]
  405054:	60c3      	str	r3, [r0, #12]
  405056:	bd70      	pop	{r4, r5, r6, pc}

00405058 <_Bfree>:
  405058:	b570      	push	{r4, r5, r6, lr}
  40505a:	6a44      	ldr	r4, [r0, #36]	; 0x24
  40505c:	4606      	mov	r6, r0
  40505e:	460d      	mov	r5, r1
  405060:	b93c      	cbnz	r4, 405072 <_Bfree+0x1a>
  405062:	2010      	movs	r0, #16
  405064:	f7ff ff68 	bl	404f38 <malloc>
  405068:	6270      	str	r0, [r6, #36]	; 0x24
  40506a:	6044      	str	r4, [r0, #4]
  40506c:	6084      	str	r4, [r0, #8]
  40506e:	6004      	str	r4, [r0, #0]
  405070:	60c4      	str	r4, [r0, #12]
  405072:	b13d      	cbz	r5, 405084 <_Bfree+0x2c>
  405074:	6a73      	ldr	r3, [r6, #36]	; 0x24
  405076:	686a      	ldr	r2, [r5, #4]
  405078:	68db      	ldr	r3, [r3, #12]
  40507a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40507e:	6029      	str	r1, [r5, #0]
  405080:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405084:	bd70      	pop	{r4, r5, r6, pc}

00405086 <__multadd>:
  405086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40508a:	690d      	ldr	r5, [r1, #16]
  40508c:	461f      	mov	r7, r3
  40508e:	4606      	mov	r6, r0
  405090:	460c      	mov	r4, r1
  405092:	f101 0e14 	add.w	lr, r1, #20
  405096:	2300      	movs	r3, #0
  405098:	f8de 0000 	ldr.w	r0, [lr]
  40509c:	b281      	uxth	r1, r0
  40509e:	fb02 7101 	mla	r1, r2, r1, r7
  4050a2:	0c0f      	lsrs	r7, r1, #16
  4050a4:	0c00      	lsrs	r0, r0, #16
  4050a6:	fb02 7000 	mla	r0, r2, r0, r7
  4050aa:	b289      	uxth	r1, r1
  4050ac:	3301      	adds	r3, #1
  4050ae:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  4050b2:	429d      	cmp	r5, r3
  4050b4:	ea4f 4710 	mov.w	r7, r0, lsr #16
  4050b8:	f84e 1b04 	str.w	r1, [lr], #4
  4050bc:	dcec      	bgt.n	405098 <__multadd+0x12>
  4050be:	b1d7      	cbz	r7, 4050f6 <__multadd+0x70>
  4050c0:	68a3      	ldr	r3, [r4, #8]
  4050c2:	429d      	cmp	r5, r3
  4050c4:	db12      	blt.n	4050ec <__multadd+0x66>
  4050c6:	6861      	ldr	r1, [r4, #4]
  4050c8:	4630      	mov	r0, r6
  4050ca:	3101      	adds	r1, #1
  4050cc:	f7ff ff90 	bl	404ff0 <_Balloc>
  4050d0:	6922      	ldr	r2, [r4, #16]
  4050d2:	3202      	adds	r2, #2
  4050d4:	f104 010c 	add.w	r1, r4, #12
  4050d8:	4680      	mov	r8, r0
  4050da:	0092      	lsls	r2, r2, #2
  4050dc:	300c      	adds	r0, #12
  4050de:	f7fe f997 	bl	403410 <memcpy>
  4050e2:	4621      	mov	r1, r4
  4050e4:	4630      	mov	r0, r6
  4050e6:	f7ff ffb7 	bl	405058 <_Bfree>
  4050ea:	4644      	mov	r4, r8
  4050ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  4050f0:	3501      	adds	r5, #1
  4050f2:	615f      	str	r7, [r3, #20]
  4050f4:	6125      	str	r5, [r4, #16]
  4050f6:	4620      	mov	r0, r4
  4050f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004050fc <__hi0bits>:
  4050fc:	0c02      	lsrs	r2, r0, #16
  4050fe:	0412      	lsls	r2, r2, #16
  405100:	4603      	mov	r3, r0
  405102:	b9b2      	cbnz	r2, 405132 <__hi0bits+0x36>
  405104:	0403      	lsls	r3, r0, #16
  405106:	2010      	movs	r0, #16
  405108:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40510c:	bf04      	itt	eq
  40510e:	021b      	lsleq	r3, r3, #8
  405110:	3008      	addeq	r0, #8
  405112:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405116:	bf04      	itt	eq
  405118:	011b      	lsleq	r3, r3, #4
  40511a:	3004      	addeq	r0, #4
  40511c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405120:	bf04      	itt	eq
  405122:	009b      	lsleq	r3, r3, #2
  405124:	3002      	addeq	r0, #2
  405126:	2b00      	cmp	r3, #0
  405128:	db06      	blt.n	405138 <__hi0bits+0x3c>
  40512a:	005b      	lsls	r3, r3, #1
  40512c:	d503      	bpl.n	405136 <__hi0bits+0x3a>
  40512e:	3001      	adds	r0, #1
  405130:	4770      	bx	lr
  405132:	2000      	movs	r0, #0
  405134:	e7e8      	b.n	405108 <__hi0bits+0xc>
  405136:	2020      	movs	r0, #32
  405138:	4770      	bx	lr

0040513a <__lo0bits>:
  40513a:	6803      	ldr	r3, [r0, #0]
  40513c:	f013 0207 	ands.w	r2, r3, #7
  405140:	4601      	mov	r1, r0
  405142:	d00b      	beq.n	40515c <__lo0bits+0x22>
  405144:	07da      	lsls	r2, r3, #31
  405146:	d423      	bmi.n	405190 <__lo0bits+0x56>
  405148:	0798      	lsls	r0, r3, #30
  40514a:	bf49      	itett	mi
  40514c:	085b      	lsrmi	r3, r3, #1
  40514e:	089b      	lsrpl	r3, r3, #2
  405150:	2001      	movmi	r0, #1
  405152:	600b      	strmi	r3, [r1, #0]
  405154:	bf5c      	itt	pl
  405156:	600b      	strpl	r3, [r1, #0]
  405158:	2002      	movpl	r0, #2
  40515a:	4770      	bx	lr
  40515c:	b298      	uxth	r0, r3
  40515e:	b9a8      	cbnz	r0, 40518c <__lo0bits+0x52>
  405160:	0c1b      	lsrs	r3, r3, #16
  405162:	2010      	movs	r0, #16
  405164:	f013 0fff 	tst.w	r3, #255	; 0xff
  405168:	bf04      	itt	eq
  40516a:	0a1b      	lsreq	r3, r3, #8
  40516c:	3008      	addeq	r0, #8
  40516e:	071a      	lsls	r2, r3, #28
  405170:	bf04      	itt	eq
  405172:	091b      	lsreq	r3, r3, #4
  405174:	3004      	addeq	r0, #4
  405176:	079a      	lsls	r2, r3, #30
  405178:	bf04      	itt	eq
  40517a:	089b      	lsreq	r3, r3, #2
  40517c:	3002      	addeq	r0, #2
  40517e:	07da      	lsls	r2, r3, #31
  405180:	d402      	bmi.n	405188 <__lo0bits+0x4e>
  405182:	085b      	lsrs	r3, r3, #1
  405184:	d006      	beq.n	405194 <__lo0bits+0x5a>
  405186:	3001      	adds	r0, #1
  405188:	600b      	str	r3, [r1, #0]
  40518a:	4770      	bx	lr
  40518c:	4610      	mov	r0, r2
  40518e:	e7e9      	b.n	405164 <__lo0bits+0x2a>
  405190:	2000      	movs	r0, #0
  405192:	4770      	bx	lr
  405194:	2020      	movs	r0, #32
  405196:	4770      	bx	lr

00405198 <__i2b>:
  405198:	b510      	push	{r4, lr}
  40519a:	460c      	mov	r4, r1
  40519c:	2101      	movs	r1, #1
  40519e:	f7ff ff27 	bl	404ff0 <_Balloc>
  4051a2:	2201      	movs	r2, #1
  4051a4:	6144      	str	r4, [r0, #20]
  4051a6:	6102      	str	r2, [r0, #16]
  4051a8:	bd10      	pop	{r4, pc}

004051aa <__multiply>:
  4051aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051ae:	4614      	mov	r4, r2
  4051b0:	690a      	ldr	r2, [r1, #16]
  4051b2:	6923      	ldr	r3, [r4, #16]
  4051b4:	429a      	cmp	r2, r3
  4051b6:	bfb8      	it	lt
  4051b8:	460b      	movlt	r3, r1
  4051ba:	4689      	mov	r9, r1
  4051bc:	bfbc      	itt	lt
  4051be:	46a1      	movlt	r9, r4
  4051c0:	461c      	movlt	r4, r3
  4051c2:	f8d9 7010 	ldr.w	r7, [r9, #16]
  4051c6:	f8d4 a010 	ldr.w	sl, [r4, #16]
  4051ca:	f8d9 3008 	ldr.w	r3, [r9, #8]
  4051ce:	f8d9 1004 	ldr.w	r1, [r9, #4]
  4051d2:	eb07 060a 	add.w	r6, r7, sl
  4051d6:	429e      	cmp	r6, r3
  4051d8:	bfc8      	it	gt
  4051da:	3101      	addgt	r1, #1
  4051dc:	f7ff ff08 	bl	404ff0 <_Balloc>
  4051e0:	f100 0514 	add.w	r5, r0, #20
  4051e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  4051e8:	462b      	mov	r3, r5
  4051ea:	2200      	movs	r2, #0
  4051ec:	4543      	cmp	r3, r8
  4051ee:	d316      	bcc.n	40521e <__multiply+0x74>
  4051f0:	f104 0214 	add.w	r2, r4, #20
  4051f4:	f109 0114 	add.w	r1, r9, #20
  4051f8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  4051fc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  405200:	9301      	str	r3, [sp, #4]
  405202:	9c01      	ldr	r4, [sp, #4]
  405204:	4294      	cmp	r4, r2
  405206:	4613      	mov	r3, r2
  405208:	d80c      	bhi.n	405224 <__multiply+0x7a>
  40520a:	2e00      	cmp	r6, #0
  40520c:	dd03      	ble.n	405216 <__multiply+0x6c>
  40520e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  405212:	2b00      	cmp	r3, #0
  405214:	d054      	beq.n	4052c0 <__multiply+0x116>
  405216:	6106      	str	r6, [r0, #16]
  405218:	b003      	add	sp, #12
  40521a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40521e:	f843 2b04 	str.w	r2, [r3], #4
  405222:	e7e3      	b.n	4051ec <__multiply+0x42>
  405224:	f8b3 a000 	ldrh.w	sl, [r3]
  405228:	3204      	adds	r2, #4
  40522a:	f1ba 0f00 	cmp.w	sl, #0
  40522e:	d020      	beq.n	405272 <__multiply+0xc8>
  405230:	46ae      	mov	lr, r5
  405232:	4689      	mov	r9, r1
  405234:	f04f 0c00 	mov.w	ip, #0
  405238:	f859 4b04 	ldr.w	r4, [r9], #4
  40523c:	f8be b000 	ldrh.w	fp, [lr]
  405240:	b2a3      	uxth	r3, r4
  405242:	fb0a b303 	mla	r3, sl, r3, fp
  405246:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  40524a:	f8de 4000 	ldr.w	r4, [lr]
  40524e:	4463      	add	r3, ip
  405250:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  405254:	fb0a c40b 	mla	r4, sl, fp, ip
  405258:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  40525c:	b29b      	uxth	r3, r3
  40525e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  405262:	454f      	cmp	r7, r9
  405264:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  405268:	f84e 3b04 	str.w	r3, [lr], #4
  40526c:	d8e4      	bhi.n	405238 <__multiply+0x8e>
  40526e:	f8ce c000 	str.w	ip, [lr]
  405272:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  405276:	f1b9 0f00 	cmp.w	r9, #0
  40527a:	d01f      	beq.n	4052bc <__multiply+0x112>
  40527c:	682b      	ldr	r3, [r5, #0]
  40527e:	46ae      	mov	lr, r5
  405280:	468c      	mov	ip, r1
  405282:	f04f 0a00 	mov.w	sl, #0
  405286:	f8bc 4000 	ldrh.w	r4, [ip]
  40528a:	f8be b002 	ldrh.w	fp, [lr, #2]
  40528e:	fb09 b404 	mla	r4, r9, r4, fp
  405292:	44a2      	add	sl, r4
  405294:	b29b      	uxth	r3, r3
  405296:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  40529a:	f84e 3b04 	str.w	r3, [lr], #4
  40529e:	f85c 3b04 	ldr.w	r3, [ip], #4
  4052a2:	f8be 4000 	ldrh.w	r4, [lr]
  4052a6:	0c1b      	lsrs	r3, r3, #16
  4052a8:	fb09 4303 	mla	r3, r9, r3, r4
  4052ac:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  4052b0:	4567      	cmp	r7, ip
  4052b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  4052b6:	d8e6      	bhi.n	405286 <__multiply+0xdc>
  4052b8:	f8ce 3000 	str.w	r3, [lr]
  4052bc:	3504      	adds	r5, #4
  4052be:	e7a0      	b.n	405202 <__multiply+0x58>
  4052c0:	3e01      	subs	r6, #1
  4052c2:	e7a2      	b.n	40520a <__multiply+0x60>

004052c4 <__pow5mult>:
  4052c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4052c8:	4615      	mov	r5, r2
  4052ca:	f012 0203 	ands.w	r2, r2, #3
  4052ce:	4606      	mov	r6, r0
  4052d0:	460f      	mov	r7, r1
  4052d2:	d007      	beq.n	4052e4 <__pow5mult+0x20>
  4052d4:	3a01      	subs	r2, #1
  4052d6:	4c21      	ldr	r4, [pc, #132]	; (40535c <__pow5mult+0x98>)
  4052d8:	2300      	movs	r3, #0
  4052da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  4052de:	f7ff fed2 	bl	405086 <__multadd>
  4052e2:	4607      	mov	r7, r0
  4052e4:	10ad      	asrs	r5, r5, #2
  4052e6:	d035      	beq.n	405354 <__pow5mult+0x90>
  4052e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
  4052ea:	b93c      	cbnz	r4, 4052fc <__pow5mult+0x38>
  4052ec:	2010      	movs	r0, #16
  4052ee:	f7ff fe23 	bl	404f38 <malloc>
  4052f2:	6270      	str	r0, [r6, #36]	; 0x24
  4052f4:	6044      	str	r4, [r0, #4]
  4052f6:	6084      	str	r4, [r0, #8]
  4052f8:	6004      	str	r4, [r0, #0]
  4052fa:	60c4      	str	r4, [r0, #12]
  4052fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  405300:	f8d8 4008 	ldr.w	r4, [r8, #8]
  405304:	b94c      	cbnz	r4, 40531a <__pow5mult+0x56>
  405306:	f240 2171 	movw	r1, #625	; 0x271
  40530a:	4630      	mov	r0, r6
  40530c:	f7ff ff44 	bl	405198 <__i2b>
  405310:	2300      	movs	r3, #0
  405312:	f8c8 0008 	str.w	r0, [r8, #8]
  405316:	4604      	mov	r4, r0
  405318:	6003      	str	r3, [r0, #0]
  40531a:	f04f 0800 	mov.w	r8, #0
  40531e:	07eb      	lsls	r3, r5, #31
  405320:	d50a      	bpl.n	405338 <__pow5mult+0x74>
  405322:	4639      	mov	r1, r7
  405324:	4622      	mov	r2, r4
  405326:	4630      	mov	r0, r6
  405328:	f7ff ff3f 	bl	4051aa <__multiply>
  40532c:	4639      	mov	r1, r7
  40532e:	4681      	mov	r9, r0
  405330:	4630      	mov	r0, r6
  405332:	f7ff fe91 	bl	405058 <_Bfree>
  405336:	464f      	mov	r7, r9
  405338:	106d      	asrs	r5, r5, #1
  40533a:	d00b      	beq.n	405354 <__pow5mult+0x90>
  40533c:	6820      	ldr	r0, [r4, #0]
  40533e:	b938      	cbnz	r0, 405350 <__pow5mult+0x8c>
  405340:	4622      	mov	r2, r4
  405342:	4621      	mov	r1, r4
  405344:	4630      	mov	r0, r6
  405346:	f7ff ff30 	bl	4051aa <__multiply>
  40534a:	6020      	str	r0, [r4, #0]
  40534c:	f8c0 8000 	str.w	r8, [r0]
  405350:	4604      	mov	r4, r0
  405352:	e7e4      	b.n	40531e <__pow5mult+0x5a>
  405354:	4638      	mov	r0, r7
  405356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40535a:	bf00      	nop
  40535c:	004064e8 	.word	0x004064e8

00405360 <__lshift>:
  405360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405364:	460c      	mov	r4, r1
  405366:	ea4f 1a62 	mov.w	sl, r2, asr #5
  40536a:	6923      	ldr	r3, [r4, #16]
  40536c:	6849      	ldr	r1, [r1, #4]
  40536e:	eb0a 0903 	add.w	r9, sl, r3
  405372:	68a3      	ldr	r3, [r4, #8]
  405374:	4607      	mov	r7, r0
  405376:	4616      	mov	r6, r2
  405378:	f109 0501 	add.w	r5, r9, #1
  40537c:	42ab      	cmp	r3, r5
  40537e:	db31      	blt.n	4053e4 <__lshift+0x84>
  405380:	4638      	mov	r0, r7
  405382:	f7ff fe35 	bl	404ff0 <_Balloc>
  405386:	2200      	movs	r2, #0
  405388:	4680      	mov	r8, r0
  40538a:	f100 0314 	add.w	r3, r0, #20
  40538e:	4611      	mov	r1, r2
  405390:	4552      	cmp	r2, sl
  405392:	db2a      	blt.n	4053ea <__lshift+0x8a>
  405394:	6920      	ldr	r0, [r4, #16]
  405396:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  40539a:	f104 0114 	add.w	r1, r4, #20
  40539e:	f016 021f 	ands.w	r2, r6, #31
  4053a2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  4053a6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  4053aa:	d022      	beq.n	4053f2 <__lshift+0x92>
  4053ac:	f1c2 0c20 	rsb	ip, r2, #32
  4053b0:	2000      	movs	r0, #0
  4053b2:	680e      	ldr	r6, [r1, #0]
  4053b4:	4096      	lsls	r6, r2
  4053b6:	4330      	orrs	r0, r6
  4053b8:	f843 0b04 	str.w	r0, [r3], #4
  4053bc:	f851 0b04 	ldr.w	r0, [r1], #4
  4053c0:	458e      	cmp	lr, r1
  4053c2:	fa20 f00c 	lsr.w	r0, r0, ip
  4053c6:	d8f4      	bhi.n	4053b2 <__lshift+0x52>
  4053c8:	6018      	str	r0, [r3, #0]
  4053ca:	b108      	cbz	r0, 4053d0 <__lshift+0x70>
  4053cc:	f109 0502 	add.w	r5, r9, #2
  4053d0:	3d01      	subs	r5, #1
  4053d2:	4638      	mov	r0, r7
  4053d4:	f8c8 5010 	str.w	r5, [r8, #16]
  4053d8:	4621      	mov	r1, r4
  4053da:	f7ff fe3d 	bl	405058 <_Bfree>
  4053de:	4640      	mov	r0, r8
  4053e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053e4:	3101      	adds	r1, #1
  4053e6:	005b      	lsls	r3, r3, #1
  4053e8:	e7c8      	b.n	40537c <__lshift+0x1c>
  4053ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4053ee:	3201      	adds	r2, #1
  4053f0:	e7ce      	b.n	405390 <__lshift+0x30>
  4053f2:	3b04      	subs	r3, #4
  4053f4:	f851 2b04 	ldr.w	r2, [r1], #4
  4053f8:	f843 2f04 	str.w	r2, [r3, #4]!
  4053fc:	458e      	cmp	lr, r1
  4053fe:	d8f9      	bhi.n	4053f4 <__lshift+0x94>
  405400:	e7e6      	b.n	4053d0 <__lshift+0x70>

00405402 <__mcmp>:
  405402:	6903      	ldr	r3, [r0, #16]
  405404:	690a      	ldr	r2, [r1, #16]
  405406:	1a9b      	subs	r3, r3, r2
  405408:	b530      	push	{r4, r5, lr}
  40540a:	d10c      	bne.n	405426 <__mcmp+0x24>
  40540c:	0092      	lsls	r2, r2, #2
  40540e:	3014      	adds	r0, #20
  405410:	3114      	adds	r1, #20
  405412:	1884      	adds	r4, r0, r2
  405414:	4411      	add	r1, r2
  405416:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  40541a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40541e:	4295      	cmp	r5, r2
  405420:	d003      	beq.n	40542a <__mcmp+0x28>
  405422:	d305      	bcc.n	405430 <__mcmp+0x2e>
  405424:	2301      	movs	r3, #1
  405426:	4618      	mov	r0, r3
  405428:	bd30      	pop	{r4, r5, pc}
  40542a:	42a0      	cmp	r0, r4
  40542c:	d3f3      	bcc.n	405416 <__mcmp+0x14>
  40542e:	e7fa      	b.n	405426 <__mcmp+0x24>
  405430:	f04f 33ff 	mov.w	r3, #4294967295
  405434:	e7f7      	b.n	405426 <__mcmp+0x24>

00405436 <__mdiff>:
  405436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40543a:	460d      	mov	r5, r1
  40543c:	4607      	mov	r7, r0
  40543e:	4611      	mov	r1, r2
  405440:	4628      	mov	r0, r5
  405442:	4614      	mov	r4, r2
  405444:	f7ff ffdd 	bl	405402 <__mcmp>
  405448:	1e06      	subs	r6, r0, #0
  40544a:	d108      	bne.n	40545e <__mdiff+0x28>
  40544c:	4631      	mov	r1, r6
  40544e:	4638      	mov	r0, r7
  405450:	f7ff fdce 	bl	404ff0 <_Balloc>
  405454:	2301      	movs	r3, #1
  405456:	6103      	str	r3, [r0, #16]
  405458:	6146      	str	r6, [r0, #20]
  40545a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40545e:	bfa4      	itt	ge
  405460:	4623      	movge	r3, r4
  405462:	462c      	movge	r4, r5
  405464:	4638      	mov	r0, r7
  405466:	6861      	ldr	r1, [r4, #4]
  405468:	bfa6      	itte	ge
  40546a:	461d      	movge	r5, r3
  40546c:	2600      	movge	r6, #0
  40546e:	2601      	movlt	r6, #1
  405470:	f7ff fdbe 	bl	404ff0 <_Balloc>
  405474:	692b      	ldr	r3, [r5, #16]
  405476:	60c6      	str	r6, [r0, #12]
  405478:	6926      	ldr	r6, [r4, #16]
  40547a:	f105 0914 	add.w	r9, r5, #20
  40547e:	f104 0214 	add.w	r2, r4, #20
  405482:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  405486:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  40548a:	f100 0514 	add.w	r5, r0, #20
  40548e:	f04f 0c00 	mov.w	ip, #0
  405492:	f852 ab04 	ldr.w	sl, [r2], #4
  405496:	f859 4b04 	ldr.w	r4, [r9], #4
  40549a:	fa1c f18a 	uxtah	r1, ip, sl
  40549e:	b2a3      	uxth	r3, r4
  4054a0:	1ac9      	subs	r1, r1, r3
  4054a2:	0c23      	lsrs	r3, r4, #16
  4054a4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  4054a8:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4054ac:	b289      	uxth	r1, r1
  4054ae:	ea4f 4c23 	mov.w	ip, r3, asr #16
  4054b2:	45c8      	cmp	r8, r9
  4054b4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  4054b8:	4696      	mov	lr, r2
  4054ba:	f845 3b04 	str.w	r3, [r5], #4
  4054be:	d8e8      	bhi.n	405492 <__mdiff+0x5c>
  4054c0:	45be      	cmp	lr, r7
  4054c2:	d305      	bcc.n	4054d0 <__mdiff+0x9a>
  4054c4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4054c8:	b18b      	cbz	r3, 4054ee <__mdiff+0xb8>
  4054ca:	6106      	str	r6, [r0, #16]
  4054cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054d0:	f85e 1b04 	ldr.w	r1, [lr], #4
  4054d4:	fa1c f381 	uxtah	r3, ip, r1
  4054d8:	141a      	asrs	r2, r3, #16
  4054da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  4054de:	b29b      	uxth	r3, r3
  4054e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4054e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
  4054e8:	f845 3b04 	str.w	r3, [r5], #4
  4054ec:	e7e8      	b.n	4054c0 <__mdiff+0x8a>
  4054ee:	3e01      	subs	r6, #1
  4054f0:	e7e8      	b.n	4054c4 <__mdiff+0x8e>

004054f2 <__d2b>:
  4054f2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  4054f6:	2101      	movs	r1, #1
  4054f8:	461c      	mov	r4, r3
  4054fa:	4690      	mov	r8, r2
  4054fc:	9e08      	ldr	r6, [sp, #32]
  4054fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405500:	f7ff fd76 	bl	404ff0 <_Balloc>
  405504:	f3c4 0213 	ubfx	r2, r4, #0, #20
  405508:	f3c4 540a 	ubfx	r4, r4, #20, #11
  40550c:	4607      	mov	r7, r0
  40550e:	bb34      	cbnz	r4, 40555e <__d2b+0x6c>
  405510:	9201      	str	r2, [sp, #4]
  405512:	f1b8 0f00 	cmp.w	r8, #0
  405516:	d027      	beq.n	405568 <__d2b+0x76>
  405518:	a802      	add	r0, sp, #8
  40551a:	f840 8d08 	str.w	r8, [r0, #-8]!
  40551e:	f7ff fe0c 	bl	40513a <__lo0bits>
  405522:	9900      	ldr	r1, [sp, #0]
  405524:	b1f0      	cbz	r0, 405564 <__d2b+0x72>
  405526:	9a01      	ldr	r2, [sp, #4]
  405528:	f1c0 0320 	rsb	r3, r0, #32
  40552c:	fa02 f303 	lsl.w	r3, r2, r3
  405530:	430b      	orrs	r3, r1
  405532:	40c2      	lsrs	r2, r0
  405534:	617b      	str	r3, [r7, #20]
  405536:	9201      	str	r2, [sp, #4]
  405538:	9b01      	ldr	r3, [sp, #4]
  40553a:	61bb      	str	r3, [r7, #24]
  40553c:	2b00      	cmp	r3, #0
  40553e:	bf14      	ite	ne
  405540:	2102      	movne	r1, #2
  405542:	2101      	moveq	r1, #1
  405544:	6139      	str	r1, [r7, #16]
  405546:	b1c4      	cbz	r4, 40557a <__d2b+0x88>
  405548:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  40554c:	4404      	add	r4, r0
  40554e:	6034      	str	r4, [r6, #0]
  405550:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405554:	6028      	str	r0, [r5, #0]
  405556:	4638      	mov	r0, r7
  405558:	b002      	add	sp, #8
  40555a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40555e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  405562:	e7d5      	b.n	405510 <__d2b+0x1e>
  405564:	6179      	str	r1, [r7, #20]
  405566:	e7e7      	b.n	405538 <__d2b+0x46>
  405568:	a801      	add	r0, sp, #4
  40556a:	f7ff fde6 	bl	40513a <__lo0bits>
  40556e:	9b01      	ldr	r3, [sp, #4]
  405570:	617b      	str	r3, [r7, #20]
  405572:	2101      	movs	r1, #1
  405574:	6139      	str	r1, [r7, #16]
  405576:	3020      	adds	r0, #32
  405578:	e7e5      	b.n	405546 <__d2b+0x54>
  40557a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  40557e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405582:	6030      	str	r0, [r6, #0]
  405584:	6918      	ldr	r0, [r3, #16]
  405586:	f7ff fdb9 	bl	4050fc <__hi0bits>
  40558a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40558e:	e7e1      	b.n	405554 <__d2b+0x62>

00405590 <_calloc_r>:
  405590:	b538      	push	{r3, r4, r5, lr}
  405592:	fb02 f401 	mul.w	r4, r2, r1
  405596:	4621      	mov	r1, r4
  405598:	f000 f856 	bl	405648 <_malloc_r>
  40559c:	4605      	mov	r5, r0
  40559e:	b118      	cbz	r0, 4055a8 <_calloc_r+0x18>
  4055a0:	4622      	mov	r2, r4
  4055a2:	2100      	movs	r1, #0
  4055a4:	f7fd ff3f 	bl	403426 <memset>
  4055a8:	4628      	mov	r0, r5
  4055aa:	bd38      	pop	{r3, r4, r5, pc}

004055ac <_free_r>:
  4055ac:	b538      	push	{r3, r4, r5, lr}
  4055ae:	4605      	mov	r5, r0
  4055b0:	2900      	cmp	r1, #0
  4055b2:	d045      	beq.n	405640 <_free_r+0x94>
  4055b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4055b8:	1f0c      	subs	r4, r1, #4
  4055ba:	2b00      	cmp	r3, #0
  4055bc:	bfb8      	it	lt
  4055be:	18e4      	addlt	r4, r4, r3
  4055c0:	f000 fb5a 	bl	405c78 <__malloc_lock>
  4055c4:	4a1f      	ldr	r2, [pc, #124]	; (405644 <_free_r+0x98>)
  4055c6:	6813      	ldr	r3, [r2, #0]
  4055c8:	4610      	mov	r0, r2
  4055ca:	b933      	cbnz	r3, 4055da <_free_r+0x2e>
  4055cc:	6063      	str	r3, [r4, #4]
  4055ce:	6014      	str	r4, [r2, #0]
  4055d0:	4628      	mov	r0, r5
  4055d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4055d6:	f000 bb50 	b.w	405c7a <__malloc_unlock>
  4055da:	42a3      	cmp	r3, r4
  4055dc:	d90c      	bls.n	4055f8 <_free_r+0x4c>
  4055de:	6821      	ldr	r1, [r4, #0]
  4055e0:	1862      	adds	r2, r4, r1
  4055e2:	4293      	cmp	r3, r2
  4055e4:	bf04      	itt	eq
  4055e6:	681a      	ldreq	r2, [r3, #0]
  4055e8:	685b      	ldreq	r3, [r3, #4]
  4055ea:	6063      	str	r3, [r4, #4]
  4055ec:	bf04      	itt	eq
  4055ee:	1852      	addeq	r2, r2, r1
  4055f0:	6022      	streq	r2, [r4, #0]
  4055f2:	6004      	str	r4, [r0, #0]
  4055f4:	e7ec      	b.n	4055d0 <_free_r+0x24>
  4055f6:	4613      	mov	r3, r2
  4055f8:	685a      	ldr	r2, [r3, #4]
  4055fa:	b10a      	cbz	r2, 405600 <_free_r+0x54>
  4055fc:	42a2      	cmp	r2, r4
  4055fe:	d9fa      	bls.n	4055f6 <_free_r+0x4a>
  405600:	6819      	ldr	r1, [r3, #0]
  405602:	1858      	adds	r0, r3, r1
  405604:	42a0      	cmp	r0, r4
  405606:	d10b      	bne.n	405620 <_free_r+0x74>
  405608:	6820      	ldr	r0, [r4, #0]
  40560a:	4401      	add	r1, r0
  40560c:	1858      	adds	r0, r3, r1
  40560e:	4282      	cmp	r2, r0
  405610:	6019      	str	r1, [r3, #0]
  405612:	d1dd      	bne.n	4055d0 <_free_r+0x24>
  405614:	6810      	ldr	r0, [r2, #0]
  405616:	6852      	ldr	r2, [r2, #4]
  405618:	605a      	str	r2, [r3, #4]
  40561a:	4401      	add	r1, r0
  40561c:	6019      	str	r1, [r3, #0]
  40561e:	e7d7      	b.n	4055d0 <_free_r+0x24>
  405620:	d902      	bls.n	405628 <_free_r+0x7c>
  405622:	230c      	movs	r3, #12
  405624:	602b      	str	r3, [r5, #0]
  405626:	e7d3      	b.n	4055d0 <_free_r+0x24>
  405628:	6820      	ldr	r0, [r4, #0]
  40562a:	1821      	adds	r1, r4, r0
  40562c:	428a      	cmp	r2, r1
  40562e:	bf04      	itt	eq
  405630:	6811      	ldreq	r1, [r2, #0]
  405632:	6852      	ldreq	r2, [r2, #4]
  405634:	6062      	str	r2, [r4, #4]
  405636:	bf04      	itt	eq
  405638:	1809      	addeq	r1, r1, r0
  40563a:	6021      	streq	r1, [r4, #0]
  40563c:	605c      	str	r4, [r3, #4]
  40563e:	e7c7      	b.n	4055d0 <_free_r+0x24>
  405640:	bd38      	pop	{r3, r4, r5, pc}
  405642:	bf00      	nop
  405644:	204004c4 	.word	0x204004c4

00405648 <_malloc_r>:
  405648:	b570      	push	{r4, r5, r6, lr}
  40564a:	1ccd      	adds	r5, r1, #3
  40564c:	f025 0503 	bic.w	r5, r5, #3
  405650:	3508      	adds	r5, #8
  405652:	2d0c      	cmp	r5, #12
  405654:	bf38      	it	cc
  405656:	250c      	movcc	r5, #12
  405658:	2d00      	cmp	r5, #0
  40565a:	4606      	mov	r6, r0
  40565c:	db01      	blt.n	405662 <_malloc_r+0x1a>
  40565e:	42a9      	cmp	r1, r5
  405660:	d903      	bls.n	40566a <_malloc_r+0x22>
  405662:	230c      	movs	r3, #12
  405664:	6033      	str	r3, [r6, #0]
  405666:	2000      	movs	r0, #0
  405668:	bd70      	pop	{r4, r5, r6, pc}
  40566a:	f000 fb05 	bl	405c78 <__malloc_lock>
  40566e:	4a23      	ldr	r2, [pc, #140]	; (4056fc <_malloc_r+0xb4>)
  405670:	6814      	ldr	r4, [r2, #0]
  405672:	4621      	mov	r1, r4
  405674:	b991      	cbnz	r1, 40569c <_malloc_r+0x54>
  405676:	4c22      	ldr	r4, [pc, #136]	; (405700 <_malloc_r+0xb8>)
  405678:	6823      	ldr	r3, [r4, #0]
  40567a:	b91b      	cbnz	r3, 405684 <_malloc_r+0x3c>
  40567c:	4630      	mov	r0, r6
  40567e:	f000 f97f 	bl	405980 <_sbrk_r>
  405682:	6020      	str	r0, [r4, #0]
  405684:	4629      	mov	r1, r5
  405686:	4630      	mov	r0, r6
  405688:	f000 f97a 	bl	405980 <_sbrk_r>
  40568c:	1c43      	adds	r3, r0, #1
  40568e:	d126      	bne.n	4056de <_malloc_r+0x96>
  405690:	230c      	movs	r3, #12
  405692:	6033      	str	r3, [r6, #0]
  405694:	4630      	mov	r0, r6
  405696:	f000 faf0 	bl	405c7a <__malloc_unlock>
  40569a:	e7e4      	b.n	405666 <_malloc_r+0x1e>
  40569c:	680b      	ldr	r3, [r1, #0]
  40569e:	1b5b      	subs	r3, r3, r5
  4056a0:	d41a      	bmi.n	4056d8 <_malloc_r+0x90>
  4056a2:	2b0b      	cmp	r3, #11
  4056a4:	d90f      	bls.n	4056c6 <_malloc_r+0x7e>
  4056a6:	600b      	str	r3, [r1, #0]
  4056a8:	50cd      	str	r5, [r1, r3]
  4056aa:	18cc      	adds	r4, r1, r3
  4056ac:	4630      	mov	r0, r6
  4056ae:	f000 fae4 	bl	405c7a <__malloc_unlock>
  4056b2:	f104 000b 	add.w	r0, r4, #11
  4056b6:	1d23      	adds	r3, r4, #4
  4056b8:	f020 0007 	bic.w	r0, r0, #7
  4056bc:	1ac3      	subs	r3, r0, r3
  4056be:	d01b      	beq.n	4056f8 <_malloc_r+0xb0>
  4056c0:	425a      	negs	r2, r3
  4056c2:	50e2      	str	r2, [r4, r3]
  4056c4:	bd70      	pop	{r4, r5, r6, pc}
  4056c6:	428c      	cmp	r4, r1
  4056c8:	bf0d      	iteet	eq
  4056ca:	6863      	ldreq	r3, [r4, #4]
  4056cc:	684b      	ldrne	r3, [r1, #4]
  4056ce:	6063      	strne	r3, [r4, #4]
  4056d0:	6013      	streq	r3, [r2, #0]
  4056d2:	bf18      	it	ne
  4056d4:	460c      	movne	r4, r1
  4056d6:	e7e9      	b.n	4056ac <_malloc_r+0x64>
  4056d8:	460c      	mov	r4, r1
  4056da:	6849      	ldr	r1, [r1, #4]
  4056dc:	e7ca      	b.n	405674 <_malloc_r+0x2c>
  4056de:	1cc4      	adds	r4, r0, #3
  4056e0:	f024 0403 	bic.w	r4, r4, #3
  4056e4:	42a0      	cmp	r0, r4
  4056e6:	d005      	beq.n	4056f4 <_malloc_r+0xac>
  4056e8:	1a21      	subs	r1, r4, r0
  4056ea:	4630      	mov	r0, r6
  4056ec:	f000 f948 	bl	405980 <_sbrk_r>
  4056f0:	3001      	adds	r0, #1
  4056f2:	d0cd      	beq.n	405690 <_malloc_r+0x48>
  4056f4:	6025      	str	r5, [r4, #0]
  4056f6:	e7d9      	b.n	4056ac <_malloc_r+0x64>
  4056f8:	bd70      	pop	{r4, r5, r6, pc}
  4056fa:	bf00      	nop
  4056fc:	204004c4 	.word	0x204004c4
  405700:	204004c8 	.word	0x204004c8

00405704 <__sfputc_r>:
  405704:	6893      	ldr	r3, [r2, #8]
  405706:	3b01      	subs	r3, #1
  405708:	2b00      	cmp	r3, #0
  40570a:	b410      	push	{r4}
  40570c:	6093      	str	r3, [r2, #8]
  40570e:	da08      	bge.n	405722 <__sfputc_r+0x1e>
  405710:	6994      	ldr	r4, [r2, #24]
  405712:	42a3      	cmp	r3, r4
  405714:	db02      	blt.n	40571c <__sfputc_r+0x18>
  405716:	b2cb      	uxtb	r3, r1
  405718:	2b0a      	cmp	r3, #10
  40571a:	d102      	bne.n	405722 <__sfputc_r+0x1e>
  40571c:	bc10      	pop	{r4}
  40571e:	f000 b983 	b.w	405a28 <__swbuf_r>
  405722:	6813      	ldr	r3, [r2, #0]
  405724:	1c58      	adds	r0, r3, #1
  405726:	6010      	str	r0, [r2, #0]
  405728:	7019      	strb	r1, [r3, #0]
  40572a:	b2c8      	uxtb	r0, r1
  40572c:	bc10      	pop	{r4}
  40572e:	4770      	bx	lr

00405730 <__sfputs_r>:
  405730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405732:	4606      	mov	r6, r0
  405734:	460f      	mov	r7, r1
  405736:	4614      	mov	r4, r2
  405738:	18d5      	adds	r5, r2, r3
  40573a:	42ac      	cmp	r4, r5
  40573c:	d101      	bne.n	405742 <__sfputs_r+0x12>
  40573e:	2000      	movs	r0, #0
  405740:	e007      	b.n	405752 <__sfputs_r+0x22>
  405742:	463a      	mov	r2, r7
  405744:	f814 1b01 	ldrb.w	r1, [r4], #1
  405748:	4630      	mov	r0, r6
  40574a:	f7ff ffdb 	bl	405704 <__sfputc_r>
  40574e:	1c43      	adds	r3, r0, #1
  405750:	d1f3      	bne.n	40573a <__sfputs_r+0xa>
  405752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00405754 <_vfiprintf_r>:
  405754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405758:	b09d      	sub	sp, #116	; 0x74
  40575a:	460c      	mov	r4, r1
  40575c:	4617      	mov	r7, r2
  40575e:	9303      	str	r3, [sp, #12]
  405760:	4606      	mov	r6, r0
  405762:	b118      	cbz	r0, 40576c <_vfiprintf_r+0x18>
  405764:	6983      	ldr	r3, [r0, #24]
  405766:	b90b      	cbnz	r3, 40576c <_vfiprintf_r+0x18>
  405768:	f7ff faea 	bl	404d40 <__sinit>
  40576c:	4b7c      	ldr	r3, [pc, #496]	; (405960 <_vfiprintf_r+0x20c>)
  40576e:	429c      	cmp	r4, r3
  405770:	d157      	bne.n	405822 <_vfiprintf_r+0xce>
  405772:	6874      	ldr	r4, [r6, #4]
  405774:	89a3      	ldrh	r3, [r4, #12]
  405776:	0718      	lsls	r0, r3, #28
  405778:	d55d      	bpl.n	405836 <_vfiprintf_r+0xe2>
  40577a:	6923      	ldr	r3, [r4, #16]
  40577c:	2b00      	cmp	r3, #0
  40577e:	d05a      	beq.n	405836 <_vfiprintf_r+0xe2>
  405780:	2300      	movs	r3, #0
  405782:	9309      	str	r3, [sp, #36]	; 0x24
  405784:	2320      	movs	r3, #32
  405786:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  40578a:	2330      	movs	r3, #48	; 0x30
  40578c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  405790:	f04f 0b01 	mov.w	fp, #1
  405794:	46b8      	mov	r8, r7
  405796:	4645      	mov	r5, r8
  405798:	f815 3b01 	ldrb.w	r3, [r5], #1
  40579c:	2b00      	cmp	r3, #0
  40579e:	d155      	bne.n	40584c <_vfiprintf_r+0xf8>
  4057a0:	ebb8 0a07 	subs.w	sl, r8, r7
  4057a4:	d00b      	beq.n	4057be <_vfiprintf_r+0x6a>
  4057a6:	4653      	mov	r3, sl
  4057a8:	463a      	mov	r2, r7
  4057aa:	4621      	mov	r1, r4
  4057ac:	4630      	mov	r0, r6
  4057ae:	f7ff ffbf 	bl	405730 <__sfputs_r>
  4057b2:	3001      	adds	r0, #1
  4057b4:	f000 80c4 	beq.w	405940 <_vfiprintf_r+0x1ec>
  4057b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4057ba:	4453      	add	r3, sl
  4057bc:	9309      	str	r3, [sp, #36]	; 0x24
  4057be:	f898 3000 	ldrb.w	r3, [r8]
  4057c2:	2b00      	cmp	r3, #0
  4057c4:	f000 80bc 	beq.w	405940 <_vfiprintf_r+0x1ec>
  4057c8:	2300      	movs	r3, #0
  4057ca:	f04f 32ff 	mov.w	r2, #4294967295
  4057ce:	9304      	str	r3, [sp, #16]
  4057d0:	9307      	str	r3, [sp, #28]
  4057d2:	9205      	str	r2, [sp, #20]
  4057d4:	9306      	str	r3, [sp, #24]
  4057d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  4057da:	931a      	str	r3, [sp, #104]	; 0x68
  4057dc:	2205      	movs	r2, #5
  4057de:	7829      	ldrb	r1, [r5, #0]
  4057e0:	4860      	ldr	r0, [pc, #384]	; (405964 <_vfiprintf_r+0x210>)
  4057e2:	f7ff fbb5 	bl	404f50 <memchr>
  4057e6:	f105 0801 	add.w	r8, r5, #1
  4057ea:	9b04      	ldr	r3, [sp, #16]
  4057ec:	2800      	cmp	r0, #0
  4057ee:	d131      	bne.n	405854 <_vfiprintf_r+0x100>
  4057f0:	06d9      	lsls	r1, r3, #27
  4057f2:	bf44      	itt	mi
  4057f4:	2220      	movmi	r2, #32
  4057f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  4057fa:	071a      	lsls	r2, r3, #28
  4057fc:	bf44      	itt	mi
  4057fe:	222b      	movmi	r2, #43	; 0x2b
  405800:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  405804:	782a      	ldrb	r2, [r5, #0]
  405806:	2a2a      	cmp	r2, #42	; 0x2a
  405808:	d02c      	beq.n	405864 <_vfiprintf_r+0x110>
  40580a:	9a07      	ldr	r2, [sp, #28]
  40580c:	2100      	movs	r1, #0
  40580e:	200a      	movs	r0, #10
  405810:	46a8      	mov	r8, r5
  405812:	3501      	adds	r5, #1
  405814:	f898 3000 	ldrb.w	r3, [r8]
  405818:	3b30      	subs	r3, #48	; 0x30
  40581a:	2b09      	cmp	r3, #9
  40581c:	d96d      	bls.n	4058fa <_vfiprintf_r+0x1a6>
  40581e:	b371      	cbz	r1, 40587e <_vfiprintf_r+0x12a>
  405820:	e026      	b.n	405870 <_vfiprintf_r+0x11c>
  405822:	4b51      	ldr	r3, [pc, #324]	; (405968 <_vfiprintf_r+0x214>)
  405824:	429c      	cmp	r4, r3
  405826:	d101      	bne.n	40582c <_vfiprintf_r+0xd8>
  405828:	68b4      	ldr	r4, [r6, #8]
  40582a:	e7a3      	b.n	405774 <_vfiprintf_r+0x20>
  40582c:	4b4f      	ldr	r3, [pc, #316]	; (40596c <_vfiprintf_r+0x218>)
  40582e:	429c      	cmp	r4, r3
  405830:	bf08      	it	eq
  405832:	68f4      	ldreq	r4, [r6, #12]
  405834:	e79e      	b.n	405774 <_vfiprintf_r+0x20>
  405836:	4621      	mov	r1, r4
  405838:	4630      	mov	r0, r6
  40583a:	f000 f959 	bl	405af0 <__swsetup_r>
  40583e:	2800      	cmp	r0, #0
  405840:	d09e      	beq.n	405780 <_vfiprintf_r+0x2c>
  405842:	f04f 30ff 	mov.w	r0, #4294967295
  405846:	b01d      	add	sp, #116	; 0x74
  405848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40584c:	2b25      	cmp	r3, #37	; 0x25
  40584e:	d0a7      	beq.n	4057a0 <_vfiprintf_r+0x4c>
  405850:	46a8      	mov	r8, r5
  405852:	e7a0      	b.n	405796 <_vfiprintf_r+0x42>
  405854:	4a43      	ldr	r2, [pc, #268]	; (405964 <_vfiprintf_r+0x210>)
  405856:	1a80      	subs	r0, r0, r2
  405858:	fa0b f000 	lsl.w	r0, fp, r0
  40585c:	4318      	orrs	r0, r3
  40585e:	9004      	str	r0, [sp, #16]
  405860:	4645      	mov	r5, r8
  405862:	e7bb      	b.n	4057dc <_vfiprintf_r+0x88>
  405864:	9a03      	ldr	r2, [sp, #12]
  405866:	1d11      	adds	r1, r2, #4
  405868:	6812      	ldr	r2, [r2, #0]
  40586a:	9103      	str	r1, [sp, #12]
  40586c:	2a00      	cmp	r2, #0
  40586e:	db01      	blt.n	405874 <_vfiprintf_r+0x120>
  405870:	9207      	str	r2, [sp, #28]
  405872:	e004      	b.n	40587e <_vfiprintf_r+0x12a>
  405874:	4252      	negs	r2, r2
  405876:	f043 0302 	orr.w	r3, r3, #2
  40587a:	9207      	str	r2, [sp, #28]
  40587c:	9304      	str	r3, [sp, #16]
  40587e:	f898 3000 	ldrb.w	r3, [r8]
  405882:	2b2e      	cmp	r3, #46	; 0x2e
  405884:	d110      	bne.n	4058a8 <_vfiprintf_r+0x154>
  405886:	f898 3001 	ldrb.w	r3, [r8, #1]
  40588a:	2b2a      	cmp	r3, #42	; 0x2a
  40588c:	f108 0101 	add.w	r1, r8, #1
  405890:	d137      	bne.n	405902 <_vfiprintf_r+0x1ae>
  405892:	9b03      	ldr	r3, [sp, #12]
  405894:	1d1a      	adds	r2, r3, #4
  405896:	681b      	ldr	r3, [r3, #0]
  405898:	9203      	str	r2, [sp, #12]
  40589a:	2b00      	cmp	r3, #0
  40589c:	bfb8      	it	lt
  40589e:	f04f 33ff 	movlt.w	r3, #4294967295
  4058a2:	f108 0802 	add.w	r8, r8, #2
  4058a6:	9305      	str	r3, [sp, #20]
  4058a8:	4d31      	ldr	r5, [pc, #196]	; (405970 <_vfiprintf_r+0x21c>)
  4058aa:	f898 1000 	ldrb.w	r1, [r8]
  4058ae:	2203      	movs	r2, #3
  4058b0:	4628      	mov	r0, r5
  4058b2:	f7ff fb4d 	bl	404f50 <memchr>
  4058b6:	b140      	cbz	r0, 4058ca <_vfiprintf_r+0x176>
  4058b8:	2340      	movs	r3, #64	; 0x40
  4058ba:	1b40      	subs	r0, r0, r5
  4058bc:	fa03 f000 	lsl.w	r0, r3, r0
  4058c0:	9b04      	ldr	r3, [sp, #16]
  4058c2:	4303      	orrs	r3, r0
  4058c4:	9304      	str	r3, [sp, #16]
  4058c6:	f108 0801 	add.w	r8, r8, #1
  4058ca:	f898 1000 	ldrb.w	r1, [r8]
  4058ce:	4829      	ldr	r0, [pc, #164]	; (405974 <_vfiprintf_r+0x220>)
  4058d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  4058d4:	2206      	movs	r2, #6
  4058d6:	f108 0701 	add.w	r7, r8, #1
  4058da:	f7ff fb39 	bl	404f50 <memchr>
  4058de:	2800      	cmp	r0, #0
  4058e0:	d034      	beq.n	40594c <_vfiprintf_r+0x1f8>
  4058e2:	4b25      	ldr	r3, [pc, #148]	; (405978 <_vfiprintf_r+0x224>)
  4058e4:	bb03      	cbnz	r3, 405928 <_vfiprintf_r+0x1d4>
  4058e6:	9b03      	ldr	r3, [sp, #12]
  4058e8:	3307      	adds	r3, #7
  4058ea:	f023 0307 	bic.w	r3, r3, #7
  4058ee:	3308      	adds	r3, #8
  4058f0:	9303      	str	r3, [sp, #12]
  4058f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4058f4:	444b      	add	r3, r9
  4058f6:	9309      	str	r3, [sp, #36]	; 0x24
  4058f8:	e74c      	b.n	405794 <_vfiprintf_r+0x40>
  4058fa:	fb00 3202 	mla	r2, r0, r2, r3
  4058fe:	2101      	movs	r1, #1
  405900:	e786      	b.n	405810 <_vfiprintf_r+0xbc>
  405902:	2300      	movs	r3, #0
  405904:	9305      	str	r3, [sp, #20]
  405906:	4618      	mov	r0, r3
  405908:	250a      	movs	r5, #10
  40590a:	4688      	mov	r8, r1
  40590c:	3101      	adds	r1, #1
  40590e:	f898 2000 	ldrb.w	r2, [r8]
  405912:	3a30      	subs	r2, #48	; 0x30
  405914:	2a09      	cmp	r2, #9
  405916:	d903      	bls.n	405920 <_vfiprintf_r+0x1cc>
  405918:	2b00      	cmp	r3, #0
  40591a:	d0c5      	beq.n	4058a8 <_vfiprintf_r+0x154>
  40591c:	9005      	str	r0, [sp, #20]
  40591e:	e7c3      	b.n	4058a8 <_vfiprintf_r+0x154>
  405920:	fb05 2000 	mla	r0, r5, r0, r2
  405924:	2301      	movs	r3, #1
  405926:	e7f0      	b.n	40590a <_vfiprintf_r+0x1b6>
  405928:	ab03      	add	r3, sp, #12
  40592a:	9300      	str	r3, [sp, #0]
  40592c:	4622      	mov	r2, r4
  40592e:	4b13      	ldr	r3, [pc, #76]	; (40597c <_vfiprintf_r+0x228>)
  405930:	a904      	add	r1, sp, #16
  405932:	4630      	mov	r0, r6
  405934:	f7fd fe10 	bl	403558 <_printf_float>
  405938:	f1b0 3fff 	cmp.w	r0, #4294967295
  40593c:	4681      	mov	r9, r0
  40593e:	d1d8      	bne.n	4058f2 <_vfiprintf_r+0x19e>
  405940:	89a3      	ldrh	r3, [r4, #12]
  405942:	065b      	lsls	r3, r3, #25
  405944:	f53f af7d 	bmi.w	405842 <_vfiprintf_r+0xee>
  405948:	9809      	ldr	r0, [sp, #36]	; 0x24
  40594a:	e77c      	b.n	405846 <_vfiprintf_r+0xf2>
  40594c:	ab03      	add	r3, sp, #12
  40594e:	9300      	str	r3, [sp, #0]
  405950:	4622      	mov	r2, r4
  405952:	4b0a      	ldr	r3, [pc, #40]	; (40597c <_vfiprintf_r+0x228>)
  405954:	a904      	add	r1, sp, #16
  405956:	4630      	mov	r0, r6
  405958:	f7fe f8ac 	bl	403ab4 <_printf_i>
  40595c:	e7ec      	b.n	405938 <_vfiprintf_r+0x1e4>
  40595e:	bf00      	nop
  405960:	004063b4 	.word	0x004063b4
  405964:	004064f4 	.word	0x004064f4
  405968:	004063d4 	.word	0x004063d4
  40596c:	00406394 	.word	0x00406394
  405970:	004064fa 	.word	0x004064fa
  405974:	004064fe 	.word	0x004064fe
  405978:	00403559 	.word	0x00403559
  40597c:	00405731 	.word	0x00405731

00405980 <_sbrk_r>:
  405980:	b538      	push	{r3, r4, r5, lr}
  405982:	4c06      	ldr	r4, [pc, #24]	; (40599c <_sbrk_r+0x1c>)
  405984:	2300      	movs	r3, #0
  405986:	4605      	mov	r5, r0
  405988:	4608      	mov	r0, r1
  40598a:	6023      	str	r3, [r4, #0]
  40598c:	f7fb ffc2 	bl	401914 <_sbrk>
  405990:	1c43      	adds	r3, r0, #1
  405992:	d102      	bne.n	40599a <_sbrk_r+0x1a>
  405994:	6823      	ldr	r3, [r4, #0]
  405996:	b103      	cbz	r3, 40599a <_sbrk_r+0x1a>
  405998:	602b      	str	r3, [r5, #0]
  40599a:	bd38      	pop	{r3, r4, r5, pc}
  40599c:	20400734 	.word	0x20400734

004059a0 <__sread>:
  4059a0:	b510      	push	{r4, lr}
  4059a2:	460c      	mov	r4, r1
  4059a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4059a8:	f000 f968 	bl	405c7c <_read_r>
  4059ac:	2800      	cmp	r0, #0
  4059ae:	bfab      	itete	ge
  4059b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  4059b2:	89a3      	ldrhlt	r3, [r4, #12]
  4059b4:	181b      	addge	r3, r3, r0
  4059b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  4059ba:	bfac      	ite	ge
  4059bc:	6563      	strge	r3, [r4, #84]	; 0x54
  4059be:	81a3      	strhlt	r3, [r4, #12]
  4059c0:	bd10      	pop	{r4, pc}

004059c2 <__swrite>:
  4059c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4059c6:	461f      	mov	r7, r3
  4059c8:	898b      	ldrh	r3, [r1, #12]
  4059ca:	05db      	lsls	r3, r3, #23
  4059cc:	4605      	mov	r5, r0
  4059ce:	460c      	mov	r4, r1
  4059d0:	4616      	mov	r6, r2
  4059d2:	d505      	bpl.n	4059e0 <__swrite+0x1e>
  4059d4:	2302      	movs	r3, #2
  4059d6:	2200      	movs	r2, #0
  4059d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4059dc:	f000 f928 	bl	405c30 <_lseek_r>
  4059e0:	89a3      	ldrh	r3, [r4, #12]
  4059e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4059e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4059ea:	81a3      	strh	r3, [r4, #12]
  4059ec:	4632      	mov	r2, r6
  4059ee:	463b      	mov	r3, r7
  4059f0:	4628      	mov	r0, r5
  4059f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4059f6:	f000 b869 	b.w	405acc <_write_r>

004059fa <__sseek>:
  4059fa:	b510      	push	{r4, lr}
  4059fc:	460c      	mov	r4, r1
  4059fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a02:	f000 f915 	bl	405c30 <_lseek_r>
  405a06:	1c43      	adds	r3, r0, #1
  405a08:	89a3      	ldrh	r3, [r4, #12]
  405a0a:	bf15      	itete	ne
  405a0c:	6560      	strne	r0, [r4, #84]	; 0x54
  405a0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405a12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405a16:	81a3      	strheq	r3, [r4, #12]
  405a18:	bf18      	it	ne
  405a1a:	81a3      	strhne	r3, [r4, #12]
  405a1c:	bd10      	pop	{r4, pc}

00405a1e <__sclose>:
  405a1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a22:	f000 b8d3 	b.w	405bcc <_close_r>
	...

00405a28 <__swbuf_r>:
  405a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405a2a:	460e      	mov	r6, r1
  405a2c:	4614      	mov	r4, r2
  405a2e:	4605      	mov	r5, r0
  405a30:	b118      	cbz	r0, 405a3a <__swbuf_r+0x12>
  405a32:	6983      	ldr	r3, [r0, #24]
  405a34:	b90b      	cbnz	r3, 405a3a <__swbuf_r+0x12>
  405a36:	f7ff f983 	bl	404d40 <__sinit>
  405a3a:	4b21      	ldr	r3, [pc, #132]	; (405ac0 <__swbuf_r+0x98>)
  405a3c:	429c      	cmp	r4, r3
  405a3e:	d12a      	bne.n	405a96 <__swbuf_r+0x6e>
  405a40:	686c      	ldr	r4, [r5, #4]
  405a42:	69a3      	ldr	r3, [r4, #24]
  405a44:	60a3      	str	r3, [r4, #8]
  405a46:	89a3      	ldrh	r3, [r4, #12]
  405a48:	071a      	lsls	r2, r3, #28
  405a4a:	d52e      	bpl.n	405aaa <__swbuf_r+0x82>
  405a4c:	6923      	ldr	r3, [r4, #16]
  405a4e:	b363      	cbz	r3, 405aaa <__swbuf_r+0x82>
  405a50:	6923      	ldr	r3, [r4, #16]
  405a52:	6820      	ldr	r0, [r4, #0]
  405a54:	1ac0      	subs	r0, r0, r3
  405a56:	6963      	ldr	r3, [r4, #20]
  405a58:	b2f6      	uxtb	r6, r6
  405a5a:	4298      	cmp	r0, r3
  405a5c:	4637      	mov	r7, r6
  405a5e:	db04      	blt.n	405a6a <__swbuf_r+0x42>
  405a60:	4621      	mov	r1, r4
  405a62:	4628      	mov	r0, r5
  405a64:	f7ff f902 	bl	404c6c <_fflush_r>
  405a68:	bb28      	cbnz	r0, 405ab6 <__swbuf_r+0x8e>
  405a6a:	68a3      	ldr	r3, [r4, #8]
  405a6c:	3b01      	subs	r3, #1
  405a6e:	60a3      	str	r3, [r4, #8]
  405a70:	6823      	ldr	r3, [r4, #0]
  405a72:	1c5a      	adds	r2, r3, #1
  405a74:	6022      	str	r2, [r4, #0]
  405a76:	701e      	strb	r6, [r3, #0]
  405a78:	6963      	ldr	r3, [r4, #20]
  405a7a:	3001      	adds	r0, #1
  405a7c:	4298      	cmp	r0, r3
  405a7e:	d004      	beq.n	405a8a <__swbuf_r+0x62>
  405a80:	89a3      	ldrh	r3, [r4, #12]
  405a82:	07db      	lsls	r3, r3, #31
  405a84:	d519      	bpl.n	405aba <__swbuf_r+0x92>
  405a86:	2e0a      	cmp	r6, #10
  405a88:	d117      	bne.n	405aba <__swbuf_r+0x92>
  405a8a:	4621      	mov	r1, r4
  405a8c:	4628      	mov	r0, r5
  405a8e:	f7ff f8ed 	bl	404c6c <_fflush_r>
  405a92:	b190      	cbz	r0, 405aba <__swbuf_r+0x92>
  405a94:	e00f      	b.n	405ab6 <__swbuf_r+0x8e>
  405a96:	4b0b      	ldr	r3, [pc, #44]	; (405ac4 <__swbuf_r+0x9c>)
  405a98:	429c      	cmp	r4, r3
  405a9a:	d101      	bne.n	405aa0 <__swbuf_r+0x78>
  405a9c:	68ac      	ldr	r4, [r5, #8]
  405a9e:	e7d0      	b.n	405a42 <__swbuf_r+0x1a>
  405aa0:	4b09      	ldr	r3, [pc, #36]	; (405ac8 <__swbuf_r+0xa0>)
  405aa2:	429c      	cmp	r4, r3
  405aa4:	bf08      	it	eq
  405aa6:	68ec      	ldreq	r4, [r5, #12]
  405aa8:	e7cb      	b.n	405a42 <__swbuf_r+0x1a>
  405aaa:	4621      	mov	r1, r4
  405aac:	4628      	mov	r0, r5
  405aae:	f000 f81f 	bl	405af0 <__swsetup_r>
  405ab2:	2800      	cmp	r0, #0
  405ab4:	d0cc      	beq.n	405a50 <__swbuf_r+0x28>
  405ab6:	f04f 37ff 	mov.w	r7, #4294967295
  405aba:	4638      	mov	r0, r7
  405abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405abe:	bf00      	nop
  405ac0:	004063b4 	.word	0x004063b4
  405ac4:	004063d4 	.word	0x004063d4
  405ac8:	00406394 	.word	0x00406394

00405acc <_write_r>:
  405acc:	b538      	push	{r3, r4, r5, lr}
  405ace:	4c07      	ldr	r4, [pc, #28]	; (405aec <_write_r+0x20>)
  405ad0:	4605      	mov	r5, r0
  405ad2:	4608      	mov	r0, r1
  405ad4:	4611      	mov	r1, r2
  405ad6:	2200      	movs	r2, #0
  405ad8:	6022      	str	r2, [r4, #0]
  405ada:	461a      	mov	r2, r3
  405adc:	f7fc ff9c 	bl	402a18 <_write>
  405ae0:	1c43      	adds	r3, r0, #1
  405ae2:	d102      	bne.n	405aea <_write_r+0x1e>
  405ae4:	6823      	ldr	r3, [r4, #0]
  405ae6:	b103      	cbz	r3, 405aea <_write_r+0x1e>
  405ae8:	602b      	str	r3, [r5, #0]
  405aea:	bd38      	pop	{r3, r4, r5, pc}
  405aec:	20400734 	.word	0x20400734

00405af0 <__swsetup_r>:
  405af0:	4b32      	ldr	r3, [pc, #200]	; (405bbc <__swsetup_r+0xcc>)
  405af2:	b570      	push	{r4, r5, r6, lr}
  405af4:	681d      	ldr	r5, [r3, #0]
  405af6:	4606      	mov	r6, r0
  405af8:	460c      	mov	r4, r1
  405afa:	b125      	cbz	r5, 405b06 <__swsetup_r+0x16>
  405afc:	69ab      	ldr	r3, [r5, #24]
  405afe:	b913      	cbnz	r3, 405b06 <__swsetup_r+0x16>
  405b00:	4628      	mov	r0, r5
  405b02:	f7ff f91d 	bl	404d40 <__sinit>
  405b06:	4b2e      	ldr	r3, [pc, #184]	; (405bc0 <__swsetup_r+0xd0>)
  405b08:	429c      	cmp	r4, r3
  405b0a:	d10f      	bne.n	405b2c <__swsetup_r+0x3c>
  405b0c:	686c      	ldr	r4, [r5, #4]
  405b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b12:	b29a      	uxth	r2, r3
  405b14:	0715      	lsls	r5, r2, #28
  405b16:	d42c      	bmi.n	405b72 <__swsetup_r+0x82>
  405b18:	06d0      	lsls	r0, r2, #27
  405b1a:	d411      	bmi.n	405b40 <__swsetup_r+0x50>
  405b1c:	2209      	movs	r2, #9
  405b1e:	6032      	str	r2, [r6, #0]
  405b20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405b24:	81a3      	strh	r3, [r4, #12]
  405b26:	f04f 30ff 	mov.w	r0, #4294967295
  405b2a:	bd70      	pop	{r4, r5, r6, pc}
  405b2c:	4b25      	ldr	r3, [pc, #148]	; (405bc4 <__swsetup_r+0xd4>)
  405b2e:	429c      	cmp	r4, r3
  405b30:	d101      	bne.n	405b36 <__swsetup_r+0x46>
  405b32:	68ac      	ldr	r4, [r5, #8]
  405b34:	e7eb      	b.n	405b0e <__swsetup_r+0x1e>
  405b36:	4b24      	ldr	r3, [pc, #144]	; (405bc8 <__swsetup_r+0xd8>)
  405b38:	429c      	cmp	r4, r3
  405b3a:	bf08      	it	eq
  405b3c:	68ec      	ldreq	r4, [r5, #12]
  405b3e:	e7e6      	b.n	405b0e <__swsetup_r+0x1e>
  405b40:	0751      	lsls	r1, r2, #29
  405b42:	d512      	bpl.n	405b6a <__swsetup_r+0x7a>
  405b44:	6b61      	ldr	r1, [r4, #52]	; 0x34
  405b46:	b141      	cbz	r1, 405b5a <__swsetup_r+0x6a>
  405b48:	f104 0344 	add.w	r3, r4, #68	; 0x44
  405b4c:	4299      	cmp	r1, r3
  405b4e:	d002      	beq.n	405b56 <__swsetup_r+0x66>
  405b50:	4630      	mov	r0, r6
  405b52:	f7ff fd2b 	bl	4055ac <_free_r>
  405b56:	2300      	movs	r3, #0
  405b58:	6363      	str	r3, [r4, #52]	; 0x34
  405b5a:	89a3      	ldrh	r3, [r4, #12]
  405b5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  405b60:	81a3      	strh	r3, [r4, #12]
  405b62:	2300      	movs	r3, #0
  405b64:	6063      	str	r3, [r4, #4]
  405b66:	6923      	ldr	r3, [r4, #16]
  405b68:	6023      	str	r3, [r4, #0]
  405b6a:	89a3      	ldrh	r3, [r4, #12]
  405b6c:	f043 0308 	orr.w	r3, r3, #8
  405b70:	81a3      	strh	r3, [r4, #12]
  405b72:	6923      	ldr	r3, [r4, #16]
  405b74:	b94b      	cbnz	r3, 405b8a <__swsetup_r+0x9a>
  405b76:	89a3      	ldrh	r3, [r4, #12]
  405b78:	f403 7320 	and.w	r3, r3, #640	; 0x280
  405b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405b80:	d003      	beq.n	405b8a <__swsetup_r+0x9a>
  405b82:	4621      	mov	r1, r4
  405b84:	4630      	mov	r0, r6
  405b86:	f7ff f997 	bl	404eb8 <__smakebuf_r>
  405b8a:	89a2      	ldrh	r2, [r4, #12]
  405b8c:	f012 0301 	ands.w	r3, r2, #1
  405b90:	d00c      	beq.n	405bac <__swsetup_r+0xbc>
  405b92:	2300      	movs	r3, #0
  405b94:	60a3      	str	r3, [r4, #8]
  405b96:	6963      	ldr	r3, [r4, #20]
  405b98:	425b      	negs	r3, r3
  405b9a:	61a3      	str	r3, [r4, #24]
  405b9c:	6923      	ldr	r3, [r4, #16]
  405b9e:	b953      	cbnz	r3, 405bb6 <__swsetup_r+0xc6>
  405ba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405ba4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  405ba8:	d1ba      	bne.n	405b20 <__swsetup_r+0x30>
  405baa:	bd70      	pop	{r4, r5, r6, pc}
  405bac:	0792      	lsls	r2, r2, #30
  405bae:	bf58      	it	pl
  405bb0:	6963      	ldrpl	r3, [r4, #20]
  405bb2:	60a3      	str	r3, [r4, #8]
  405bb4:	e7f2      	b.n	405b9c <__swsetup_r+0xac>
  405bb6:	2000      	movs	r0, #0
  405bb8:	e7f7      	b.n	405baa <__swsetup_r+0xba>
  405bba:	bf00      	nop
  405bbc:	20400048 	.word	0x20400048
  405bc0:	004063b4 	.word	0x004063b4
  405bc4:	004063d4 	.word	0x004063d4
  405bc8:	00406394 	.word	0x00406394

00405bcc <_close_r>:
  405bcc:	b538      	push	{r3, r4, r5, lr}
  405bce:	4c06      	ldr	r4, [pc, #24]	; (405be8 <_close_r+0x1c>)
  405bd0:	2300      	movs	r3, #0
  405bd2:	4605      	mov	r5, r0
  405bd4:	4608      	mov	r0, r1
  405bd6:	6023      	str	r3, [r4, #0]
  405bd8:	f7fb feae 	bl	401938 <_close>
  405bdc:	1c43      	adds	r3, r0, #1
  405bde:	d102      	bne.n	405be6 <_close_r+0x1a>
  405be0:	6823      	ldr	r3, [r4, #0]
  405be2:	b103      	cbz	r3, 405be6 <_close_r+0x1a>
  405be4:	602b      	str	r3, [r5, #0]
  405be6:	bd38      	pop	{r3, r4, r5, pc}
  405be8:	20400734 	.word	0x20400734

00405bec <_fstat_r>:
  405bec:	b538      	push	{r3, r4, r5, lr}
  405bee:	4c07      	ldr	r4, [pc, #28]	; (405c0c <_fstat_r+0x20>)
  405bf0:	2300      	movs	r3, #0
  405bf2:	4605      	mov	r5, r0
  405bf4:	4608      	mov	r0, r1
  405bf6:	4611      	mov	r1, r2
  405bf8:	6023      	str	r3, [r4, #0]
  405bfa:	f7fb fea0 	bl	40193e <_fstat>
  405bfe:	1c43      	adds	r3, r0, #1
  405c00:	d102      	bne.n	405c08 <_fstat_r+0x1c>
  405c02:	6823      	ldr	r3, [r4, #0]
  405c04:	b103      	cbz	r3, 405c08 <_fstat_r+0x1c>
  405c06:	602b      	str	r3, [r5, #0]
  405c08:	bd38      	pop	{r3, r4, r5, pc}
  405c0a:	bf00      	nop
  405c0c:	20400734 	.word	0x20400734

00405c10 <_isatty_r>:
  405c10:	b538      	push	{r3, r4, r5, lr}
  405c12:	4c06      	ldr	r4, [pc, #24]	; (405c2c <_isatty_r+0x1c>)
  405c14:	2300      	movs	r3, #0
  405c16:	4605      	mov	r5, r0
  405c18:	4608      	mov	r0, r1
  405c1a:	6023      	str	r3, [r4, #0]
  405c1c:	f7fb fe94 	bl	401948 <_isatty>
  405c20:	1c43      	adds	r3, r0, #1
  405c22:	d102      	bne.n	405c2a <_isatty_r+0x1a>
  405c24:	6823      	ldr	r3, [r4, #0]
  405c26:	b103      	cbz	r3, 405c2a <_isatty_r+0x1a>
  405c28:	602b      	str	r3, [r5, #0]
  405c2a:	bd38      	pop	{r3, r4, r5, pc}
  405c2c:	20400734 	.word	0x20400734

00405c30 <_lseek_r>:
  405c30:	b538      	push	{r3, r4, r5, lr}
  405c32:	4c07      	ldr	r4, [pc, #28]	; (405c50 <_lseek_r+0x20>)
  405c34:	4605      	mov	r5, r0
  405c36:	4608      	mov	r0, r1
  405c38:	4611      	mov	r1, r2
  405c3a:	2200      	movs	r2, #0
  405c3c:	6022      	str	r2, [r4, #0]
  405c3e:	461a      	mov	r2, r3
  405c40:	f7fb fe84 	bl	40194c <_lseek>
  405c44:	1c43      	adds	r3, r0, #1
  405c46:	d102      	bne.n	405c4e <_lseek_r+0x1e>
  405c48:	6823      	ldr	r3, [r4, #0]
  405c4a:	b103      	cbz	r3, 405c4e <_lseek_r+0x1e>
  405c4c:	602b      	str	r3, [r5, #0]
  405c4e:	bd38      	pop	{r3, r4, r5, pc}
  405c50:	20400734 	.word	0x20400734

00405c54 <__ascii_mbtowc>:
  405c54:	b082      	sub	sp, #8
  405c56:	b901      	cbnz	r1, 405c5a <__ascii_mbtowc+0x6>
  405c58:	a901      	add	r1, sp, #4
  405c5a:	b142      	cbz	r2, 405c6e <__ascii_mbtowc+0x1a>
  405c5c:	b14b      	cbz	r3, 405c72 <__ascii_mbtowc+0x1e>
  405c5e:	7813      	ldrb	r3, [r2, #0]
  405c60:	600b      	str	r3, [r1, #0]
  405c62:	7812      	ldrb	r2, [r2, #0]
  405c64:	1c10      	adds	r0, r2, #0
  405c66:	bf18      	it	ne
  405c68:	2001      	movne	r0, #1
  405c6a:	b002      	add	sp, #8
  405c6c:	4770      	bx	lr
  405c6e:	4610      	mov	r0, r2
  405c70:	e7fb      	b.n	405c6a <__ascii_mbtowc+0x16>
  405c72:	f06f 0001 	mvn.w	r0, #1
  405c76:	e7f8      	b.n	405c6a <__ascii_mbtowc+0x16>

00405c78 <__malloc_lock>:
  405c78:	4770      	bx	lr

00405c7a <__malloc_unlock>:
  405c7a:	4770      	bx	lr

00405c7c <_read_r>:
  405c7c:	b538      	push	{r3, r4, r5, lr}
  405c7e:	4c07      	ldr	r4, [pc, #28]	; (405c9c <_read_r+0x20>)
  405c80:	4605      	mov	r5, r0
  405c82:	4608      	mov	r0, r1
  405c84:	4611      	mov	r1, r2
  405c86:	2200      	movs	r2, #0
  405c88:	6022      	str	r2, [r4, #0]
  405c8a:	461a      	mov	r2, r3
  405c8c:	f7fc feb2 	bl	4029f4 <_read>
  405c90:	1c43      	adds	r3, r0, #1
  405c92:	d102      	bne.n	405c9a <_read_r+0x1e>
  405c94:	6823      	ldr	r3, [r4, #0]
  405c96:	b103      	cbz	r3, 405c9a <_read_r+0x1e>
  405c98:	602b      	str	r3, [r5, #0]
  405c9a:	bd38      	pop	{r3, r4, r5, pc}
  405c9c:	20400734 	.word	0x20400734

00405ca0 <__ascii_wctomb>:
  405ca0:	b149      	cbz	r1, 405cb6 <__ascii_wctomb+0x16>
  405ca2:	2aff      	cmp	r2, #255	; 0xff
  405ca4:	bf85      	ittet	hi
  405ca6:	238a      	movhi	r3, #138	; 0x8a
  405ca8:	6003      	strhi	r3, [r0, #0]
  405caa:	700a      	strbls	r2, [r1, #0]
  405cac:	f04f 30ff 	movhi.w	r0, #4294967295
  405cb0:	bf98      	it	ls
  405cb2:	2001      	movls	r0, #1
  405cb4:	4770      	bx	lr
  405cb6:	4608      	mov	r0, r1
  405cb8:	4770      	bx	lr
	...

00405cbc <__aeabi_dcmpun>:
  405cbc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405cc0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405cc4:	d102      	bne.n	405ccc <__aeabi_dcmpun+0x10>
  405cc6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405cca:	d10a      	bne.n	405ce2 <__aeabi_dcmpun+0x26>
  405ccc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405cd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405cd4:	d102      	bne.n	405cdc <__aeabi_dcmpun+0x20>
  405cd6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405cda:	d102      	bne.n	405ce2 <__aeabi_dcmpun+0x26>
  405cdc:	f04f 0000 	mov.w	r0, #0
  405ce0:	4770      	bx	lr
  405ce2:	f04f 0001 	mov.w	r0, #1
  405ce6:	4770      	bx	lr
  405ce8:	20534f50 	.word	0x20534f50
  405cec:	00000a31 	.word	0x00000a31
  405cf0:	20534f50 	.word	0x20534f50
  405cf4:	00000a33 	.word	0x00000a33
  405cf8:	65746e69 	.word	0x65746e69
  405cfc:	70757272 	.word	0x70757272
  405d00:	202d2074 	.word	0x202d2074
  405d04:	20434441 	.word	0x20434441
  405d08:	202d2030 	.word	0x202d2030
  405d0c:	25206925 	.word	0x25206925
  405d10:	69252069 	.word	0x69252069
  405d14:	20692520 	.word	0x20692520
  405d18:	25206925 	.word	0x25206925
  405d1c:	0a202069 	.word	0x0a202069
  405d20:	00000000 	.word	0x00000000
  405d24:	61746144 	.word	0x61746144
  405d28:	6c6f6320 	.word	0x6c6f6320
  405d2c:	7463656c 	.word	0x7463656c
  405d30:	202c6465 	.word	0x202c6465
  405d34:	6e75616c 	.word	0x6e75616c
  405d38:	6e696863 	.word	0x6e696863
  405d3c:	6f632067 	.word	0x6f632067
  405d40:	6f72746e 	.word	0x6f72746e
  405d44:	6f6c206c 	.word	0x6f6c206c
  405d48:	6620706f 	.word	0x6620706f
  405d4c:	206d6f72 	.word	0x206d6f72
  405d50:	20636461 	.word	0x20636461
  405d54:	00000a30 	.word	0x00000a30
  405d58:	65746e69 	.word	0x65746e69
  405d5c:	70757272 	.word	0x70757272
  405d60:	202d2074 	.word	0x202d2074
  405d64:	20434441 	.word	0x20434441
  405d68:	202d2031 	.word	0x202d2031
  405d6c:	25206925 	.word	0x25206925
  405d70:	69252069 	.word	0x69252069
  405d74:	20692520 	.word	0x20692520
  405d78:	00000a20 	.word	0x00000a20
  405d7c:	61746144 	.word	0x61746144
  405d80:	6c6f6320 	.word	0x6c6f6320
  405d84:	7463656c 	.word	0x7463656c
  405d88:	202c6465 	.word	0x202c6465
  405d8c:	6e75616c 	.word	0x6e75616c
  405d90:	6e696863 	.word	0x6e696863
  405d94:	6f632067 	.word	0x6f632067
  405d98:	6f72746e 	.word	0x6f72746e
  405d9c:	6f6c206c 	.word	0x6f6c206c
  405da0:	6620706f 	.word	0x6620706f
  405da4:	206d6f72 	.word	0x206d6f72
  405da8:	20636461 	.word	0x20636461
  405dac:	000a2031 	.word	0x000a2031
  405db0:	4441200a 	.word	0x4441200a
  405db4:	65542043 	.word	0x65542043
  405db8:	7265706d 	.word	0x7265706d
  405dbc:	72757461 	.word	0x72757461
  405dc0:	65542065 	.word	0x65542065
  405dc4:	6e697473 	.word	0x6e697473
  405dc8:	2d2d2067 	.word	0x2d2d2067
  405dcc:	2d2d2d2d 	.word	0x2d2d2d2d
  405dd0:	2d2d2d2d 	.word	0x2d2d2d2d
  405dd4:	2d2d2d2d 	.word	0x2d2d2d2d
  405dd8:	0a2d2d2d 	.word	0x0a2d2d2d
  405ddc:	00000000 	.word	0x00000000
  405de0:	20776152 	.word	0x20776152
  405de4:	61746144 	.word	0x61746144
  405de8:	00000a20 	.word	0x00000a20
  405dec:	706d6554 	.word	0x706d6554
  405df0:	203d2031 	.word	0x203d2031
  405df4:	09206925 	.word	0x09206925
  405df8:	65542009 	.word	0x65542009
  405dfc:	2032706d 	.word	0x2032706d
  405e00:	6925203d 	.word	0x6925203d
  405e04:	20090920 	.word	0x20090920
  405e08:	706d6554 	.word	0x706d6554
  405e0c:	203d2033 	.word	0x203d2033
  405e10:	0a206925 	.word	0x0a206925
  405e14:	00000000 	.word	0x00000000
  405e18:	706d6554 	.word	0x706d6554
  405e1c:	203d2034 	.word	0x203d2034
  405e20:	09206925 	.word	0x09206925
  405e24:	65542009 	.word	0x65542009
  405e28:	2035706d 	.word	0x2035706d
  405e2c:	6925203d 	.word	0x6925203d
  405e30:	20090920 	.word	0x20090920
  405e34:	706d6554 	.word	0x706d6554
  405e38:	203d2036 	.word	0x203d2036
  405e3c:	0a206925 	.word	0x0a206925
  405e40:	00000000 	.word	0x00000000
  405e44:	706d6554 	.word	0x706d6554
  405e48:	746f4d20 	.word	0x746f4d20
  405e4c:	3d20726f 	.word	0x3d20726f
  405e50:	20692520 	.word	0x20692520
  405e54:	00000a20 	.word	0x00000a20
  405e58:	7543200a 	.word	0x7543200a
  405e5c:	6e657272 	.word	0x6e657272
  405e60:	6e612074 	.word	0x6e612074
  405e64:	6f562064 	.word	0x6f562064
  405e68:	6761746c 	.word	0x6761746c
  405e6c:	65542065 	.word	0x65542065
  405e70:	6e697473 	.word	0x6e697473
  405e74:	2d2d2067 	.word	0x2d2d2067
  405e78:	2d2d2d2d 	.word	0x2d2d2d2d
  405e7c:	2d2d2d2d 	.word	0x2d2d2d2d
  405e80:	2d2d2d2d 	.word	0x2d2d2d2d
  405e84:	0a2d2d2d 	.word	0x0a2d2d2d
  405e88:	00000000 	.word	0x00000000
  405e8c:	72727543 	.word	0x72727543
  405e90:	203d2041 	.word	0x203d2041
  405e94:	09206925 	.word	0x09206925
  405e98:	75432009 	.word	0x75432009
  405e9c:	20427272 	.word	0x20427272
  405ea0:	6925203d 	.word	0x6925203d
  405ea4:	20090920 	.word	0x20090920
  405ea8:	72727543 	.word	0x72727543
  405eac:	203d2043 	.word	0x203d2043
  405eb0:	0a206925 	.word	0x0a206925
  405eb4:	00000000 	.word	0x00000000
  405eb8:	70707553 	.word	0x70707553
  405ebc:	5620796c 	.word	0x5620796c
  405ec0:	61746c6f 	.word	0x61746c6f
  405ec4:	3d206567 	.word	0x3d206567
  405ec8:	20692520 	.word	0x20692520
  405ecc:	00000a20 	.word	0x00000a20
  405ed0:	746c6544 	.word	0x746c6544
  405ed4:	3d207361 	.word	0x3d207361
  405ed8:	20662520 	.word	0x20662520
  405edc:	66252009 	.word	0x66252009
  405ee0:	0000000a 	.word	0x0000000a
  405ee4:	72727543 	.word	0x72727543
  405ee8:	6d697420 	.word	0x6d697420
  405eec:	203d2065 	.word	0x203d2065
  405ef0:	000a6625 	.word	0x000a6625
  405ef4:	203d206b 	.word	0x203d206b
  405ef8:	0a206925 	.word	0x0a206925
  405efc:	00000000 	.word	0x00000000
  405f00:	74736554 	.word	0x74736554
  405f04:	20676e69 	.word	0x20676e69
  405f08:	656d6954 	.word	0x656d6954
  405f0c:	6f432072 	.word	0x6f432072
  405f10:	65746e75 	.word	0x65746e75
  405f14:	00007372 	.word	0x00007372
  405f18:	6f636e45 	.word	0x6f636e45
  405f1c:	20726564 	.word	0x20726564
  405f20:	203d2041 	.word	0x203d2041
  405f24:	75252009 	.word	0x75252009
  405f28:	09203b20 	.word	0x09203b20
  405f2c:	20752520 	.word	0x20752520
  405f30:	0000000a 	.word	0x0000000a
  405f34:	6f636e45 	.word	0x6f636e45
  405f38:	20726564 	.word	0x20726564
  405f3c:	203d2042 	.word	0x203d2042
  405f40:	75252009 	.word	0x75252009
  405f44:	09203b20 	.word	0x09203b20
  405f48:	20752520 	.word	0x20752520
  405f4c:	00000a0a 	.word	0x00000a0a
  405f50:	6f636e45 	.word	0x6f636e45
  405f54:	20726564 	.word	0x20726564
  405f58:	6e756f63 	.word	0x6e756f63
  405f5c:	20726574 	.word	0x20726574
  405f60:	6925203d 	.word	0x6925203d
  405f64:	203b0920 	.word	0x203b0920
  405f68:	6c676e61 	.word	0x6c676e61
  405f6c:	203d2065 	.word	0x203d2065
  405f70:	0a206625 	.word	0x0a206625
  405f74:	00000000 	.word	0x00000000
  405f78:	682f2e2e 	.word	0x682f2e2e
  405f7c:	732f6c61 	.word	0x732f6c61
  405f80:	682f6372 	.word	0x682f6372
  405f84:	615f6c61 	.word	0x615f6c61
  405f88:	615f6364 	.word	0x615f6364
  405f8c:	636e7973 	.word	0x636e7973
  405f90:	0000632e 	.word	0x0000632e
  405f94:	682f2e2e 	.word	0x682f2e2e
  405f98:	732f6c61 	.word	0x732f6c61
  405f9c:	682f6372 	.word	0x682f6372
  405fa0:	695f6c61 	.word	0x695f6c61
  405fa4:	00632e6f 	.word	0x00632e6f
  405fa8:	682f2e2e 	.word	0x682f2e2e
  405fac:	732f6c61 	.word	0x732f6c61
  405fb0:	682f6372 	.word	0x682f6372
  405fb4:	705f6c61 	.word	0x705f6c61
  405fb8:	632e6d77 	.word	0x632e6d77
  405fbc:	00000000 	.word	0x00000000
  405fc0:	682f2e2e 	.word	0x682f2e2e
  405fc4:	732f6c61 	.word	0x732f6c61
  405fc8:	682f6372 	.word	0x682f6372
  405fcc:	745f6c61 	.word	0x745f6c61
  405fd0:	72656d69 	.word	0x72656d69
  405fd4:	0000632e 	.word	0x0000632e
  405fd8:	682f2e2e 	.word	0x682f2e2e
  405fdc:	732f6c61 	.word	0x732f6c61
  405fe0:	682f6372 	.word	0x682f6372
  405fe4:	755f6c61 	.word	0x755f6c61
  405fe8:	74726173 	.word	0x74726173
  405fec:	6e79735f 	.word	0x6e79735f
  405ff0:	00632e63 	.word	0x00632e63
  405ff4:	682f2e2e 	.word	0x682f2e2e
  405ff8:	752f6c61 	.word	0x752f6c61
  405ffc:	736c6974 	.word	0x736c6974
  406000:	6372732f 	.word	0x6372732f
  406004:	6974752f 	.word	0x6974752f
  406008:	6c5f736c 	.word	0x6c5f736c
  40600c:	2e747369 	.word	0x2e747369
  406010:	00000063 	.word	0x00000063
  406014:	682f2e2e 	.word	0x682f2e2e
  406018:	752f6c61 	.word	0x752f6c61
  40601c:	736c6974 	.word	0x736c6974
  406020:	6372732f 	.word	0x6372732f
  406024:	6974752f 	.word	0x6974752f
  406028:	725f736c 	.word	0x725f736c
  40602c:	62676e69 	.word	0x62676e69
  406030:	65666675 	.word	0x65666675
  406034:	00632e72 	.word	0x00632e72

00406038 <_afecs>:
  406038:	00000000 2f84310b 23000000 ffffffff     .....1./...#....
  406048:	0000ffff 00000000 00000000 00000000     ................
  406058:	0000010c 00000000 00000000 00000000     ................
  406068:	00000000 00000200 00000200 00000200     ................
  406078:	00000200 00000200 00000200 00000200     ................
  406088:	00000200 00000200 00000200 00000200     ................
  406098:	00000200 00000001 2f84310b 23000000     .........1./...#
  4060a8:	ffffffff 0000ffff 00000000 00000000     ................
  4060b8:	00000000 0000010c 00000000 00000000     ................
	...
  4060d0:	00000200 00000200 00000200 00000200     ................
  4060e0:	00000200 00000200 00000200 00000200     ................
  4060f0:	00000200 00000200 00000200 00000200     ................
  406100:	682f2e2e 612f6c70 2f636566 5f6c7068     ../hpl/afec/hpl_
  406110:	63656661 0000632e                       afec.c..

00406118 <_ext_irq>:
  406118:	00000000 00000024 00000000 00000000     ....$...........
	...
  406134:	00000001 00002000 00002000 00002000     ..... ... ... ..
  406144:	00000000 00002000 00000000 00000003     ..... ..........
  406154:	00080000 00000000 00000000 00000000     ................
	...

0040616c <_pio_irq_n>:
  40616c:	100c0b0a 00000011 682f2e2e 702f6c70     ........../hpl/p
  40617c:	682f6f69 705f6c70 655f6f69 632e7478     io/hpl_pio_ext.c
  40618c:	00000000                                ....

00406190 <_pwms>:
  406190:	40020000 0000001f 00010019 00000001     ...@............
  4061a0:	00000001 000000ff 00000000 00000004     ................
	...
  4061bc:	00000002 00406218 00000001 2040038c     .....b@.......@ 
  4061cc:	4005c000 0000003c 00010019 00000001     ...@<...........
  4061dc:	00000001 000000ff 00000000 00000004     ................
	...
  4061f8:	00000001 00406208 00000001 20400380     .....b@.......@ 

00406208 <_ch_cfg1>:
  406208:	00000000 0000010b 000003e8 00000200     ................

00406218 <_ch_cfg0>:
  406218:	00000000 0000010b 000003e8 00000200     ................
  406228:	00000002 0000010b 000003e8 00000200     ................
  406238:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  406248:	632e6d77 00000000 682f2e2e 742f6c70     wm.c....../hpl/t
  406258:	70682f63 63745f6c 0000632e              c/hpl_tc.c..

00406264 <_usarts>:
  406264:	00000001 001008c0 000100f4 682f2e2e     ............../h
  406274:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  406284:	632e7472 00000000                       rt.c....

0040628c <_cfgs>:
  40628c:	23043001 00000000 24043001 00000000     .0.#.....0.$....
  40629c:	00000040 00000000 00000040 00000000     @.......@.......
  4062ac:	00000040 00000000 00000040 00000000     @.......@.......
  4062bc:	00000040 00000000 00000040 00000000     @.......@.......
  4062cc:	00000040 00000000 00000040 00000000     @.......@.......
  4062dc:	00000040 00000000 00000040 00000000     @.......@.......
  4062ec:	00000040 00000000 00000040 00000000     @.......@.......
  4062fc:	00000040 00000000 00000040 00000000     @.......@.......
  40630c:	00000040 00000000 00000040 00000000     @.......@.......
  40631c:	00000040 00000000 00000040 00000000     @.......@.......
  40632c:	00000040 00000000 00000040 00000000     @.......@.......
  40633c:	00000040 00000000 00000040 00000000     @.......@.......

0040634c <_global_impure_ptr>:
  40634c:	2040004c 00464e49 00666e69 004e414e     L.@ INF.inf.NAN.
  40635c:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  40636c:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  40637c:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  40638c:	4e614e00 00000000                       .NaN....

00406394 <__sf_fake_stderr>:
	...

004063b4 <__sf_fake_stdin>:
	...

004063d4 <__sf_fake_stdout>:
	...

004063f8 <__mprec_bigtens>:
  4063f8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406408:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406418:	7f73bf3c 75154fdd                       <.s..O.u

00406420 <__mprec_tens>:
  406420:	00000000 3ff00000 00000000 40240000     .......?......$@
  406430:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406440:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406450:	00000000 412e8480 00000000 416312d0     .......A......cA
  406460:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406470:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406480:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406490:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4064a0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4064b0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4064c0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4064d0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4064e0:	79d99db4 44ea7843                       ...yCx.D

004064e8 <p05.6047>:
  4064e8:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  4064f8:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
  406508:	5849534f 00002e00                                OSIX...

0040650f <_ctype_>:
  40650f:	20202000 20202020 28282020 20282828     .         ((((( 
  40651f:	20202020 20202020 20202020 20202020                     
  40652f:	10108820 10101010 10101010 10101010      ...............
  40653f:	04040410 04040404 10040404 10101010     ................
  40654f:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40655f:	01010101 01010101 01010101 10101010     ................
  40656f:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40657f:	02020202 02020202 02020202 10101010     ................
  40658f:	00000020 00000000 00000000 00000000      ...............
	...

00406610 <_init>:
  406610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406612:	bf00      	nop
  406614:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406616:	bc08      	pop	{r3}
  406618:	469e      	mov	lr, r3
  40661a:	4770      	bx	lr

0040661c <__init_array_start>:
  40661c:	0040018d 	.word	0x0040018d

00406620 <_fini>:
  406620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406622:	bf00      	nop
  406624:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406626:	bc08      	pop	{r3}
  406628:	469e      	mov	lr, r3
  40662a:	4770      	bx	lr

0040662c <__fini_array_start>:
  40662c:	00400169 	.word	0x00400169
