;redcode
;assert 1
	SPL 0, <-0
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #0, -0
	JMZ 0, <-2
	SUB @127, 100
	MOV 300, 90
	SLT 12, @10
	CMP -12, @10
	SUB 0, 3
	SUB #0, -6
	SUB #12, @280
	JMN @12, #580
	JMN -0, 0
	SPL 0, <-2
	SUB @127, 100
	SLT 130, 4
	SUB <0, <0
	JMN 280, 270
	SUB @127, 106
	SUB @127, 106
	SLT 130, 4
	SPL 0, <-2
	SLT @13, <59
	ADD -700, -17
	MOV 300, 90
	SUB @30, 9
	MOV 300, 90
	ADD -700, -17
	JMP 0, -6
	JMP 30, 9
	SUB #0, -6
	ADD 270, 1
	CMP #0, -6
	MOV 300, 90
	SUB 12, @10
	ADD 130, 9
	MOV 300, 90
	MOV 300, 90
	MOV 300, 90
	JMP @72, #206
	SPL 0, <-0
	JMP @72, #206
	JMP @72, #206
	SPL 0, <-0
	JMP @72, #206
	MOV 0, <-20
	CMP -7, <-420
