Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Dec  6 14:40:53 2024
| Host         : ECEUBUNTU2 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file torus_credit_control_sets_placed.rpt
| Design       : torus_credit
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   210 |
|    Minimum number of control sets                        |   210 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   448 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   210 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |   144 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    66 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1408 |          636 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1344 |          544 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| Clock Signal |                                                   Enable Signal                                                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk         | ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/E[0]                                            | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_reg[2][0]                                 | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0[0]                                | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[3].noc_if_inst_east\\.vc_target[0]     | rst              |                4 |              5 |         1.25 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[0]_i_1__36_n_0                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[3].noc_if_inst_east\\.vc_target[1]     | rst              |                4 |              5 |         1.25 |
|  clk         | ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[3].noc_if_inst_east\\.vc_target[2]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[3].noc_if_inst_west\\.vc_credit_gnt[2] | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__29_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/grant_reg[1]                                    | rst              |                1 |              5 |         5.00 |
|  clk         | ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3]_i_1__30_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_2[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]_i_1__31_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_6[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        | rst              |                1 |              5 |         5.00 |
|  clk         | ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[0]_i_1__35_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/ys[3].xs[3].noc_if_inst_west\\.vc_credit_gnt[1] | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/ys[3].xs[2].noc_if_inst_east\\.vc_target[1]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_5[0]                                | rst              |                4 |              5 |         1.25 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/ys[3].xs[2].noc_if_inst_east\\.vc_target[2]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_1[0]                                | rst              |                3 |              5 |         1.67 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/ys[3].xs[2].noc_if_inst_west\\.vc_credit_gnt[1] | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[3].xs[2].noc_if_inst_west\\.vc_credit_gnt[2] | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/ys[3].xs[3].noc_if_inst_west\\.vc_credit_gnt[0] | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/grant_reg[1][0]                                 | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0[0]                                | rst              |                3 |              5 |         1.67 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_reg[2]_0[0]                               | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[3].xs[3].noc_if_inst_east\\.vc_target[0]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/ys[2].xs[1].noc_if_inst_west\\.vc_credit_gnt[1] | rst              |                3 |              5 |         1.67 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[3].xs[3].noc_if_inst_east\\.vc_target[1]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_1[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[3].xs[3].noc_if_inst_east\\.vc_target[2]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[3].xs[3].noc_if_inst_west\\.vc_credit_gnt[2] | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0                                   | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/E[0]                                            | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_2[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        | rst              |                1 |              5 |         5.00 |
|  clk         | ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3]_i_1__36_n_0                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0                                   | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/grant_reg[1]                                    | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0                                   | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3]_i_1__42_n_0                        | rst              |                1 |              5 |         5.00 |
|  clk         | ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_2[0]                                | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits                                                 | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_1[0]                                | rst              |                1 |              5 |         5.00 |
|  clk         | ys[0].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits                                                 | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/E[0]                                            | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/E[0]                                            | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[3].noc_if_inst_east\\.vc_target[0]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__35_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[3].noc_if_inst_east\\.vc_target[1]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[3].noc_if_inst_west\\.vc_credit_gnt[2] | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[3].noc_if_inst_east\\.vc_target[2]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__32_n_0                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_1[0]                                | rst              |                1 |              5 |         5.00 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/ys[1].xs[1].noc_if_inst_west\\.vc_credit_gnt[1] | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_5[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[1].noc_if_inst_east\\.vc_target[0]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[1].noc_if_inst_east\\.vc_target[1]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_6[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[1].noc_if_inst_east\\.vc_target[2]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[1].noc_if_inst_west\\.vc_credit_gnt[2] | rst              |                3 |              5 |         1.67 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_1[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3]_i_1__33_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_2[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]_i_1__34_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_6[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[1].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits                                                 | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]_i_1__37_n_0                        | rst              |                1 |              5 |         5.00 |
|  clk         | ys[1].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]_i_1__40_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__41_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/grant_reg[2]_0[0]                               | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits                                                 | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[0].noc_if_inst_east\\.vc_target[0]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_6[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[0].noc_if_inst_east\\.vc_target[1]     | rst              |                4 |              5 |         1.25 |
|  clk         | ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_1[0]                                | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[0].noc_if_inst_east\\.vc_target[2]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[0].noc_if_inst_west\\.vc_credit_gnt[2] | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/ys[3].xs[2].noc_if_inst_east\\.vc_target[0]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]_i_1__28_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__44_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0[0]                                | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[3].noc_if_inst_east\\.vc_target[2]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/E[0]                                            | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__23_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        | rst              |                4 |              5 |         1.25 |
|  clk         | ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[3].noc_if_inst_east\\.vc_target[0]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[3].noc_if_inst_east\\.vc_target[1]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits                                                 | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_1[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[3].noc_if_inst_west\\.vc_credit_gnt[2] | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/ys[0].xs[0].noc_if_inst_west\\.vc_credit_gnt[0] | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/grant_reg[1][0]                                 | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/ys[0].xs[0].noc_if_inst_west\\.vc_credit_gnt[1] | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3]_i_1__24_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_2[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3]_i_1__27_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_6[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits                                                 | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_1[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]_i_1__46_n_0                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0                                   | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]_i_1__43_n_0                        | rst              |                1 |              5 |         5.00 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/grant_reg[1]                                    | rst              |                3 |              5 |         1.67 |
|  clk         | ys[3].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[1].noc_if_inst_east\\.vc_target[2]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[3].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        | rst              |                4 |              5 |         1.25 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[1].noc_if_inst_west\\.vc_credit_gnt[2] | rst              |                1 |              5 |         5.00 |
|  clk         | ys[3].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__38_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/E[0]                                            | rst              |                2 |              5 |         2.50 |
|  clk         | ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3]_i_1__39_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3]_i_1__45_n_0                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/o_empty_reg_1[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]_i_1__25_n_0                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[1].noc_if_inst_east\\.vc_target[0]     | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_6[0]                                | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[1].noc_if_inst_east\\.vc_target[1]     | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        | rst              |                1 |              5 |         5.00 |
|  clk         | ys[0].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits                                                 | rst              |                2 |              5 |         2.50 |
|  clk         | ys[3].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/o_empty_reg_0[0]                                | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        | rst              |                3 |              5 |         1.67 |
|  clk         | ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[3]_i_1__26_n_0                        | rst              |                2 |              5 |         2.50 |
|  clk         | ys[0].xs[1].client_xy/_05_                                                                                       | rst              |               13 |             39 |         3.00 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/E[0]                                            | rst              |               11 |             39 |         3.55 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/i_x_r_reg[1][0]                                 | rst              |               13 |             39 |         3.00 |
|  clk         | ys[0].xs[3].client_xy/regulator/E[0]                                                                             | rst              |               11 |             39 |         3.55 |
|  clk         | ys[2].xs[0].client_xy/_05_                                                                                       | rst              |               15 |             39 |         2.60 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/i_x_r_reg[1][0]                                 | rst              |               12 |             39 |         3.25 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/E[0]                                            | rst              |               11 |             39 |         3.55 |
|  clk         | ys[2].xs[2].client_xy/_05_                                                                                       | rst              |               16 |             39 |         2.44 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/E[0]                                            | rst              |                9 |             39 |         4.33 |
|  clk         | ys[3].xs[1].client_xy/_05_                                                                                       | rst              |               13 |             39 |         3.00 |
|  clk         | ys[1].xs[0].client_xy/_05_                                                                                       | rst              |               17 |             39 |         2.29 |
|  clk         | ys[1].xs[2].client_xy/_05_                                                                                       | rst              |               12 |             39 |         3.25 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/E[0]                                            | rst              |               17 |             39 |         2.29 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/E[0]                                            | rst              |                8 |             39 |         4.88 |
|  clk         | ys[3].xs[0].client_xy/_05_                                                                                       | rst              |               13 |             39 |         3.00 |
|  clk         | ys[0].xs[2].client_xy/_05_                                                                                       | rst              |               12 |             39 |         3.25 |
|  clk         | ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[1].noc_if_inst_east\\.vc_target[0]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[1].noc_if_inst_east\\.vc_target[1]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[3].noc_if_inst_east\\.vc_target[1]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[1].noc_if_inst_east\\.vc_target[2]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/ys[3].xs[2].noc_if_inst_east\\.vc_target[0]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[3].noc_if_inst_east\\.vc_target[1]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[0].noc_if_inst_east\\.vc_target[2]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[0].noc_if_inst_east\\.vc_target[1]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[0].noc_if_inst_east\\.vc_target[0]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[1].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[3].noc_if_inst_east\\.vc_target[2]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[3].noc_if_inst_east\\.vc_target[1]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[2].xs[3].noc_if_inst_east\\.vc_target[0]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/ys[3].xs[2].noc_if_inst_east\\.vc_target[2]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[3].noc_if_inst_east\\.vc_target[2]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[3].noc_if_inst_east\\.vc_target[0]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[1].noc_if_inst_east\\.vc_target[2]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[1].noc_if_inst_east\\.vc_target[1]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[1].xs[1].noc_if_inst_east\\.vc_target[0]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[1].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]_0                                        |                  |                6 |             48 |         8.00 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[3].noc_if_inst_east\\.vc_target[2]     |                  |                6 |             48 |         8.00 |
|  clk         |                                                                                                                  |                  |               25 |             48 |         1.92 |
|  clk         | ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[0].xs[3].noc_if_inst_east\\.vc_target[0]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[3].xs[3].noc_if_inst_east\\.vc_target[2]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[3].xs[3].noc_if_inst_east\\.vc_target[1]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/ys[3].xs[3].noc_if_inst_east\\.vc_target[0]     |                  |                6 |             48 |         8.00 |
|  clk         | ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/ys[3].xs[2].noc_if_inst_east\\.vc_target[1]     |                  |                6 |             48 |         8.00 |
|  clk         |                                                                                                                  | rst              |              636 |           1408 |         2.21 |
+--------------+------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


