
.vsteensy/build/02_Multiplexed_74165.elf:     file format elf32-littlearm


Disassembly of section .text.progmem:

60000000 <FlexSPI_NOR_Config>:
60000000:	FCFB...V........
	...
60000044:	.............. .
	...
60000080:	.....2.&........
60000090:	...$............
	...
600000b0:	................
	...
600000d0:	 ...............
	...
60000100:	................
60000110:	..... ..........
	...
60000130:	`...............
	...
600001c0:	................
600001d0:	................
	...
60000200:	................
60000210:	................
60000220:	................
60000230:	................
60000240:	................
60000250:	................
60000260:	................
60000270:	................
60000280:	................
60000290:	................
600002a0:	................
600002b0:	................
600002c0:	................
600002d0:	................
600002e0:	................
600002f0:	................
60000300:	................
60000310:	................
60000320:	................
60000330:	................
60000340:	................
60000350:	................
60000360:	................
60000370:	................
60000380:	................
60000390:	................
600003a0:	................
600003b0:	................
600003c0:	................
600003d0:	................
600003e0:	................
600003f0:	................
60000400:	................
60000410:	................
60000420:	................
60000430:	................
60000440:	................
60000450:	................
60000460:	................
60000470:	................
60000480:	................
60000490:	................
600004a0:	................
600004b0:	................
600004c0:	................
600004d0:	................
600004e0:	................
600004f0:	................
60000500:	................
60000510:	................
60000520:	................
60000530:	................
60000540:	................
60000550:	................
60000560:	................
60000570:	................
60000580:	................
60000590:	................
600005a0:	................
600005b0:	................
600005c0:	................
600005d0:	................
600005e0:	................
600005f0:	................
60000600:	................
60000610:	................
60000620:	................
60000630:	................
60000640:	................
60000650:	................
60000660:	................
60000670:	................
60000680:	................
60000690:	................
600006a0:	................
600006b0:	................
600006c0:	................
600006d0:	................
600006e0:	................
600006f0:	................
60000700:	................
60000710:	................
60000720:	................
60000730:	................
60000740:	................
60000750:	................
60000760:	................
60000770:	................
60000780:	................
60000790:	................
600007a0:	................
600007b0:	................
600007c0:	................
600007d0:	................
600007e0:	................
600007f0:	................
60000800:	................
60000810:	................
60000820:	................
60000830:	................
60000840:	................
60000850:	................
60000860:	................
60000870:	................
60000880:	................
60000890:	................
600008a0:	................
600008b0:	................
600008c0:	................
600008d0:	................
600008e0:	................
600008f0:	................
60000900:	................
60000910:	................
60000920:	................
60000930:	................
60000940:	................
60000950:	................
60000960:	................
60000970:	................
60000980:	................
60000990:	................
600009a0:	................
600009b0:	................
600009c0:	................
600009d0:	................
600009e0:	................
600009f0:	................
60000a00:	................
60000a10:	................
60000a20:	................
60000a30:	................
60000a40:	................
60000a50:	................
60000a60:	................
60000a70:	................
60000a80:	................
60000a90:	................
60000aa0:	................
60000ab0:	................
60000ac0:	................
60000ad0:	................
60000ae0:	................
60000af0:	................
60000b00:	................
60000b10:	................
60000b20:	................
60000b30:	................
60000b40:	................
60000b50:	................
60000b60:	................
60000b70:	................
60000b80:	................
60000b90:	................
60000ba0:	................
60000bb0:	................
60000bc0:	................
60000bd0:	................
60000be0:	................
60000bf0:	................
60000c00:	................
60000c10:	................
60000c20:	................
60000c30:	................
60000c40:	................
60000c50:	................
60000c60:	................
60000c70:	................
60000c80:	................
60000c90:	................
60000ca0:	................
60000cb0:	................
60000cc0:	................
60000cd0:	................
60000ce0:	................
60000cf0:	................
60000d00:	................
60000d10:	................
60000d20:	................
60000d30:	................
60000d40:	................
60000d50:	................
60000d60:	................
60000d70:	................
60000d80:	................
60000d90:	................
60000da0:	................
60000db0:	................
60000dc0:	................
60000dd0:	................
60000de0:	................
60000df0:	................
60000e00:	................
60000e10:	................
60000e20:	................
60000e30:	................
60000e40:	................
60000e50:	................
60000e60:	................
60000e70:	................
60000e80:	................
60000e90:	................
60000ea0:	................
60000eb0:	................
60000ec0:	................
60000ed0:	................
60000ee0:	................
60000ef0:	................
60000f00:	................
60000f10:	................
60000f20:	................
60000f30:	................
60000f40:	................
60000f50:	................
60000f60:	................
60000f70:	................
60000f80:	................
60000f90:	................
60000fa0:	................
60000fb0:	................
60000fc0:	................
60000fd0:	................
60000fe0:	................
60000ff0:	................

60001000 <ImageVectorTable>:
60001000:	.. @,..`........
60001010:	 ..`...`........

60001020 <BootData>:
60001020:	...`........

6000102c <vector_table>:
6000102c:	... 5..`

60001034 <ResetHandler>:
void ResetHandler(void)
{
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001034:	ldr	r3, [pc, #464]	; (60001208 <ResetHandler+0x1d4>)
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
60001036:	mov.w	r1, #11141120	; 0xaa0000
void ResetHandler(void)
{
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000103a:	ldr	r2, [pc, #464]	; (6000120c <ResetHandler+0x1d8>)
	IOMUXC_GPR_GPR16 = 0x00200007;
6000103c:	ldr	r0, [pc, #464]	; (60001210 <ResetHandler+0x1dc>)
void ResetHandler(void)
{
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000103e:	str	r2, [r3, #68]	; 0x44
	IOMUXC_GPR_GPR16 = 0x00200007;
60001040:	str	r0, [r3, #64]	; 0x40
	IOMUXC_GPR_GPR14 = 0x00AA0000;
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
60001042:	ldr	r2, [pc, #464]	; (60001214 <ResetHandler+0x1e0>)
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
60001044:	str	r1, [r3, #56]	; 0x38
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
60001046:	mov	sp, r2
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
60001048:	ldr	r2, [pc, #460]	; (60001218 <ResetHandler+0x1e4>)
6000104a:	ldr	r1, [pc, #464]	; (6000121c <ResetHandler+0x1e8>)
6000104c:	cmp	r2, r1
6000104e:	beq.n	60001070 <ResetHandler+0x3c>
	while (dest < dest_end) {
60001050:	ldr	r3, [pc, #460]	; (60001220 <ResetHandler+0x1ec>)
60001052:	cmp	r2, r3
60001054:	bcs.n	60001070 <ResetHandler+0x3c>
60001056:	mvns	r4, r2
60001058:	mov	r0, r1
6000105a:	add	r3, r4
6000105c:	bic.w	r3, r3, #3
60001060:	adds	r3, #4
60001062:	add	r3, r1
		*dest++ = *src++;
60001064:	ldr.w	r1, [r0], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
60001068:	cmp	r0, r3
		*dest++ = *src++;
6000106a:	str.w	r1, [r2], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
6000106e:	bne.n	60001064 <ResetHandler+0x30>
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
60001070:	ldr	r2, [pc, #432]	; (60001224 <ResetHandler+0x1f0>)
60001072:	ldr	r1, [pc, #436]	; (60001228 <ResetHandler+0x1f4>)
60001074:	cmp	r2, r1
60001076:	beq.n	60001098 <ResetHandler+0x64>
	while (dest < dest_end) {
60001078:	ldr	r3, [pc, #432]	; (6000122c <ResetHandler+0x1f8>)
6000107a:	cmp	r2, r3
6000107c:	bcs.n	60001098 <ResetHandler+0x64>
6000107e:	mvns	r4, r2
60001080:	mov	r0, r1
60001082:	add	r3, r4
60001084:	bic.w	r3, r3, #3
60001088:	adds	r3, #4
6000108a:	add	r3, r1
		*dest++ = *src++;
6000108c:	ldr.w	r1, [r0], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
60001090:	cmp	r0, r3
		*dest++ = *src++;
60001092:	str.w	r1, [r2], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
60001096:	bne.n	6000108c <ResetHandler+0x58>
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_clear(uint32_t *dest, uint32_t *dest_end)
{
	while (dest < dest_end) {
60001098:	ldr	r2, [pc, #404]	; (60001230 <ResetHandler+0x1fc>)
6000109a:	ldr	r3, [pc, #408]	; (60001234 <ResetHandler+0x200>)
6000109c:	cmp	r2, r3
6000109e:	bcs.n	600010b8 <ResetHandler+0x84>
600010a0:	mvns	r0, r2
600010a2:	mov	r1, r2
		*dest++ = 0;
600010a4:	movs	r4, #0
600010a6:	add	r3, r0
600010a8:	bic.w	r3, r3, #3
600010ac:	adds	r3, #4
600010ae:	add	r3, r2
600010b0:	str.w	r4, [r1], #4
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_clear(uint32_t *dest, uint32_t *dest_end)
{
	while (dest < dest_end) {
600010b4:	cmp	r3, r1
600010b6:	bne.n	600010b0 <ResetHandler+0x7c>
	memory_copy(&_stext, &_stextload, &_etext);
	memory_copy(&_sdata, &_sdataload, &_edata);
	memory_clear(&_sbss, &_ebss);

	// enable FPU
	SCB_CPACR = 0x00F00000;
600010b8:	ldr	r2, [pc, #380]	; (60001238 <ResetHandler+0x204>)
600010ba:	mov.w	r1, #15728640	; 0xf00000
600010be:	ldr	r3, [pc, #380]	; (6000123c <ResetHandler+0x208>)
600010c0:	str	r1, [r2, #0]
600010c2:	add.w	r1, r3, #704	; 0x2c0
600010c6:	ldr	r2, [pc, #376]	; (60001240 <ResetHandler+0x20c>)

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
600010c8:	str.w	r2, [r3, #4]!
600010cc:	cmp	r1, r3
600010ce:	bne.n	600010c8 <ResetHandler+0x94>
600010d0:	ldr	r3, [pc, #368]	; (60001244 <ResetHandler+0x210>)
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
600010d2:	movs	r1, #128	; 0x80
600010d4:	ldr	r2, [pc, #368]	; (60001248 <ResetHandler+0x214>)
600010d6:	strb.w	r1, [r3], #1
600010da:	cmp	r3, r2
600010dc:	bne.n	600010d6 <ResetHandler+0xa2>
}

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600010de:	ldr	r4, [pc, #364]	; (6000124c <ResetHandler+0x218>)
600010e0:	mov.w	r7, #2155905152	; 0x80808080
	reset_PFD();
	
	// Configure clocks
	// TODO: make sure all affected peripherals are turned off!
	// PIT & GPT timers to run from 24 MHz clock (independent of CPU speed)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600010e4:	ldr	r6, [pc, #360]	; (60001250 <ResetHandler+0x21c>)
	// UARTs run from 24 MHz clock (works if PLL3 off or bypassed)
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;

#if defined(__IMXRT1062__)
	// Use fast GPIO6, GPIO7, GPIO8, GPIO9
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600010e6:	mov.w	r2, #4294967295
	SCB_CPACR = 0x00F00000;

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
	SCB_VTOR = (uint32_t)_VectorsRam;
600010ea:	ldr.w	sl, [pc, #420]	; 60001290 <ResetHandler+0x25c>
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
600010ee:	movs	r5, #0

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600010f0:	ldr.w	r9, [pc, #416]	; 60001294 <ResetHandler+0x260>
	//PLL3:
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600010f4:	ldr.w	r8, [pc, #416]	; 60001298 <ResetHandler+0x264>
	SCB_CPACR = 0x00F00000;

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
	SCB_VTOR = (uint32_t)_VectorsRam;
600010f8:	ldr	r3, [pc, #344]	; (60001254 <ResetHandler+0x220>)
	// UARTs run from 24 MHz clock (works if PLL3 off or bypassed)
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;

#if defined(__IMXRT1062__)
	// Use fast GPIO6, GPIO7, GPIO8, GPIO9
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600010fa:	ldr	r1, [pc, #268]	; (60001208 <ResetHandler+0x1d4>)
	SCB_CPACR = 0x00F00000;

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
	SCB_VTOR = (uint32_t)_VectorsRam;
600010fc:	str.w	sl, [r3]
}

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001100:	str.w	r7, [r4, #260]	; 0x104
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
60001104:	str.w	r9, [r4, #256]	; 0x100
	//PLL3:
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
60001108:	str.w	r7, [r4, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
6000110c:	str.w	r8, [r4, #240]	; 0xf0
	reset_PFD();
	
	// Configure clocks
	// TODO: make sure all affected peripherals are turned off!
	// PIT & GPT timers to run from 24 MHz clock (independent of CPU speed)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
60001110:	ldr	r3, [r6, #28]
60001112:	bic.w	r3, r3, #127	; 0x7f
60001116:	orr.w	r3, r3, #64	; 0x40
6000111a:	str	r3, [r6, #28]
	// UARTs run from 24 MHz clock (works if PLL3 off or bypassed)
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;
6000111c:	ldr	r3, [r6, #36]	; 0x24
6000111e:	bic.w	r3, r3, #127	; 0x7f
60001122:	orr.w	r3, r3, #64	; 0x40
60001126:	str	r3, [r6, #36]	; 0x24

#if defined(__IMXRT1062__)
	// Use fast GPIO6, GPIO7, GPIO8, GPIO9
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
60001128:	str	r2, [r1, #104]	; 0x68
	IOMUXC_GPR_GPR27 = 0xFFFFFFFF;
6000112a:	str	r2, [r1, #108]	; 0x6c
	IOMUXC_GPR_GPR28 = 0xFFFFFFFF;
6000112c:	str	r2, [r1, #112]	; 0x70
	IOMUXC_GPR_GPR29 = 0xFFFFFFFF;
6000112e:	str	r2, [r1, #116]	; 0x74
	// must enable PRINT_DEBUG_STUFF in debug/print.h
	printf_debug_init();
	printf("\n***********IMXRT Startup**********\n");
	printf("test %d %d %d\n", 1, -1234567, 3);

	configure_cache();
60001130:	bl	6000129c <configure_cache>
extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
60001134:	ldr	r2, [pc, #288]	; (60001258 <ResetHandler+0x224>)
60001136:	movs	r0, #99	; 0x63
	SYST_CVR = 0;
60001138:	ldr	r3, [pc, #288]	; (6000125c <ResetHandler+0x228>)
#define SYSTICK_EXT_FREQ 100000

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
6000113a:	ldr	r1, [pc, #292]	; (60001260 <ResetHandler+0x22c>)
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
6000113c:	str	r0, [r2, #0]
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
6000113e:	movs	r2, #3
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
60001140:	str	r5, [r3, #0]
#define SYSTICK_EXT_FREQ 100000

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
60001142:	str.w	r1, [sl, #56]	; 0x38
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
60001146:	str.w	r2, [r3, #-8]
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
6000114a:	ldr	r1, [pc, #280]	; (60001264 <ResetHandler+0x230>)
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
6000114c:	ldr	r2, [pc, #280]	; (60001268 <ResetHandler+0x234>)

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
6000114e:	ldr	r0, [pc, #284]	; (6000126c <ResetHandler+0x238>)
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
60001150:	str.w	r2, [r3, #3336]	; 0xd08
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001154:	ldr	r3, [r1, #0]
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
60001156:	ldr	r2, [pc, #280]	; (60001270 <ResetHandler+0x23c>)
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001158:	orr.w	r3, r3, #16777216	; 0x1000000

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
6000115c:	str.w	r0, [sl, #60]	; 0x3c
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001160:	ldr	r0, [pc, #272]	; (60001274 <ResetHandler+0x240>)
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001162:	str	r3, [r1, #0]
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
60001164:	ldr	r3, [r2, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001166:	ldr	r1, [pc, #272]	; (60001278 <ResetHandler+0x244>)
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
60001168:	orr.w	r3, r3, #1
6000116c:	str	r3, [r2, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
6000116e:	ldr	r3, [r0, #0]
60001170:	str	r3, [r1, #0]
	printf("\n***********IMXRT Startup**********\n");
	printf("test %d %d %d\n", 1, -1234567, 3);

	configure_cache();
	configure_systick();
	usb_pll_start();	
60001172:	bl	6000133c <usb_pll_start>
}

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001176:	str.w	r7, [r4, #260]	; 0x104
	configure_cache();
	configure_systick();
	usb_pll_start();	
	reset_PFD(); //TODO: is this really needed?
#ifdef F_CPU
	set_arm_clock(F_CPU);
6000117a:	ldr	r0, [pc, #256]	; (6000127c <ResetHandler+0x248>)

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
6000117c:	str.w	r9, [r4, #256]	; 0x100
	//PLL3:
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
60001180:	str.w	r7, [r4, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
60001184:	str.w	r8, [r4, #240]	; 0xf0
	configure_cache();
	configure_systick();
	usb_pll_start();	
	reset_PFD(); //TODO: is this really needed?
#ifdef F_CPU
	set_arm_clock(F_CPU);
60001188:	bl	600016b0 <__set_arm_clock_veneer>
#endif

	asm volatile("nop\n nop\n nop\n nop": : :"memory"); // why oh why?
6000118c:	nop
6000118e:	nop
60001190:	nop
60001192:	nop

	// Undo PIT timer usage by ROM startup
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
60001194:	ldr	r1, [r6, #108]	; 0x6c
	PIT_MCR = 0;
60001196:	ldr	r2, [pc, #232]	; (60001280 <ResetHandler+0x24c>)
#endif

	asm volatile("nop\n nop\n nop\n nop": : :"memory"); // why oh why?

	// Undo PIT timer usage by ROM startup
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
60001198:	orr.w	r1, r1, #12288	; 0x3000
	PIT_TCTRL1 = 0;
	PIT_TCTRL2 = 0;
	PIT_TCTRL3 = 0;

	// initialize RTC
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
6000119c:	ldr	r3, [pc, #228]	; (60001284 <ResetHandler+0x250>)
#endif

	asm volatile("nop\n nop\n nop\n nop": : :"memory"); // why oh why?

	// Undo PIT timer usage by ROM startup
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
6000119e:	str	r1, [r6, #108]	; 0x6c
	PIT_MCR = 0;
600011a0:	str	r5, [r2, #0]
	PIT_TCTRL0 = 0;
600011a2:	str.w	r5, [r2, #264]	; 0x108
	PIT_TCTRL1 = 0;
600011a6:	str.w	r5, [r2, #280]	; 0x118
	PIT_TCTRL2 = 0;
600011aa:	str.w	r5, [r2, #296]	; 0x128
	PIT_TCTRL3 = 0;
600011ae:	str.w	r5, [r2, #312]	; 0x138

	// initialize RTC
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
600011b2:	ldr	r2, [r3, #56]	; 0x38
600011b4:	lsls	r2, r2, #31
600011b6:	bmi.n	600011ca <ResetHandler+0x196>
		// if SRTC isn't running, start it with default Jan 1, 2019
		SNVS_LPSRTCLR = 1546300800u << 15;
		SNVS_LPSRTCMR = 1546300800u >> 17;
600011b8:	movw	r2, #11797	; 0x2e15
	PIT_TCTRL3 = 0;

	// initialize RTC
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
		// if SRTC isn't running, start it with default Jan 1, 2019
		SNVS_LPSRTCLR = 1546300800u << 15;
600011bc:	ldr	r1, [pc, #200]	; (60001288 <ResetHandler+0x254>)
600011be:	str	r1, [r3, #84]	; 0x54
		SNVS_LPSRTCMR = 1546300800u >> 17;
600011c0:	str	r2, [r3, #80]	; 0x50
		SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
600011c2:	ldr	r2, [r3, #56]	; 0x38
600011c4:	orr.w	r2, r2, #1
600011c8:	str	r2, [r3, #56]	; 0x38
	}
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
600011ca:	ldr	r2, [pc, #184]	; (60001284 <ResetHandler+0x250>)
600011cc:	ldr	r4, [pc, #188]	; (6000128c <ResetHandler+0x258>)
600011ce:	ldr	r3, [r2, #8]
600011d0:	orr.w	r3, r3, #65537	; 0x10001
600011d4:	str	r3, [r2, #8]

	startup_early_hook();
600011d6:	bl	600016f0 <__startup_early_hook_veneer>
extern volatile uint32_t systick_millis_count;

static inline uint32_t millis(void) __attribute__((always_inline, unused));
static inline uint32_t millis(void)
{
	return systick_millis_count;
600011da:	ldr	r3, [r4, #0]
	while (millis() < 20) ; // wait at least 20ms before starting USB
600011dc:	cmp	r3, #19
600011de:	bls.n	600011da <ResetHandler+0x1a6>
	usb_init();
600011e0:	bl	600013a0 <usb_init>
	analog_init();
600011e4:	bl	6000148c <analog_init>
	pwm_init();
600011e8:	bl	600016d8 <__pwm_init_veneer>
	tempmon_init();
600011ec:	bl	600014e4 <tempmon_init>

	startup_late_hook();
600011f0:	bl	600016e0 <__startup_late_hook_veneer>
600011f4:	ldr	r3, [r4, #0]
	while (millis() < 300) ; // wait at least 300ms before calling user code
600011f6:	cmp.w	r3, #300	; 0x12c
600011fa:	bcc.n	600011f4 <ResetHandler+0x1c0>
	//printf("before C++ constructors\n");
	__libc_init_array();
600011fc:	bl	600016b8 <____libc_init_array_veneer>
	//printf("after C++ constructors\n");
	//printf("before setup\n");
	main();
60001200:	bl	600016e8 <__main_veneer>
60001204:	b.n	60001204 <ResetHandler+0x1d0>
60001206:	nop
60001208:	.word	0x400ac000
6000120c:	.word	0xaaaaaaab
60001210:	.word	0x00200007
60001214:	.word	0x20078000
60001218:	.word	0x00000000
6000121c:	.word	0x60001700
60001220:	.word	0x00006410
60001224:	.word	0x20000000
60001228:	.word	0x60007b1c
6000122c:	.word	0x20001000
60001230:	.word	0x20001000
60001234:	.word	0x200032c0
60001238:	.word	0xe000ed88
6000123c:	.word	0x200013fc
60001240:	.word	0x00000ec5
60001244:	.word	0xe000e400
60001248:	.word	0xe000e4a0
6000124c:	.word	0x400d8000
60001250:	.word	0x400fc000
60001254:	.word	0xe000ed08
60001258:	.word	0xe000e014
6000125c:	.word	0xe000e018
60001260:	.word	0x00000d15
60001264:	.word	0xe000edfc
60001268:	.word	0x20200000
6000126c:	.word	0x00000e19
60001270:	.word	0xe0001000
60001274:	.word	0xe0001004
60001278:	.word	0x20001048
6000127c:	.word	0x23c34600
60001280:	.word	0x40084000
60001284:	.word	0x400d4000
60001288:	.word	0x56c00000
6000128c:	.word	0x20001050
60001290:	.word	0x20001400
60001294:	.word	0x2018101b
60001298:	.word	0x13110d0c

6000129c <configure_cache>:
#define SIZE_32M	(SCB_MPU_RASR_SIZE(24) | SCB_MPU_RASR_ENABLE)
#define SIZE_64M	(SCB_MPU_RASR_SIZE(25) | SCB_MPU_RASR_ENABLE)
#define REGION(n)	(SCB_MPU_RBAR_REGION(n) | SCB_MPU_RBAR_VALID)

FLASHMEM void configure_cache(void)
{
6000129c:	push	{r4, r5, r6, r7, lr}

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	SCB_MPU_RBAR = 0x00000000 | REGION(0); // ITCM
6000129e:	ldr	r2, [pc, #100]	; (60001304 <configure_cache+0x68>)
	//printf("MPU_TYPE = %08lX\n", SCB_MPU_TYPE);
	//printf("CCR = %08lX\n", SCB_CCR);

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU
600012a0:	movs	r1, #0

	SCB_MPU_RBAR = 0x00000000 | REGION(0); // ITCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;
600012a2:	ldr	r3, [pc, #100]	; (60001308 <configure_cache+0x6c>)

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	SCB_MPU_RBAR = 0x00000000 | REGION(0); // ITCM
600012a4:	mov.w	lr, #16
	//printf("MPU_TYPE = %08lX\n", SCB_MPU_TYPE);
	//printf("CCR = %08lX\n", SCB_CCR);

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU
600012a8:	ldr	r0, [pc, #96]	; (6000130c <configure_cache+0x70>)

	// TODO: 32 byte sub-region at 0x00000000 with NOACCESS, to trap NULL pointer deref
	// TODO: protect access to power supply config
	// TODO: 32 byte sub-region at end of .bss section with NOACCESS, to trap stack overflow

	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
600012aa:	movs	r4, #1
	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	SCB_MPU_RBAR = 0x00000000 | REGION(0); // ITCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;
600012ac:	ldr	r6, [pc, #96]	; (60001310 <configure_cache+0x74>)

	SCB_MPU_RBAR = 0x00200000 | REGION(1); // Boot ROM
600012ae:	ldr	r5, [pc, #100]	; (60001314 <configure_cache+0x78>)
	//printf("MPU_TYPE = %08lX\n", SCB_MPU_TYPE);
	//printf("CCR = %08lX\n", SCB_CCR);

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU
600012b0:	str	r1, [r0, #0]

	SCB_MPU_RBAR = 0x00000000 | REGION(0); // ITCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;

	SCB_MPU_RBAR = 0x00200000 | REGION(1); // Boot ROM
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600012b2:	ldr	r7, [pc, #100]	; (60001318 <configure_cache+0x7c>)

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	SCB_MPU_RBAR = 0x00000000 | REGION(0); // ITCM
600012b4:	str.w	lr, [r2]
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;
600012b8:	str	r6, [r3, #0]

	SCB_MPU_RBAR = 0x00200000 | REGION(1); // Boot ROM
600012ba:	str	r5, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(2); // DTCM
600012bc:	ldr	r6, [pc, #92]	; (6000131c <configure_cache+0x80>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600012be:	ldr	r5, [pc, #96]	; (60001320 <configure_cache+0x84>)

	SCB_MPU_RBAR = 0x00000000 | REGION(0); // ITCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;

	SCB_MPU_RBAR = 0x00200000 | REGION(1); // Boot ROM
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600012c0:	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x20000000 | REGION(2); // DTCM
600012c2:	str	r6, [r2, #0]
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;

	SCB_MPU_RBAR = 0x20200000 | REGION(3); // RAM (AXI bus)
600012c4:	ldr	r7, [pc, #92]	; (60001324 <configure_cache+0x88>)

	SCB_MPU_RBAR = 0x00200000 | REGION(1); // Boot ROM
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(2); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600012c6:	str	r5, [r3, #0]

	SCB_MPU_RBAR = 0x20200000 | REGION(3); // RAM (AXI bus)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600012c8:	ldr	r6, [pc, #92]	; (60001328 <configure_cache+0x8c>)

	SCB_MPU_RBAR = 0x40000000 | REGION(4); // Peripherals
600012ca:	ldr	r5, [pc, #96]	; (6000132c <configure_cache+0x90>)
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(2); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;

	SCB_MPU_RBAR = 0x20200000 | REGION(3); // RAM (AXI bus)
600012cc:	str	r7, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600012ce:	str	r6, [r3, #0]

	SCB_MPU_RBAR = 0x40000000 | REGION(4); // Peripherals
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600012d0:	ldr	r7, [pc, #92]	; (60001330 <configure_cache+0x94>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;

	SCB_MPU_RBAR = 0x20200000 | REGION(3); // RAM (AXI bus)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;

	SCB_MPU_RBAR = 0x40000000 | REGION(4); // Peripherals
600012d2:	str	r5, [r2, #0]
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;

	SCB_MPU_RBAR = 0x60000000 | REGION(5); // QSPI Flash
600012d4:	ldr	r6, [pc, #92]	; (60001334 <configure_cache+0x98>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
600012d6:	ldr	r5, [pc, #96]	; (60001338 <configure_cache+0x9c>)

	SCB_MPU_RBAR = 0x20200000 | REGION(3); // RAM (AXI bus)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;

	SCB_MPU_RBAR = 0x40000000 | REGION(4); // Peripherals
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600012d8:	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x60000000 | REGION(5); // QSPI Flash
600012da:	str	r6, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
600012dc:	str	r5, [r3, #0]

	// TODO: 32 byte sub-region at 0x00000000 with NOACCESS, to trap NULL pointer deref
	// TODO: protect access to power supply config
	// TODO: 32 byte sub-region at end of .bss section with NOACCESS, to trap stack overflow

	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
600012de:	str	r4, [r0, #0]

	// cache enable, ARM DDI0403E, pg 628
	asm("dsb");
600012e0:	dsb	sy
	asm("isb");
600012e4:	isb	sy
	SCB_CACHE_ICIALLU = 0;
600012e8:	str.w	r1, [r3, #432]	; 0x1b0

	asm("dsb");
600012ec:	dsb	sy
	asm("isb");
600012f0:	isb	sy
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
600012f4:	ldr.w	r3, [r2, #-136]
600012f8:	orr.w	r3, r3, #196608	; 0x30000
600012fc:	str.w	r3, [r2, #-136]
60001300:	pop	{r4, r5, r6, r7, pc}
60001302:	nop
60001304:	.word	0xe000ed9c
60001308:	.word	0xe000eda0
6000130c:	.word	0xe000ed94
60001310:	.word	0x03080025
60001314:	.word	0x00200011
60001318:	.word	0x07020021
6000131c:	.word	0x20000012
60001320:	.word	0x13080025
60001324:	.word	0x20200013
60001328:	.word	0x130b0027
6000132c:	.word	0x40000014
60001330:	.word	0x13100033
60001334:	.word	0x60000015
60001338:	.word	0x070b002f

6000133c <usb_pll_start>:
}


FLASHMEM void usb_pll_start()
{
6000133c:	push	{r4, r5, r6, r7}
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
6000133e:	ldr	r2, [pc, #92]	; (6000139c <usb_pll_start+0x60>)
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
			printf("  enable USB clocks\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001340:	movs	r7, #64	; 0x40
			printf("  wait for lock\n");
			continue;
		}
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
			printf("  turn off bypass\n");
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001342:	mov.w	r1, #65536	; 0x10000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
			printf("  power up PLL\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001346:	mov.w	r6, #4096	; 0x1000
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
			printf("  enable PLL\n");
			// TODO: should this be done so early, or later??
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
6000134a:	mov.w	r5, #8192	; 0x2000
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
		printf("CCM_ANALOG_PLL_USB1=%08lX\n", n);
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
			printf("  ERROR, 528 MHz mode!\n"); // never supposed to use this mode!
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
6000134e:	mov.w	r4, #49152	; 0xc000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001352:	movw	r0, #12354	; 0x3042


FLASHMEM void usb_pll_start()
{
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001356:	ldr	r3, [r2, #16]
		printf("CCM_ANALOG_PLL_USB1=%08lX\n", n);
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001358:	tst.w	r3, #2
6000135c:	beq.n	6000136c <usb_pll_start+0x30>
			printf("  ERROR, 528 MHz mode!\n"); // never supposed to use this mode!
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
6000135e:	str	r4, [r2, #24]
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
60001360:	str	r1, [r2, #20]
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001362:	str	r0, [r2, #24]


FLASHMEM void usb_pll_start()
{
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001364:	ldr	r3, [r2, #16]
		printf("CCM_ANALOG_PLL_USB1=%08lX\n", n);
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001366:	tst.w	r3, #2
6000136a:	bne.n	6000135e <usb_pll_start+0x22>
				CCM_ANALOG_PLL_USB1_DIV_SELECT |		// use 480 MHz
				CCM_ANALOG_PLL_USB1_ENABLE |			// disable
				CCM_ANALOG_PLL_USB1_EN_USB_CLKS;		// disable usb
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
6000136c:	tst.w	r3, #8192	; 0x2000
60001370:	bne.n	60001376 <usb_pll_start+0x3a>
			printf("  enable PLL\n");
			// TODO: should this be done so early, or later??
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001372:	str	r5, [r2, #20]
			continue;
60001374:	b.n	60001356 <usb_pll_start+0x1a>
		}
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
60001376:	tst.w	r3, #4096	; 0x1000
6000137a:	bne.n	60001380 <usb_pll_start+0x44>
			printf("  power up PLL\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
6000137c:	str	r6, [r2, #20]
			continue;
6000137e:	b.n	60001356 <usb_pll_start+0x1a>
		}
		if (!(n & CCM_ANALOG_PLL_USB1_LOCK)) {
60001380:	cmp	r3, #0
60001382:	bge.n	60001356 <usb_pll_start+0x1a>
			printf("  wait for lock\n");
			continue;
		}
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
60001384:	tst.w	r3, #65536	; 0x10000
60001388:	beq.n	6000138e <usb_pll_start+0x52>
			printf("  turn off bypass\n");
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
6000138a:	str	r1, [r2, #24]
			continue;
6000138c:	b.n	60001356 <usb_pll_start+0x1a>
		}
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
6000138e:	lsls	r3, r3, #25
60001390:	bmi.n	60001396 <usb_pll_start+0x5a>
			printf("  enable USB clocks\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001392:	str	r7, [r2, #20]
			continue;
60001394:	b.n	60001356 <usb_pll_start+0x1a>
		}
		return; // everything is as it should be  :-)
	}
}
60001396:	pop	{r4, r5, r6, r7}
60001398:	bx	lr
6000139a:	nop
6000139c:	.word	0x400d8000

600013a0 <usb_init>:
FLASHMEM void usb_init(void)
{
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
600013a0:	ldr	r3, [pc, #192]	; (60001464 <usb_init+0xc4>)
600013a2:	movw	r2, #3937	; 0xf61

static void run_callbacks(endpoint_t *ep);


FLASHMEM void usb_init(void)
{
600013a6:	push	{r4, r5, r6, lr}
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
600013a8:	str.w	r2, [r3, #288]	; 0x120

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
600013ac:	movw	r5, #1028	; 0x404
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
		| PMU_REG_3P0_ENABLE_LINREG;

	usb_init_serialnumber();
600013b0:	bl	600016d0 <__usb_init_serialnumber_veneer>

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
600013b4:	ldr	r1, [pc, #176]	; (60001468 <usb_init+0xc8>)
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
600013b6:	ldr	r0, [pc, #180]	; (6000146c <usb_init+0xcc>)

	usb_init_serialnumber();

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
600013b8:	ldr.w	r2, [r1, #128]	; 0x80
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
600013bc:	ldr	r4, [pc, #176]	; (60001470 <usb_init+0xd0>)

	usb_init_serialnumber();

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
600013be:	orr.w	r2, r2, #3
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
600013c2:	ldr	r3, [pc, #176]	; (60001474 <usb_init+0xd4>)

	usb_init_serialnumber();

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
600013c4:	str.w	r2, [r1, #128]	; 0x80
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
600013c8:	str.w	r5, [r0, #352]	; 0x160
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
600013cc:	ldr	r2, [r4, #0]
600013ce:	ands	r3, r2
600013d0:	cbnz	r3, 600013da <usb_init+0x3a>
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
600013d2:	ldr.w	r3, [r0, #424]	; 0x1a8
600013d6:	lsls	r2, r3, #30
600013d8:	beq.n	60001410 <usb_init+0x70>
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
600013da:	ldr	r3, [pc, #144]	; (6000146c <usb_init+0xcc>)
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
600013dc:	mov.w	r1, #2147483648	; 0x80000000
600013e0:	ldr	r2, [pc, #140]	; (60001470 <usb_init+0xd0>)
600013e2:	str	r1, [r2, #52]	; 0x34
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
600013e4:	mov	r2, r3
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
600013e6:	ldr.w	r1, [r3, #320]	; 0x140
600013ea:	orr.w	r1, r1, #2
600013ee:	str.w	r1, [r3, #320]	; 0x140
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
600013f2:	ldr.w	r3, [r2, #320]	; 0x140
600013f6:	lsls	r3, r3, #30
600013f8:	bmi.n	600013f2 <usb_init+0x52>
		NVIC_CLEAR_PENDING(IRQ_USB1);
600013fa:	mov.w	r0, #131072	; 0x20000
600013fe:	ldr	r1, [pc, #120]	; (60001478 <usb_init+0xd8>)
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001400:	ldr	r3, [pc, #108]	; (60001470 <usb_init+0xd0>)
60001402:	mov.w	r2, #2147483648	; 0x80000000
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001406:	str	r0, [r1, #0]
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
60001408:	movs	r0, #25
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
		NVIC_CLEAR_PENDING(IRQ_USB1);
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
6000140a:	str	r2, [r3, #56]	; 0x38
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
6000140c:	bl	600016c8 <__delay_veneer>
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001410:	ldr	r5, [pc, #104]	; (6000147c <usb_init+0xdc>)
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
60001412:	movs	r2, #0
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001414:	ldr	r3, [pc, #88]	; (60001470 <usb_init+0xd0>)
60001416:	mov.w	r1, #1073741824	; 0x40000000
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
6000141a:	ldr	r4, [pc, #80]	; (6000146c <usb_init+0xcc>)
6000141c:	movs	r6, #10
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
6000141e:	str	r1, [r3, #56]	; 0x38
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001420:	mov	r0, r5
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
60001422:	str	r2, [r3, #0]
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001424:	mov	r1, r2
	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001426:	str.w	r6, [r4, #424]	; 0x1a8
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
6000142a:	mov.w	r2, #640	; 0x280
6000142e:	bl	600016c0 <__memset_veneer>
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001432:	mov.w	r6, #4227072	; 0x408000
	endpoint_queue_head[1].config = (64 << 16);
60001436:	mov.w	r0, #4194304	; 0x400000
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
6000143a:	movw	r3, #323	; 0x143
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
#else
extern void (* _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
6000143e:	ldr	r2, [pc, #64]	; (60001480 <usb_init+0xe0>)
60001440:	ldr	r1, [pc, #64]	; (60001484 <usb_init+0xe4>)
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001442:	str	r6, [r5, #0]
	endpoint_queue_head[1].config = (64 << 16);
60001444:	str	r0, [r5, #64]	; 0x40
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
60001446:	str.w	r5, [r4, #344]	; 0x158
6000144a:	str.w	r1, [r2, #516]	; 0x204
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
6000144e:	str.w	r3, [r4, #328]	; 0x148
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &isr;
	attachInterruptVector(IRQ_USB1, &isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001452:	ldr	r2, [pc, #52]	; (60001488 <usb_init+0xe8>)
60001454:	mov.w	r1, #131072	; 0x20000
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
60001458:	movs	r3, #1
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &isr;
	attachInterruptVector(IRQ_USB1, &isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
6000145a:	str	r1, [r2, #0]
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
6000145c:	str.w	r3, [r4, #320]	; 0x140
60001460:	pop	{r4, r5, r6, pc}
60001462:	nop
60001464:	.word	0x400d8000
60001468:	.word	0x400fc000
6000146c:	.word	0x402e0000
60001470:	.word	0x400d9000
60001474:	.word	0x001e1c00
60001478:	.word	0xe000e28c
6000147c:	.word	0x20003000
60001480:	.word	0x20001400
60001484:	.word	0x00001819
60001488:	.word	0xe000e10c

6000148c <analog_init>:
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
6000148c:	ldr	r3, [pc, #68]	; (600014d4 <analog_init+0x48>)
	} else {
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_HC_AIEN | ADC_CFG_ADHSC;
6000148e:	ldr	r1, [pc, #72]	; (600014d8 <analog_init+0x4c>)
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001490:	ldr	r0, [r3, #108]	; 0x6c
#endif
	//ADC1
	ADC1_CFG = mode | ADC_HC_AIEN | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) ;
60001492:	mov	r2, r1
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001494:	orr.w	r0, r0, #196608	; 0x30000
}

#define MAX_ADC_CLOCK 20000000

FLASHMEM void analog_init(void)
{
60001498:	push	{r4, r5}
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
6000149a:	str	r0, [r3, #108]	; 0x6c
	} else {
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_HC_AIEN | ADC_CFG_ADHSC;
6000149c:	movw	r5, #1719	; 0x6b7
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
600014a0:	ldr	r0, [r3, #108]	; 0x6c
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_HC_AIEN | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
600014a2:	movs	r4, #160	; 0xa0
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
600014a4:	orr.w	r0, r0, #768	; 0x300
600014a8:	str	r0, [r3, #108]	; 0x6c
	} else {
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_HC_AIEN | ADC_CFG_ADHSC;
600014aa:	str	r5, [r1, #68]	; 0x44
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
600014ac:	str	r4, [r1, #72]	; 0x48
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) ;
600014ae:	ldr	r3, [r2, #72]	; 0x48
600014b0:	lsls	r3, r3, #24
600014b2:	bmi.n	600014ae <analog_init+0x22>
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_HC_AIEN | ADC_CFG_ADHSC;
600014b4:	ldr	r3, [pc, #36]	; (600014dc <analog_init+0x50>)
600014b6:	movw	r0, #1719	; 0x6b7
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
600014ba:	movs	r1, #160	; 0xa0
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) ;
600014bc:	mov	r2, r3
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) ;
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_HC_AIEN | ADC_CFG_ADHSC;
600014be:	str	r0, [r3, #68]	; 0x44
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
600014c0:	str	r1, [r3, #72]	; 0x48
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) ;
600014c2:	ldr	r3, [r2, #72]	; 0x48
600014c4:	ands.w	r3, r3, #128	; 0x80
600014c8:	bne.n	600014c2 <analog_init+0x36>
	calibrating = 0;
600014ca:	ldr	r2, [pc, #20]	; (600014e0 <analog_init+0x54>)
600014cc:	strb	r3, [r2, #0]
}
600014ce:	pop	{r4, r5}
600014d0:	bx	lr
600014d2:	nop
600014d4:	.word	0x400fc000
600014d8:	.word	0x400c4000
600014dc:	.word	0x400c8000
600014e0:	.word	0x20001299

600014e4 <tempmon_init>:
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
600014e4:	ldr	r2, [pc, #216]	; (600015c0 <tempmon_init+0xdc>)

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
600014e6:	movs	r0, #3
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
600014e8:	ldr	r1, [pc, #216]	; (600015c4 <tempmon_init+0xe0>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
600014ea:	vmov.f32	s13, #57	; 0x41c80000  25.0
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
600014ee:	ldr	r3, [r2, #0]
600014f0:	bic.w	r3, r3, #1

static uint32_t s_hotTemp, s_hotCount, s_roomC_hotC;
static float s_hot_ROOM;

FLASHMEM void tempmon_init(void)
{
600014f4:	push	{r4, r5, r6, r7, lr}
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
600014f6:	str	r3, [r2, #0]

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
600014f8:	str.w	r0, [r2, #144]	; 0x90
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
600014fc:	ldr.w	r3, [r1, #224]	; 0xe0
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001500:	ldr.w	lr, [pc, #212]	; 600015d8 <tempmon_init+0xf4>
60001504:	uxtb	r4, r3
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001506:	ubfx	r0, r3, #8, #12
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;
6000150a:	ldr	r7, [pc, #188]	; (600015c8 <tempmon_init+0xe4>)
6000150c:	rsb	r3, r0, r3, lsr #20
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
60001510:	vmov	s15, r4
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001514:	sub.w	r1, r4, #85	; 0x55
  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001518:	str.w	r4, [lr]
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
6000151c:	vcvt.f32.s32	s14, s15
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001520:	add.w	r4, r3, r3, lsl #2
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001524:	vmov	s15, r0
60001528:	mul.w	r1, r3, r1
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;
6000152c:	str	r3, [r7, #0]
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
6000152e:	add.w	r3, r3, r3, lsl #6
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001532:	vcvt.f32.s32	s10, s15
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001536:	vmov	s15, r1
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
6000153a:	subs	r1, r1, r4
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
6000153c:	vsub.f32	s13, s14, s13
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001540:	vcvt.f32.u32	s14, s15
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
60001544:	ldr	r5, [pc, #132]	; (600015cc <tempmon_init+0xe8>)
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001546:	vmov	s15, r1
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
6000154a:	add	r3, r1
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
6000154c:	vstr	s13, [r5]
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001550:	vcvt.f32.u32	s15, s15
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001554:	ldr	r6, [pc, #120]	; (600015d0 <tempmon_init+0xec>)
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001556:	vdiv.f32	s11, s14, s13
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
6000155a:	ldr	r1, [pc, #120]	; (600015d4 <tempmon_init+0xf0>)
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
6000155c:	str	r0, [r6, #0]
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
6000155e:	ldr	r0, [r2, #0]
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001560:	vdiv.f32	s12, s15, s13
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001564:	vmov	s15, r3
60001568:	vcvt.f32.u32	s15, s15
6000156c:	vdiv.f32	s14, s15, s13
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001570:	vadd.f32	s11, s11, s10
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001574:	vadd.f32	s13, s12, s10
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001578:	vcvt.u32.f32	s11, s11
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
6000157c:	vcvt.u32.f32	s13, s13
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001580:	vmov	r3, s11
60001584:	orr.w	r3, r0, r3, lsl #20
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001588:	vmov	r0, s13
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
6000158c:	vadd.f32	s15, s14, s10
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001590:	str	r3, [r2, #0]
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001592:	and.w	r1, r1, r0, lsl #16
60001596:	ldr.w	r3, [r2, #272]	; 0x110
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
6000159a:	vcvt.u32.f32	s15, s15
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
6000159e:	orrs	r3, r1
600015a0:	str.w	r3, [r2, #272]	; 0x110
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
600015a4:	vmov	r3, s15
600015a8:	ldr.w	r1, [r2, #272]	; 0x110
600015ac:	ubfx	r3, r3, #0, #12
600015b0:	orrs	r3, r1
600015b2:	str.w	r3, [r2, #272]	; 0x110
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring
600015b6:	ldr	r3, [r2, #0]
600015b8:	orr.w	r3, r3, #2
600015bc:	str	r3, [r2, #0]
600015be:	pop	{r4, r5, r6, r7, pc}
600015c0:	.word	0x400d8180
600015c4:	.word	0x401f4400
600015c8:	.word	0x200012a4
600015cc:	.word	0x200012a0
600015d0:	.word	0x200012a8
600015d4:	.word	0x0fff0000
600015d8:	.word	0x2000129c

600015dc <usb_string_product_name_default>:
600015dc:	..U.S.B. .S.e.r.
600015ec:	i.a.l...

600015f4 <usb_string_manufacturer_name_default>:
600015f4:	..T.e.e.n.s.y.d.
60001604:	u.i.n.o.

6000160c <string0>:
6000160c:	....

60001610 <usb_config_descriptor_12>:
60001610:	..C.....2.......
60001620:	...$....$....$..
60001630:	.$..............
60001640:	.........@......
60001650:	@...

60001654 <usb_config_descriptor_480>:
60001654:	..C.....2.......
60001664:	...$....$....$..
60001674:	.$..............
60001684:	................
60001694:	....

60001698 <qualifier_descriptor>:
60001698:	.......@....

600016a4 <_init>:
600016a4:	push	{r3, r4, r5, r6, r7, lr}
600016a6:	nop
600016a8:	pop	{r3, r4, r5, r6, r7}
600016aa:	pop	{r3}
600016ac:	mov	lr, r3
600016ae:	bx	lr

600016b0 <__set_arm_clock_veneer>:
600016b0:	ldr.w	pc, [pc]	; 600016b4 <__set_arm_clock_veneer+0x4>
600016b4:	.word	0x00000775

600016b8 <____libc_init_array_veneer>:
600016b8:	ldr.w	pc, [pc]	; 600016bc <____libc_init_array_veneer+0x4>
600016bc:	.word	0x000024dd

600016c0 <__memset_veneer>:
600016c0:	ldr.w	pc, [pc]	; 600016c4 <__memset_veneer+0x4>
600016c4:	.word	0x00002bb1

600016c8 <__delay_veneer>:
600016c8:	ldr.w	pc, [pc]	; 600016cc <__delay_veneer+0x4>
600016cc:	.word	0x00000a39

600016d0 <__usb_init_serialnumber_veneer>:
600016d0:	ldr.w	pc, [pc]	; 600016d4 <__usb_init_serialnumber_veneer+0x4>
600016d4:	.word	0x000022b5

600016d8 <__pwm_init_veneer>:
600016d8:	ldr.w	pc, [pc]	; 600016dc <__pwm_init_veneer+0x4>
600016dc:	.word	0x00001ffd

600016e0 <__startup_late_hook_veneer>:
600016e0:	ldr.w	pc, [pc]	; 600016e4 <__startup_late_hook_veneer+0x4>
600016e4:	.word	0x00000ee1

600016e8 <__main_veneer>:
600016e8:	ldr.w	pc, [pc]	; 600016ec <__main_veneer+0x4>
600016ec:	.word	0x00000b85

600016f0 <__startup_early_hook_veneer>:
600016f0:	ldr.w	pc, [pc]	; 600016f4 <__startup_early_hook_veneer+0x4>
600016f4:	.word	0x00000edd

600016f8 <__init_array_start>:
600016f8:	.word	0x00000045
600016fc:	.word	0x000004cd

Disassembly of section .text.itcm:

00000000 <_stext>:
	...

00000020 <__do_global_dtors_aux>:
{
	__disable_irq();
	sof_usage |= (1 << interface);
	uint32_t intr = USB1_USBINTR;
	if (!(intr & USB_USBINTR_SRE)) {
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
      20:	.word	0x4c05b510
		USB1_USBINTR = intr | USB_USBINTR_SRE;
      24:	ldrb	r3, [r4, #0]
      26:	cbnz	r3, 36 <__rtc_localtime+0x5>
	}
	__enable_irq();
      28:	ldr	r3, [pc, #16]	; (3c <__rtc_localtime+0xb>)
      2a:	cbz	r3, 32 <__rtc_localtime+0x1>
      2c:	ldr	r0, [pc, #16]	; (40 <__rtc_localtime+0xf>)
      2e:	.short	0xf3af
      30:	strh	r0, [r0, #0]
      32:	.short	0x2301
    /* ready to read temperature code value */
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    /* Calculate temperature */
    tmeas = s_hotTemp - (float)((nmeas - s_hotCount) * s_hot_ROOM / s_roomC_hotC);

    return tmeas;
      34:	strb	r3, [r4, #0]
      36:	.short	0xbd10
      38:	asrs	r0, r0, #32
      3a:	.short	0x2000
      3c:	movs	r0, r0
      3e:	.short	0x0000
}
      40:	str	r4, [r2, #64]	; 0x40
	...

00000044 <frame_dummy>:
      44:	.word	0xb5104b08
      48:	cbz	r3, 52 <frame_dummy+0xe>
      4a:	.short	0x4908
      4c:	ldr	r0, [pc, #32]	; (70 <frame_dummy+0x2c>)
      4e:	.short	0xf3af
      50:	strh	r0, [r0, #0]
      52:	.short	0x4808
      54:	ldr	r3, [r0, #0]
      56:	.short	0xb903
      58:	pop	{r4, pc}
      5a:	.short	0x4b07
      mode |= 0;
      mode1 |= 0;
    }

  ADC1_CFG = mode;
  ADC2_CFG = mode1;
      5c:	cmp	r3, #0

    } else if (num >= 16) {
      mode |= ADC_CFG_AVGS(2);
      mode1 |= ADC_CFG_AVGS(2);

    } else if (num >= 8) {
      5e:	beq.n	58 <frame_dummy+0x14>
      60:	ldmia.w	sp!, {r4, lr}
      mode |= ADC_CFG_AVGS(1);
      64:	bx	r3
      mode1 |= ADC_CFG_AVGS(1);
      66:	nop
      68:	movs	r0, r0
    } else {
      mode |= 0;
      mode1 |= 0;
    }

  ADC1_CFG = mode;
      6a:	movs	r0, r0
  ADC2_CFG = mode1;
  
  if(num >= 4){
      6c:	asrs	r4, r0, #32
      mode |= 0;
      mode1 |= 0;
    }

  ADC1_CFG = mode;
  ADC2_CFG = mode1;
      6e:	.short	0x2000
    } else {
      mode |= 0;
      mode1 |= 0;
    }

  ADC1_CFG = mode;
      70:	str	r4, [r2, #64]	; 0x40
  ADC2_CFG = mode1;
      72:	movs	r0, r0
  
  if(num >= 4){
      74:	asrs	r0, r0, #32
      ADC1_GC |= ADC_GC_AVGE;// turns on averaging
      ADC2_GC |= ADC_GC_AVGE;// turns on averaging
  }
}
      76:	movs	r0, #0
      78:	movs	r0, r0
	...

0000007c <EncoderTool::EncPlex74165::~EncPlex74165()>:
        : EncPlexBase(nrOfEncoders, mode), A(pinA), B(pinB), LD(pinLD), CLK(pinCLK)
    {
        begin(); // usually calling begin from the constructor works... if not you can always call it in setup()
    }

    EncPlex74165::~EncPlex74165()
      7c:	push	{r4, lr}
      7e:	mov	r4, r0
    {
        pinMode(A, INPUT_DISABLE);
      80:	movs	r1, #5
      82:	ldrb	r0, [r0, #24]
      84:	.word	0xfd3ef000
        pinMode(B, INPUT_DISABLE);
      88:	ldrb	r0, [r4, #28]
      8a:	.short	0x2105
      8c:	bl	b04 <pinMode>
        pinMode(LD, INPUT_DISABLE);
      90:	.word	0x0020f894
      94:	movs	r1, #5
      96:	.short	0xf000
      98:	ldc2	8, cr15, [r5, #-592]!	; 0xfffffdb0
        pinMode(CLK, INPUT_DISABLE);
      9c:	.word	0x21050024
      a0:	bl	b04 <pinMode>
        : EncPlexBase(nrOfEncoders, mode), A(pinA), B(pinB), LD(pinLD), CLK(pinCLK)
    {
        begin(); // usually calling begin from the constructor works... if not you can always call it in setup()
    }

    EncPlex74165::~EncPlex74165()
      a4:	mov	r0, r4
      a6:	.short	0xf000
      a8:			; <UNDEFINED> instruction: 0xfa894620
    {
        pinMode(A, INPUT_DISABLE);
        pinMode(B, INPUT_DISABLE);
        pinMode(LD, INPUT_DISABLE);
        pinMode(CLK, INPUT_DISABLE);
    }
      ac:	pop	{r4, pc}
      ae:	nop

000000b0 <EncoderTool::EncPlex74165::begin()>:

    void EncPlex74165::begin()
    {
      b0:	.word	0x4ff8e92d
      b4:	mov	r6, r0
        pinMode(A, INPUT);
      b6:	movs	r1, #0
      b8:	.word	0xf0007e00
      bc:	stc2	15, cr7, [r3, #-192]!	; 0xffffff40
        pinMode(B, INPUT);
      c0:	movs	r1, #0
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
      c2:	ldr	r5, [pc, #452]	; (288 <EncoderTool::EncPlex74165::begin()+0x1d8>)
      c4:	bl	b04 <pinMode>
        pinMode(LD, OUTPUT);
      c8:	ldrb.w	r0, [r6, #32]
      cc:	movs	r1, #1

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
      ce:	.short	0xf8df
      d0:	strh	r0, [r1, #14]
      d2:	.short	0xf000
      d4:	ldc2	8, cr15, [r7, #-600]	; 0xfffffda8
        pinMode(CLK, OUTPUT);
      d8:	.word	0x21010024
      dc:	bl	b04 <pinMode>
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
      e0:	.word	0x0020f896
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
      e4:	ldr	r3, [pc, #420]	; (28c <EncoderTool::EncPlex74165::begin()+0x1dc>)
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
      e6:	.short	0x0100

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
      e8:	ldr	r2, [pc, #420]	; (290 <EncoderTool::EncPlex74165::begin()+0x1e0>)
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
      ea:	.short	0x469e
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
      ec:	adds	r4, r5, r0
      ee:	ldr	r1, [r5, r0]
      f0:	ldr	r4, [r4, #12]
      f2:	str.w	r4, [r1, #132]	; 0x84
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
      f6:	ldr	r4, [r3, #0]
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
      f8:	.word	0x3000f8d8
      fc:	umull	r3, r2, r2, r3
     100:	.word	0xf8de0c92
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     104:	adds	r0, #0
     106:	.short	0x4f61
     108:	subs	r3, r3, r4
     10a:	cmp	r2, r3
     10c:	.word	0x182ad8f9
static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     110:	mov	lr, r7

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     112:	.short	0x2332
     114:	ldr	r4, [pc, #380]	; (294 <EncoderTool::EncPlex74165::begin()+0x1e4>)
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     116:	ldr	r2, [r2, #12]
     118:	.word	0x2088f8c1
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     11c:	ldr	r7, [r7, #0]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     11e:	.short	0xf8d8
     120:	movs	r0, #0
     122:	lsrs	r2, r2, #16
     124:	.word	0xf302fb03
     128:	lsrs	r3, r3, #1
     12a:	.short	0xfba4
     12c:	adds	r4, #3
     12e:	.short	0x0a24
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     130:	ldr.w	r3, [lr]
     134:	ldr	r2, [pc, #340]	; (28c <EncoderTool::EncPlex74165::begin()+0x1dc>)
     136:	.short	0x1bdb
     138:	cmp	r4, r3
     13a:	.short	0xd8f9
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     13c:	ldr	r7, [r2, #0]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     13e:	.short	0x2332
     140:	ldr.w	r4, [r8]
     144:	.word	0xc14cf8df
     148:	mov.w	lr, r4, lsr #16
     14c:	.word	0xf30efb03
     150:	lsrs	r3, r3, #1
     152:	umull	r3, r4, ip, r3
     156:	.short	0x0a24
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     158:	ldr	r3, [r2, #0]
     15a:	.short	0xf8df
     15c:	b.n	3c0 <EncoderTool::EncPlex74165::tick()+0x124>
     15e:	.short	0x1bdb
     160:	cmp	r4, r3
     162:	.short	0xd8f9
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     164:	ldr.w	r4, [lr]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     168:	.word	0xf8d82332
     16c:	strb	r0, [r0, #0]
     16e:	ldr	r2, [pc, #292]	; (294 <EncoderTool::EncPlex74165::begin()+0x1e4>)
     170:	.word	0xfb030c3f
     174:	ssat	r8, #28, r7, lsl #1
     178:	.word	0x3203fba2
     17c:	lsrs	r2, r2, #8
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     17e:	.short	0xf8de
     180:	adds	r0, #0
     182:	.short	0x1b1b
     184:	cmp	r2, r3
     186:	.short	0xd8fa
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     188:	ldrb	r2, [r6, #24]
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     18a:	.short	0x4428
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     18c:	ldrb	r3, [r6, #28]
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     18e:	ldr	r4, [r0, #12]
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     190:	lsls	r2, r2, #4
     192:	lsls	r3, r3, #4
        delay50ns();
        delay50ns();
        digitalWriteFast(LD, HIGH);

        // first values are available directly after loading
        encoders[0].begin(digitalReadFast(A), digitalReadFast(B));
     194:	ldr	r0, [r6, #4]
     196:	adds	r7, r5, r2
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     198:	str.w	r4, [r1, #132]	; 0x84
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     19c:	ldr	r1, [r5, r2]
     19e:	.short	0x18ea
     1a0:	ldr	r3, [r5, r3]
     1a2:	.short	0x6889
     1a4:	ldr	r2, [r2, #12]
     1a6:	ldr	r4, [r3, #8]
     1a8:	ldr	r3, [r7, #12]
     1aa:	tst	r4, r2
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     1ac:	ldr.w	fp, [pc, #216]	; 288 <EncoderTool::EncPlex74165::begin()+0x1d8>
     1b0:	ite	ne
     1b2:	movne	r2, #1
     1b4:	moveq	r2, #0
     1b6:	tst	r1, r3
     1b8:	.word	0x2101bf14
     1bc:	moveq	r1, #0
     1be:	.short	0xf000
     1c0:			; <UNDEFINED> instruction: 0xfa636833

        for (unsigned i = 1; i < encoderCount; i++) // shift in the the rest of the encoders
     1c4:	.word	0xd95d2b01
     1c8:	ldrb.w	r0, [r6, #36]	; 0x24
     1cc:	movs	r7, #1
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     1ce:	.short	0x4c2f
     1d0:	lsls	r3, r0, #4
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     1d2:	ldr.w	sl, [pc, #192]	; 294 <EncoderTool::EncPlex74165::begin()+0x1e4>
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     1d6:	.short	0x46a1
     1d8:	ldr.w	r1, [fp, r3]
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     1dc:	.word	0x1000eb05

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     1e0:	movs	r3, #50	; 0x32
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     1e2:	ldr	r2, [r0, #12]
     1e4:	.word	0x2084f8c1
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     1e8:	ldr	r1, [r4, #0]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     1ea:	.short	0xf8d8
     1ec:	movs	r0, #0
     1ee:	.short	0x0c12
     1f0:	mul.w	r2, r3, r2
     1f4:	lsrs	r2, r2, #1
     1f6:	umull	r3, r2, sl, r2
     1fa:	.short	0x0a12
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     1fc:	ldr	r3, [r4, #0]
     1fe:	.short	0x1a5b
     200:	cmp	r2, r3
     202:	bhi.n	1fc <EncoderTool::EncPlex74165::begin()+0x14c>
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     204:	ldrb	r1, [r6, #24]
        {
            digitalWriteFast(CLK, HIGH);
            delay50ns();
            encoders[i].begin(digitalReadFast(A), digitalReadFast(B));
     206:	.short	0x202c
     208:	ldrb	r3, [r6, #28]
     20a:	.short	0x0109
     20c:	lsls	r3, r3, #4
     20e:	.short	0x586a
     210:	add	r1, r5
     212:	.short	0xeb05
     214:	lsrs	r3, r0, #24
     216:	.short	0x58eb
     218:	ldr.w	ip, [r2, #8]
     21c:	.word	0xfb006872
     220:	movs	r0, #7
     222:	ldr.w	r2, [lr, #12]
     226:	ldr.w	lr, [r3, #8]
     22a:	ldr	r3, [r1, #12]
     22c:	tst.w	lr, r2
     230:	ite	ne
     232:	movne	r2, #1
     234:	moveq	r2, #0
     236:	tst.w	ip, r3
     23a:	ite	ne
     23c:	movne	r1, #1
     23e:	moveq	r1, #0
     240:	bl	688 <EncoderTool::EncoderBase::begin(unsigned long, unsigned long)>
            digitalWriteFast(CLK, LOW);
     244:	ldr	r0, [r6, #36]	; 0x24

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     246:	movs	r3, #50	; 0x32
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     248:	uxtb	r2, r0
     24a:	lsls	r2, r2, #4
     24c:	adds	r1, r5, r2
     24e:	ldr.w	lr, [r5, r2]
     252:	ldr	r2, [r1, #12]
     254:	str.w	r2, [lr, #136]	; 0x88
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     258:	ldr.w	r1, [r9]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     25c:	ldr.w	r2, [r8]
     260:	lsrs	r2, r2, #16
     262:	mul.w	r2, r3, r2
     266:	lsrs	r2, r2, #1
     268:	umull	r3, r2, sl, r2
     26c:	lsrs	r2, r2, #8
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     26e:	ldr	r3, [r4, #0]
     270:	subs	r3, r3, r1
     272:	cmp	r2, r3
     274:	bhi.n	26e <EncoderTool::EncPlex74165::begin()+0x1be>
        digitalWriteFast(LD, HIGH);

        // first values are available directly after loading
        encoders[0].begin(digitalReadFast(A), digitalReadFast(B));

        for (unsigned i = 1; i < encoderCount; i++) // shift in the the rest of the encoders
     276:	adds	r7, #1
     278:	ldr	r3, [r6, #0]
     27a:	cmp	r3, r7
     27c:	bls.n	284 <EncoderTool::EncPlex74165::begin()+0x1d4>
     27e:	mov	r1, lr
     280:	uxtb	r0, r0
     282:	b.n	1dc <EncoderTool::EncPlex74165::begin()+0x12c>
     284:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
     288:	.word	0x20000060
     28c:	.word	0xe0001004
     290:	.word	0x431bde83
     294:	.word	0x08972311
     298:	.word	0x20000608

0000029c <EncoderTool::EncPlex74165::tick()>:
    }



    void EncPlex74165::tick()
    {
     29c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     2a0:	mov	r6, r0
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     2a2:	ldrb.w	r0, [r0, #32]
     2a6:	ldr	r5, [pc, #432]	; (458 <EncoderTool::EncPlex74165::tick()+0x1bc>)

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     2a8:	movs	r3, #50	; 0x32
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     2aa:	lsls	r0, r0, #4
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     2ac:	ldr	r2, [pc, #428]	; (45c <EncoderTool::EncPlex74165::tick()+0x1c0>)
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     2ae:	ldr.w	r8, [pc, #436]	; 464 <EncoderTool::EncPlex74165::tick()+0x1c8>
     2b2:	sub	sp, #16
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     2b4:	adds	r7, r5, r0
     2b6:	ldr	r1, [r5, r0]
static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     2b8:	mov	lr, r2

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     2ba:	ldr	r4, [pc, #420]	; (460 <EncoderTool::EncPlex74165::tick()+0x1c4>)
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     2bc:	ldr	r7, [r7, #12]
     2be:	str.w	r7, [r1, #136]	; 0x88
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     2c2:	ldr	r7, [r2, #0]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     2c4:	ldr.w	r2, [r8]
     2c8:	lsrs	r2, r2, #16
     2ca:	mul.w	r3, r3, r2
     2ce:	lsrs	r3, r3, #1
     2d0:	umull	r3, r4, r4, r3
     2d4:	lsrs	r4, r4, #8
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     2d6:	ldr.w	r3, [lr]
     2da:	ldr	r2, [pc, #384]	; (45c <EncoderTool::EncPlex74165::tick()+0x1c0>)
     2dc:	subs	r3, r3, r7
     2de:	cmp	r4, r3
     2e0:	bhi.n	2d6 <EncoderTool::EncPlex74165::tick()+0x3a>
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     2e2:	ldr	r7, [r2, #0]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     2e4:	movs	r3, #50	; 0x32
     2e6:	ldr.w	r4, [r8]
     2ea:	ldr.w	ip, [pc, #372]	; 460 <EncoderTool::EncPlex74165::tick()+0x1c4>
     2ee:	mov.w	lr, r4, lsr #16
     2f2:	mul.w	r3, r3, lr
     2f6:	lsrs	r3, r3, #1
     2f8:	umull	r3, r4, ip, r3
     2fc:	lsrs	r4, r4, #8
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     2fe:	ldr	r3, [r2, #0]
     300:	ldr.w	lr, [pc, #344]	; 45c <EncoderTool::EncPlex74165::tick()+0x1c0>
     304:	subs	r3, r3, r7
     306:	cmp	r4, r3
     308:	bhi.n	2fe <EncoderTool::EncPlex74165::tick()+0x62>
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     30a:	ldr.w	r4, [lr]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     30e:	movs	r3, #50	; 0x32
     310:	ldr.w	r7, [r8]
     314:	ldr	r2, [pc, #328]	; (460 <EncoderTool::EncPlex74165::tick()+0x1c4>)
     316:	lsrs	r7, r7, #16
     318:	mul.w	r3, r3, r7
     31c:	lsrs	r3, r3, #1
     31e:	umull	r3, r2, r2, r3
     322:	lsrs	r2, r2, #8
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     324:	ldr.w	r3, [lr]
     328:	subs	r3, r3, r4
     32a:	cmp	r2, r3
     32c:	bhi.n	324 <EncoderTool::EncPlex74165::tick()+0x88>
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     32e:	ldrb	r2, [r6, #24]
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     330:	add	r0, r5
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     332:	ldrb	r3, [r6, #28]
     334:	lsls	r2, r2, #4
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     336:	ldr	r4, [r0, #12]
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     338:	lsls	r3, r3, #4
        delay50ns();
        delay50ns();
        digitalWriteFast(LD, HIGH);

        // first values are available directly after loading
        if (encoders[0].update(digitalReadFast(A), digitalReadFast(B)) && callback != nullptr)
     33a:	ldr	r0, [r6, #4]
     33c:	adds	r7, r5, r2
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     33e:	str.w	r4, [r1, #132]	; 0x84
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     342:	ldr	r1, [r5, r2]
     344:	adds	r2, r5, r3
     346:	ldr	r3, [r5, r3]
     348:	ldr	r1, [r1, #8]
     34a:	ldr	r2, [r2, #12]
     34c:	ldr	r4, [r3, #8]
     34e:	ldr	r3, [r7, #12]
     350:	tst	r4, r2
     352:	ite	ne
     354:	movne	r2, #1
     356:	moveq	r2, #0
     358:	tst	r1, r3
     35a:	ite	ne
     35c:	movne	r1, #1
     35e:	moveq	r1, #0
     360:	bl	694 <EncoderTool::EncoderBase::update(unsigned long, unsigned long)>
     364:	cbz	r0, 382 <EncoderTool::EncPlex74165::tick()+0xe6>
     366:	ldr	r3, [r6, #16]
     368:	cbz	r3, 382 <EncoderTool::EncPlex74165::tick()+0xe6>
     36a:	ldr	r1, [r6, #4]
     36c:	movs	r0, #0
     36e:	add	r2, sp, #16
    function<_Res(_ArgTypes...)>::
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
	__throw_bad_function_call();
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
     370:	ldr	r3, [r6, #20]
     372:	ldr	r4, [r1, #0]
     374:	mov	r1, sp
     376:	str	r0, [sp, #0]
     378:	add.w	r0, r6, #8
     37c:	str.w	r4, [r2, #-12]!
     380:	blx	r3
        {
            callback(0, encoders[0].getValue());
        }
        for (unsigned i = 1; i < encoderCount; i++) // shift in the the rest of the encoders
     382:	ldr	r3, [r6, #0]
     384:	cmp	r3, #1
     386:	bls.n	452 <EncoderTool::EncPlex74165::tick()+0x1b6>
     388:	mov.w	sl, #44	; 0x2c
     38c:	movs	r7, #1
     38e:	ldr	r0, [r6, #36]	; 0x24
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     390:	ldr	r4, [pc, #200]	; (45c <EncoderTool::EncPlex74165::tick()+0x1c0>)
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     392:	ldr.w	r9, [pc, #204]	; 460 <EncoderTool::EncPlex74165::tick()+0x1c4>
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     396:	uxtb	r0, r0

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     398:	movs	r3, #50	; 0x32
				CORE_PIN39_PORTCLEAR = CORE_PIN39_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     39a:	lsls	r0, r0, #4
     39c:	adds	r1, r5, r0
     39e:	ldr	r2, [r5, r0]
     3a0:	ldr	r1, [r1, #12]
     3a2:	str.w	r1, [r2, #132]	; 0x84
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     3a6:	ldr	r1, [r4, #0]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     3a8:	ldr.w	r2, [r8]
     3ac:	lsrs	r2, r2, #16
     3ae:	mul.w	r2, r3, r2
     3b2:	lsrs	r2, r2, #1
     3b4:	umull	r3, r2, r9, r2
     3b8:	lsrs	r2, r2, #8
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     3ba:	ldr	r3, [r4, #0]
     3bc:	subs	r3, r3, r1
     3be:	cmp	r2, r3
     3c0:	bhi.n	3ba <EncoderTool::EncPlex74165::tick()+0x11e>
			return (CORE_PIN33_PINREG & CORE_PIN33_BITMASK) ? 1 : 0;
		} else {
			return 0;
		}
	} else {
		return (*portInputRegister(pin) & digitalPinToBitMask(pin)) ? 1 : 0;
     3c2:	ldrb	r2, [r6, #24]
     3c4:	ldrb	r3, [r6, #28]
     3c6:	lsls	r2, r2, #4
        {
            digitalWriteFast(CLK, HIGH);
            delay50ns();
            if (encoders[i].update(digitalReadFast(A), digitalReadFast(B)) && callback != nullptr)
     3c8:	ldr	r0, [r6, #4]
     3ca:	lsls	r3, r3, #4
     3cc:	ldr	r1, [r5, r2]
     3ce:	add	r2, r5
     3d0:	add.w	lr, r5, r3
     3d4:	ldr	r3, [r5, r3]
     3d6:	ldr	r1, [r1, #8]
     3d8:	add	r0, sl
     3da:	ldr.w	ip, [r3, #8]
     3de:	ldr.w	lr, [lr, #12]
     3e2:	ldr	r3, [r2, #12]
     3e4:	tst.w	ip, lr
     3e8:	ite	ne
     3ea:	movne	r2, #1
     3ec:	moveq	r2, #0
     3ee:	tst	r1, r3
     3f0:	ite	ne
     3f2:	movne	r1, #1
     3f4:	moveq	r1, #0
     3f6:	bl	694 <EncoderTool::EncoderBase::update(unsigned long, unsigned long)>
     3fa:	cbz	r0, 418 <EncoderTool::EncPlex74165::tick()+0x17c>
     3fc:	ldr	r3, [r6, #16]
     3fe:	cbz	r3, 418 <EncoderTool::EncPlex74165::tick()+0x17c>
     400:	ldr	r0, [r6, #4]
     402:	add	r2, sp, #16
     404:	add	r1, sp, #8
     406:	ldr.w	r3, [r0, sl]
     40a:	add.w	r0, r6, #8
     40e:	str	r7, [sp, #8]
     410:	str.w	r3, [r2, #-4]!
     414:	ldr	r3, [r6, #20]
     416:	blx	r3
            {
                callback(i, encoders[i].getValue());
            }
            digitalWriteFast(CLK, LOW);
     418:	ldr	r0, [r6, #36]	; 0x24

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     41a:	movs	r3, #50	; 0x32
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     41c:	uxtb	r2, r0
     41e:	lsls	r2, r2, #4
     420:	adds	r1, r5, r2
     422:	ldr	r2, [r5, r2]
     424:	ldr	r1, [r1, #12]
     426:	str.w	r1, [r2, #136]	; 0x88
}

static inline void delayNanoseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayNanoseconds(uint32_t nsec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     42a:	ldr	r1, [r4, #0]
	uint32_t cycles =   ((F_CPU_ACTUAL>>16) * nsec) / (1000000000UL>>16);
     42c:	ldr.w	r2, [r8]
     430:	lsrs	r2, r2, #16
     432:	mul.w	r2, r3, r2
     436:	lsrs	r2, r2, #1
     438:	umull	r3, r2, r9, r2
     43c:	lsrs	r2, r2, #8
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     43e:	ldr	r3, [r4, #0]
     440:	subs	r3, r3, r1
     442:	cmp	r2, r3
     444:	bhi.n	43e <EncoderTool::EncPlex74165::tick()+0x1a2>
        // first values are available directly after loading
        if (encoders[0].update(digitalReadFast(A), digitalReadFast(B)) && callback != nullptr)
        {
            callback(0, encoders[0].getValue());
        }
        for (unsigned i = 1; i < encoderCount; i++) // shift in the the rest of the encoders
     446:	adds	r7, #1
     448:	ldr	r3, [r6, #0]
     44a:	add.w	sl, sl, #44	; 0x2c
     44e:	cmp	r3, r7
     450:	bhi.n	396 <EncoderTool::EncPlex74165::tick()+0xfa>
                callback(i, encoders[i].getValue());
            }
            digitalWriteFast(CLK, LOW);
            delay50ns();
        }
    }
     452:	add	sp, #16
     454:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     458:	.word	0x20000060
     45c:	.word	0xe0001004
     460:	.word	0x08972311
     464:	.word	0x20000608

00000468 <setup>:

EncPlex74165 encoders(encoderCount, pinLD, pinCLK, QH_A, QH_B, CountMode::quarterInv);


void setup()
{
     468:	push	{r3, lr}
    encoders.begin();
     46a:	ldr	r0, [pc, #8]	; (474 <setup+0xc>)
     46c:	bl	b0 <EncoderTool::EncPlex74165::begin()>
     470:	pop	{r3, pc}
     472:	nop
     474:	.word	0x2000101c

00000478 <loop>:

elapsedMillis stopwatch = 0;


void loop()
{
     478:	push	{r4, r5, r6, lr}
extern volatile uint32_t systick_millis_count;

static inline uint32_t millis(void) __attribute__((always_inline, unused));
static inline uint32_t millis(void)
{
	return systick_millis_count;
     47a:	ldr	r6, [pc, #60]	; (4b8 <loop+0x40>)
	unsigned long ms;
public:
	elapsedMillis(void) { ms = millis(); }
	elapsedMillis(unsigned long val) { ms = millis() - val; }
	elapsedMillis(const elapsedMillis &orig) { ms = orig.ms; }
	operator unsigned long () const { return millis() - ms; }
     47c:	ldr	r5, [pc, #60]	; (4bc <loop+0x44>)
    encoders.tick();
     47e:	ldr	r0, [pc, #64]	; (4c0 <loop+0x48>)
     480:	bl	29c <EncoderTool::EncPlex74165::tick()>
     484:	ldr	r3, [r6, #0]

    if (stopwatch > 100)  // display encoder values every 100 ms
     486:	ldr	r2, [r5, #0]
     488:	subs	r3, r3, r2
     48a:	cmp	r3, #100	; 0x64
     48c:	bls.n	4b4 <loop+0x3c>
     48e:	movs	r4, #0
    {
        for (unsigned i = 0; i < encoderCount; i++)
        {
            Serial.printf("E%u:%3d ", i, encoders[i].getValue());
     490:	mov	r1, r4
     492:	ldr	r0, [pc, #44]	; (4c0 <loop+0x48>)
     494:	bl	61c <EncoderTool::EncPlexBase::operator[](unsigned int)>
     498:	mov	r2, r4
{
    encoders.tick();

    if (stopwatch > 100)  // display encoder values every 100 ms
    {
        for (unsigned i = 0; i < encoderCount; i++)
     49a:	adds	r4, #1
        {
            Serial.printf("E%u:%3d ", i, encoders[i].getValue());
     49c:	ldr	r3, [r0, #0]
     49e:	ldr	r1, [pc, #36]	; (4c4 <loop+0x4c>)
     4a0:	ldr	r0, [pc, #36]	; (4c8 <loop+0x50>)
     4a2:	bl	e9c <Print::printf(char const*, ...)>
{
    encoders.tick();

    if (stopwatch > 100)  // display encoder values every 100 ms
    {
        for (unsigned i = 0; i < encoderCount; i++)
     4a6:	cmp	r4, #8
     4a8:	bne.n	490 <loop+0x18>
        {
            Serial.printf("E%u:%3d ", i, encoders[i].getValue());
        }
        Serial.println();
     4aa:	ldr	r0, [pc, #28]	; (4c8 <loop+0x50>)
     4ac:	bl	e6c <Print::println()>
     4b0:	ldr	r3, [r6, #0]
	elapsedMillis & operator = (const elapsedMillis &rhs) { ms = rhs.ms; return *this; }
	elapsedMillis & operator = (unsigned long val) { ms = millis() - val; return *this; }
     4b2:	str	r3, [r5, #0]
     4b4:	pop	{r4, r5, r6, pc}
     4b6:	nop
     4b8:	.word	0x20001050
     4bc:	.word	0x20001044
     4c0:	.word	0x2000101c
     4c4:	.word	0x20000000
     4c8:	.word	0x20000610

000004cc <_GLOBAL__sub_I_encoders>:
        stopwatch = 0;
    }
     4cc:	push	{r3, r4, r5, lr}


    // IMPLEMENTATION ============================================

    EncPlex74165::EncPlex74165(unsigned nrOfEncoders, unsigned pinLD, unsigned pinCLK, unsigned pinA, unsigned pinB, CountMode mode)
        : EncPlexBase(nrOfEncoders, mode), A(pinA), B(pinB), LD(pinLD), CLK(pinCLK)
     4ce:	ldr	r4, [pc, #52]	; (504 <_GLOBAL__sub_I_encoders+0x38>)
     4d0:	movs	r2, #1
     4d2:	movs	r1, #8
     4d4:	movs	r5, #0
     4d6:	mov	r0, r4
     4d8:	bl	518 <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)>
     4dc:	movs	r3, #4
     4de:	movs	r1, #1
     4e0:	movs	r2, #3
    {
        begin(); // usually calling begin from the constructor works... if not you can always call it in setup()
     4e2:	mov	r0, r4


    // IMPLEMENTATION ============================================

    EncPlex74165::EncPlex74165(unsigned nrOfEncoders, unsigned pinLD, unsigned pinCLK, unsigned pinA, unsigned pinB, CountMode mode)
        : EncPlexBase(nrOfEncoders, mode), A(pinA), B(pinB), LD(pinLD), CLK(pinCLK)
     4e4:	str	r3, [r4, #36]	; 0x24
     4e6:	str	r1, [r4, #28]
     4e8:	str	r2, [r4, #32]
     4ea:	str	r5, [r4, #24]
    {
        begin(); // usually calling begin from the constructor works... if not you can always call it in setup()
     4ec:	bl	b0 <EncoderTool::EncPlex74165::begin()>
constexpr unsigned QH_B   = 1; //output pin QH of shift register A
constexpr unsigned pinLD  = 3; //load pin for all shift registers)
constexpr unsigned pinCLK = 4; //clock pin for all shift registers
                               //74165 datasheet: http://www.ti.com/product/SN74HC165

EncPlex74165 encoders(encoderCount, pinLD, pinCLK, QH_A, QH_B, CountMode::quarterInv);
     4f0:	ldr	r2, [pc, #20]	; (508 <_GLOBAL__sub_I_encoders+0x3c>)
     4f2:	mov	r0, r4
     4f4:	ldr	r1, [pc, #20]	; (50c <_GLOBAL__sub_I_encoders+0x40>)
     4f6:	bl	24b8 <__aeabi_atexit>
     4fa:	ldr	r2, [pc, #20]	; (510 <_GLOBAL__sub_I_encoders+0x44>)
{
private:
	unsigned long ms;
public:
	elapsedMillis(void) { ms = millis(); }
	elapsedMillis(unsigned long val) { ms = millis() - val; }
     4fc:	ldr	r3, [pc, #20]	; (514 <_GLOBAL__sub_I_encoders+0x48>)
     4fe:	ldr	r2, [r2, #0]
     500:	str	r2, [r3, #0]
     502:	pop	{r3, r4, r5, pc}
     504:	.word	0x2000101c
     508:	.word	0x20000600
     50c:	.word	0x0000007d
     510:	.word	0x20001050
     514:	.word	0x20001044

00000518 <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)>:
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
     518:	movs	r3, #0
namespace EncoderTool
{
    EncPlexBase::EncPlexBase(unsigned eCnt, CountMode mode)
        : encoderCount(eCnt)
    {
        encoders = new EncoderBase[eCnt];
     51a:	cmp.w	r1, #48758784	; 0x2e80000
#include "EncPlexBase.h"

namespace EncoderTool
{
    EncPlexBase::EncPlexBase(unsigned eCnt, CountMode mode)
     51e:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     522:	mov	r6, r0
     524:	mov	r8, r1
     526:	mov	r7, r2
        : encoderCount(eCnt)
     528:	str	r1, [r0, #0]
     52a:	str	r3, [r0, #16]
    {
        encoders = new EncoderBase[eCnt];
     52c:	bhi.n	5b2 <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)+0x9a>
     52e:	movs	r0, #44	; 0x2c
     530:	mul.w	r0, r0, r1
     534:	adds	r0, #8
     536:	bl	ebc <operator new[](unsigned int)>
     53a:	movs	r3, #44	; 0x2c
     53c:	str.w	r8, [r0, #4]
     540:	add.w	lr, r0, #8
     544:	str	r3, [r0, #0]
     546:	cmp.w	r8, #0
     54a:	beq.n	586 <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)+0x6e>
     54c:	movs	r1, #0
     54e:	add.w	r3, r0, #52	; 0x34
     552:	ldr	r5, [pc, #100]	; (5b8 <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)+0xa0>)
    };

    class EncoderBase
    {
     public:
        EncoderBase() = default;
     554:	mov.w	r4, #2147483648	; 0x80000000
     558:	mov	r2, r1
     55a:	mvn.w	r0, #2147483648	; 0x80000000
     55e:	adds	r1, #1
     560:	str.w	r2, [r3, #-44]
     564:	str.w	r4, [r3, #-40]
     568:	adds	r3, #44	; 0x2c
     56a:	cmp	r8, r1
     56c:	str.w	r0, [r3, #-80]
     570:	strb.w	r2, [r3, #-76]
     574:	str.w	r2, [r3, #-72]
     578:	strb.w	r2, [r3, #-68]
     57c:	str.w	r2, [r3, #-56]
     580:	str.w	r5, [r3, #-48]
     584:	bne.n	55e <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)+0x46>
     586:	str.w	lr, [r6, #4]
        for (unsigned i = 0; i < eCnt; i++)
     58a:	cmp.w	r8, #0
     58e:	beq.n	5ac <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)+0x94>
     590:	movs	r4, #0
     592:	mov	r5, r4
     594:	b.n	59a <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)+0x82>
     596:	ldr.w	lr, [r6, #4]
     59a:	adds	r5, #1
        {
            encoders[i].setCountMode(mode);
     59c:	add.w	r0, lr, r4
     5a0:	mov	r1, r7
     5a2:	adds	r4, #44	; 0x2c
     5a4:	bl	63c <EncoderTool::EncoderBase::setCountMode(EncoderTool::CountMode)>
{
    EncPlexBase::EncPlexBase(unsigned eCnt, CountMode mode)
        : encoderCount(eCnt)
    {
        encoders = new EncoderBase[eCnt];
        for (unsigned i = 0; i < eCnt; i++)
     5a8:	cmp	r8, r5
     5aa:	bne.n	596 <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)+0x7e>
        {
            encoders[i].setCountMode(mode);
        }
    }
     5ac:	mov	r0, r6
     5ae:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
namespace EncoderTool
{
    EncPlexBase::EncPlexBase(unsigned eCnt, CountMode mode)
        : encoderCount(eCnt)
    {
        encoders = new EncoderBase[eCnt];
     5b2:	mov.w	r0, #4294967295
     5b6:	b.n	536 <EncoderTool::EncPlexBase::EncPlexBase(unsigned int, EncoderTool::CountMode)+0x1e>
     5b8:	.word	0x20000044

000005bc <EncoderTool::EncPlexBase::~EncPlexBase()>:
        {
            encoders[i].setCountMode(mode);
        }
    }

    EncPlexBase::~EncPlexBase()
     5bc:	push	{r3, r4, r5, r6, r7, lr}
    {
        delete[] encoders;
     5be:	ldr	r6, [r0, #4]
        {
            encoders[i].setCountMode(mode);
        }
    }

    EncPlexBase::~EncPlexBase()
     5c0:	mov	r7, r0
    {
        delete[] encoders;
     5c2:	cbz	r6, 604 <EncoderTool::EncPlexBase::~EncPlexBase()+0x48>
     5c4:	ldr.w	r1, [r6, #-4]
     5c8:	movs	r3, #44	; 0x2c
     5ca:	mul.w	r1, r3, r1
     5ce:	adds	r5, r6, r1
     5d0:	cmp	r6, r5
     5d2:	bne.n	5d8 <EncoderTool::EncPlexBase::~EncPlexBase()+0x1c>
     5d4:	b.n	616 <EncoderTool::EncPlexBase::~EncPlexBase()+0x5a>
     5d6:	mov	r5, r4
     5d8:	sub.w	r4, r5, #44	; 0x2c
     5dc:	sub.w	r1, r5, #20

    ~_Function_base()
    {
      if (_M_manager)
     5e0:	ldr	r3, [r4, #32]
	_M_manager(_M_functor, _M_functor, __destroy_functor);
     5e2:	movs	r2, #3
     5e4:	mov	r0, r1

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
     5e6:	cbz	r3, 5ec <EncoderTool::EncPlexBase::~EncPlexBase()+0x30>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
     5e8:	blx	r3
     5ea:	ldr	r6, [r7, #4]
     5ec:	cmp	r6, r4
     5ee:	bne.n	5d6 <EncoderTool::EncPlexBase::~EncPlexBase()+0x1a>
     5f0:	ldr.w	r1, [r5, #-48]
     5f4:	movs	r3, #44	; 0x2c
     5f6:	mul.w	r1, r3, r1
     5fa:	adds	r1, #8
     5fc:	sub.w	r0, r4, #8
     600:	bl	ec0 <operator delete[](void*, unsigned int)>

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
     604:	ldr	r3, [r7, #16]
     606:	cbz	r3, 612 <EncoderTool::EncPlexBase::~EncPlexBase()+0x56>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
     608:	add.w	r1, r7, #8
     60c:	movs	r2, #3
     60e:	mov	r0, r1
     610:	blx	r3
    }
     612:	mov	r0, r7
     614:	pop	{r3, r4, r5, r6, r7, pc}
        }
    }

    EncPlexBase::~EncPlexBase()
    {
        delete[] encoders;
     616:	mov	r4, r6
     618:	b.n	5fa <EncoderTool::EncPlexBase::~EncPlexBase()+0x3e>
     61a:	nop

0000061c <EncoderTool::EncPlexBase::operator[](unsigned int)>:
    }

    EncoderBase& EncPlexBase::operator[](std::size_t idx)
    {
        return idx < encoderCount ? encoders[idx] : encoders[encoderCount - 1];
     61c:	ldr	r2, [r0, #0]
     61e:	cmp	r2, r1
     620:	bhi.n	630 <EncoderTool::EncPlexBase::operator[](unsigned int)+0x14>
     622:	movs	r3, #44	; 0x2c
     624:	ldr	r1, [r0, #4]
     626:	mul.w	r3, r3, r2
     62a:	subs	r3, #44	; 0x2c
     62c:	adds	r0, r1, r3
    }
     62e:	bx	lr
        delete[] encoders;
    }

    EncoderBase& EncPlexBase::operator[](std::size_t idx)
    {
        return idx < encoderCount ? encoders[idx] : encoders[encoderCount - 1];
     630:	ldr	r3, [r0, #4]
     632:	movs	r0, #44	; 0x2c
     634:	mla	r0, r0, r1, r3
     638:	bx	lr
     63a:	nop

0000063c <EncoderTool::EncoderBase::setCountMode(EncoderTool::CountMode)>:

namespace EncoderTool
{
    EncoderBase& EncoderBase::setCountMode(CountMode mode)
    {
        switch (mode)
     63c:	cmp	r1, #3
     63e:	bhi.n	670 <EncoderTool::EncoderBase::setCountMode(EncoderTool::CountMode)+0x34>
     640:	tbb	[pc, r1]
     644:	.word	0x02070c11
            case CountMode::half:
                stateMachine = &stateMachineHalf;
                invert = 0b00;
                break;
            case CountMode::halfAlt:
                stateMachine = &stateMachineHalf;
     648:	ldr	r2, [pc, #48]	; (67c <EncoderTool::EncoderBase::setCountMode(EncoderTool::CountMode)+0x40>)
                invert = 0b01;
     64a:	movs	r3, #1
            case CountMode::half:
                stateMachine = &stateMachineHalf;
                invert = 0b00;
                break;
            case CountMode::halfAlt:
                stateMachine = &stateMachineHalf;
     64c:	str	r2, [r0, #40]	; 0x28
                invert = 0b01;
     64e:	str	r3, [r0, #16]
                break;
     650:	bx	lr
            case CountMode::quarterInv :
                stateMachine = &stateMachineQtr;
                invert = 0b00;
                break;
            case CountMode::half:
                stateMachine = &stateMachineHalf;
     652:	ldr	r2, [pc, #40]	; (67c <EncoderTool::EncoderBase::setCountMode(EncoderTool::CountMode)+0x40>)
                invert = 0b00;
     654:	movs	r3, #0
            case CountMode::quarterInv :
                stateMachine = &stateMachineQtr;
                invert = 0b00;
                break;
            case CountMode::half:
                stateMachine = &stateMachineHalf;
     656:	str	r2, [r0, #40]	; 0x28
                invert = 0b00;
     658:	str	r3, [r0, #16]
                break;
     65a:	bx	lr
            case CountMode::quarter :
                stateMachine = &stateMachineQtr;
                invert = 0b11;
                break;
            case CountMode::quarterInv :
                stateMachine = &stateMachineQtr;
     65c:	ldr	r2, [pc, #32]	; (680 <EncoderTool::EncoderBase::setCountMode(EncoderTool::CountMode)+0x44>)
                invert = 0b00;
     65e:	movs	r3, #0
            case CountMode::quarter :
                stateMachine = &stateMachineQtr;
                invert = 0b11;
                break;
            case CountMode::quarterInv :
                stateMachine = &stateMachineQtr;
     660:	str	r2, [r0, #40]	; 0x28
                invert = 0b00;
     662:	str	r3, [r0, #16]
                break;
     664:	bx	lr
    EncoderBase& EncoderBase::setCountMode(CountMode mode)
    {
        switch (mode)
        {
            case CountMode::quarter :
                stateMachine = &stateMachineQtr;
     666:	ldr	r2, [pc, #24]	; (680 <EncoderTool::EncoderBase::setCountMode(EncoderTool::CountMode)+0x44>)
                invert = 0b11;
     668:	movs	r3, #3
    EncoderBase& EncoderBase::setCountMode(CountMode mode)
    {
        switch (mode)
        {
            case CountMode::quarter :
                stateMachine = &stateMachineQtr;
     66a:	str	r2, [r0, #40]	; 0x28
                invert = 0b11;
     66c:	str	r3, [r0, #16]
                break;
     66e:	bx	lr
            case CountMode::halfAlt:
                stateMachine = &stateMachineHalf;
                invert = 0b01;
                break;
            default:
                stateMachine = &stateMachineFull;
     670:	ldr	r2, [pc, #16]	; (684 <EncoderTool::EncoderBase::setCountMode(EncoderTool::CountMode)+0x48>)
                invert = 0b00;
     672:	movs	r3, #0
            case CountMode::halfAlt:
                stateMachine = &stateMachineHalf;
                invert = 0b01;
                break;
            default:
                stateMachine = &stateMachineFull;
     674:	str	r2, [r0, #40]	; 0x28
                invert = 0b00;
     676:	str	r3, [r0, #16]
        }
        return *this;
    }
     678:	bx	lr
     67a:	nop
     67c:	.word	0x20000028
     680:	.word	0x2000000c
     684:	.word	0x20000044

00000688 <EncoderTool::EncoderBase::begin(unsigned long, unsigned long)>:
    };


    void EncoderBase::begin(uint32_t phaseA, uint32_t phaseB)
    {
         curState =  (phaseA << 1 | phaseB) ^ invert ;
     688:	orr.w	r1, r2, r1, lsl #1
     68c:	ldr	r3, [r0, #16]
     68e:	eors	r3, r1
     690:	strb	r3, [r0, #20]
     692:	bx	lr

00000694 <EncoderTool::EncoderBase::update(unsigned long, unsigned long)>:
    }

    bool EncoderBase::update(uint32_t phaseA, uint32_t phaseB)
    {
     694:	mov	r3, r0
        unsigned input = (phaseA << 1 | phaseB) ^ invert;   // invert signals if necessary

        curState = (*stateMachine)[curState][input];        // get next state depending on new input
     696:	orr.w	r1, r2, r1, lsl #1
     69a:	ldr	r0, [r0, #16]
    {
         curState =  (phaseA << 1 | phaseB) ^ invert ;
    }

    bool EncoderBase::update(uint32_t phaseA, uint32_t phaseB)
    {
     69c:	push	{r4, r5, lr}
        unsigned input = (phaseA << 1 | phaseB) ^ invert;   // invert signals if necessary

        curState = (*stateMachine)[curState][input];        // get next state depending on new input
     69e:	ldr	r4, [r3, #40]	; 0x28
     6a0:	eors	r0, r1
     6a2:	ldrb	r5, [r3, #20]
    {
         curState =  (phaseA << 1 | phaseB) ^ invert ;
    }

    bool EncoderBase::update(uint32_t phaseA, uint32_t phaseB)
    {
     6a4:	sub	sp, #36	; 0x24
        unsigned input = (phaseA << 1 | phaseB) ^ invert;   // invert signals if necessary

        curState = (*stateMachine)[curState][input];        // get next state depending on new input
     6a6:	add.w	r4, r4, r5, lsl #2
     6aa:	ldrb	r2, [r4, r0]
        uint8_t direction = curState & 0xF0;                // direction is set if we need to count up / down or got an error
        curState &=  0x0F;                                  // remove the direction info from state
     6ac:	and.w	r1, r2, #15
    bool EncoderBase::update(uint32_t phaseA, uint32_t phaseB)
    {
        unsigned input = (phaseA << 1 | phaseB) ^ invert;   // invert signals if necessary

        curState = (*stateMachine)[curState][input];        // get next state depending on new input
        uint8_t direction = curState & 0xF0;                // direction is set if we need to count up / down or got an error
     6b0:	and.w	r2, r2, #240	; 0xf0
        curState &=  0x0F;                                  // remove the direction info from state

        if(direction == UP)
     6b4:	cmp	r2, #16
    {
        unsigned input = (phaseA << 1 | phaseB) ^ invert;   // invert signals if necessary

        curState = (*stateMachine)[curState][input];        // get next state depending on new input
        uint8_t direction = curState & 0xF0;                // direction is set if we need to count up / down or got an error
        curState &=  0x0F;                                  // remove the direction info from state
     6b6:	strb	r1, [r3, #20]

        if(direction == UP)
     6b8:	beq.n	6f4 <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0x60>
            }
            value = maxVal;
            return false;
        }

        if (direction == DOWN)
     6ba:	cmp	r2, #32
     6bc:	beq.n	6c6 <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0x32>
        if (direction == ERR)
        {
            if (errCallback != nullptr) errCallback(value);
        }
#endif
        return false;
     6be:	movs	r4, #0
    }
     6c0:	mov	r0, r4
     6c2:	add	sp, #36	; 0x24
     6c4:	pop	{r4, r5, pc}
            return false;
        }

        if (direction == DOWN)
        {
            if (value > minVal)  // minVal = INT_MIN if no limits set
     6c6:	ldr	r2, [r3, #0]
     6c8:	ldr	r1, [r3, #4]
     6ca:	cmp	r2, r1
     6cc:	ble.n	746 <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0xb2>
            {
                value--;
     6ce:	subs	r1, r2, #1
                if (callback != nullptr) callback(value, -1);
     6d0:	ldr	r2, [r3, #32]

        if (direction == DOWN)
        {
            if (value > minVal)  // minVal = INT_MIN if no limits set
            {
                value--;
     6d2:	str	r1, [r3, #0]
                if (callback != nullptr) callback(value, -1);
     6d4:	cbz	r2, 6ec <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0x58>
     6d6:	mov.w	r4, #4294967295
     6da:	add	r2, sp, #32
     6dc:	str	r1, [sp, #16]
    function<_Res(_ArgTypes...)>::
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
	__throw_bad_function_call();
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
     6de:	add.w	r0, r3, #24
     6e2:	str.w	r4, [r2, #-12]!
     6e6:	add	r1, sp, #16
     6e8:	ldr	r3, [r3, #36]	; 0x24
     6ea:	blx	r3
                return true;
     6ec:	movs	r4, #1
        {
            if (errCallback != nullptr) errCallback(value);
        }
#endif
        return false;
    }
     6ee:	mov	r0, r4
     6f0:	add	sp, #36	; 0x24
     6f2:	pop	{r4, r5, pc}
        uint8_t direction = curState & 0xF0;                // direction is set if we need to count up / down or got an error
        curState &=  0x0F;                                  // remove the direction info from state

        if(direction == UP)
        {
           if (value < maxVal)  // maxVal = INT_MAX if no limits set
     6f4:	ldr	r2, [r3, #0]
     6f6:	ldr	r1, [r3, #8]
     6f8:	cmp	r2, r1
     6fa:	blt.n	722 <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0x8e>
            {
                value++;
                if (callback != nullptr) callback(value, +1);
                return true;
            }
            if (periodic)       // if periodic, wrap to minVal, else stop counting
     6fc:	ldrb	r4, [r3, #12]
     6fe:	cmp	r4, #0
     700:	beq.n	76c <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0xd8>
            {
                value = minVal;
     702:	ldr	r1, [r3, #4]
                if (callback != nullptr) callback(value, +1);
     704:	ldr	r2, [r3, #32]
                if (callback != nullptr) callback(value, +1);
                return true;
            }
            if (periodic)       // if periodic, wrap to minVal, else stop counting
            {
                value = minVal;
     706:	str	r1, [r3, #0]
                if (callback != nullptr) callback(value, +1);
     708:	cmp	r2, #0
     70a:	beq.n	6ec <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0x58>
     70c:	movs	r5, #1
     70e:	add	r2, sp, #32
     710:	str	r1, [sp, #8]
     712:	add.w	r0, r3, #24
     716:	str.w	r5, [r2, #-20]!
     71a:	add	r1, sp, #8
     71c:	ldr	r3, [r3, #36]	; 0x24
     71e:	blx	r3
     720:	b.n	6c0 <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0x2c>

        if(direction == UP)
        {
           if (value < maxVal)  // maxVal = INT_MAX if no limits set
            {
                value++;
     722:	adds	r1, r2, #1
                if (callback != nullptr) callback(value, +1);
     724:	ldr	r2, [r3, #32]

        if(direction == UP)
        {
           if (value < maxVal)  // maxVal = INT_MAX if no limits set
            {
                value++;
     726:	str	r1, [r3, #0]
                if (callback != nullptr) callback(value, +1);
     728:	cmp	r2, #0
     72a:	beq.n	6ec <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0x58>
     72c:	movs	r4, #1
     72e:	add	r2, sp, #32
     730:	str	r1, [sp, #0]
     732:	add.w	r0, r3, #24
     736:	str.w	r4, [r2, #-28]!
     73a:	mov	r1, sp
     73c:	ldr	r3, [r3, #36]	; 0x24
     73e:	blx	r3
        {
            if (errCallback != nullptr) errCallback(value);
        }
#endif
        return false;
    }
     740:	mov	r0, r4
     742:	add	sp, #36	; 0x24
     744:	pop	{r4, r5, pc}
            {
                value--;
                if (callback != nullptr) callback(value, -1);
                return true;
            }
            if (periodic)        // if periodic, wrap to maxVal, else stop counting
     746:	ldrb	r4, [r3, #12]
     748:	cbz	r4, 76c <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0xd8>
            {
                value = maxVal;
     74a:	ldr	r1, [r3, #8]
                if (callback != nullptr) callback(value, -1);
     74c:	ldr	r2, [r3, #32]
                if (callback != nullptr) callback(value, -1);
                return true;
            }
            if (periodic)        // if periodic, wrap to maxVal, else stop counting
            {
                value = maxVal;
     74e:	str	r1, [r3, #0]
                if (callback != nullptr) callback(value, -1);
     750:	cmp	r2, #0
     752:	beq.n	6ec <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0x58>
     754:	mov.w	r5, #4294967295
     758:	add	r2, sp, #32
     75a:	str	r1, [sp, #24]
     75c:	add.w	r0, r3, #24
     760:	str.w	r5, [r2, #-4]!
     764:	add	r1, sp, #24
     766:	ldr	r3, [r3, #36]	; 0x24
     768:	blx	r3
     76a:	b.n	6c0 <EncoderTool::EncoderBase::update(unsigned long, unsigned long)+0x2c>
        {
            if (errCallback != nullptr) errCallback(value);
        }
#endif
        return false;
    }
     76c:	mov	r0, r4
            {
                value = maxVal;
                if (callback != nullptr) callback(value, -1);
                return true;
            }
            value = minVal;
     76e:	str	r1, [r3, #0]
        {
            if (errCallback != nullptr) errCallback(value);
        }
#endif
        return false;
    }
     770:	add	sp, #36	; 0x24
     772:	pop	{r4, r5, pc}

00000774 <set_arm_clock>:
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
     774:	ldr	r2, [pc, #600]	; (9d0 <set_arm_clock+0x25c>)
//  CCM_CBCDR  AHB_PODF
//  CCM_CBCDR  SEMC_PODF

uint32_t set_arm_clock(uint32_t frequency)
{
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
     776:	ldr	r3, [pc, #604]	; (9d4 <set_arm_clock+0x260>)
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
     778:	cmp	r0, r2
//  CCM_CBCMR  PERIPH2_CLK_SEL
//  CCM_CBCDR  AHB_PODF
//  CCM_CBCDR  SEMC_PODF

uint32_t set_arm_clock(uint32_t frequency)
{
     77a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;
     77e:	ldr	r4, [pc, #600]	; (9d8 <set_arm_clock+0x264>)
//  CCM_CBCDR  AHB_PODF
//  CCM_CBCDR  SEMC_PODF

uint32_t set_arm_clock(uint32_t frequency)
{
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
     780:	ldr.w	lr, [r3, #20]
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
     784:	ldr	r1, [r3, #24]
	uint32_t dcdc = DCDC_REG3;
     786:	ldr	r6, [r4, #12]

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
     788:	bls.n	7c4 <set_arm_clock+0x50>
		voltage = 1250; // 1.25V
#if defined(OVERCLOCK_STEPSIZE) && defined(OVERCLOCK_MAX_VOLT)
		if (frequency > 600000000) {
     78a:	ldr	r3, [pc, #592]	; (9dc <set_arm_clock+0x268>)
     78c:	cmp	r0, r3
     78e:	bls.w	9bc <set_arm_clock+0x248>
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
     792:	ldr	r3, [pc, #588]	; (9e0 <set_arm_clock+0x26c>)
     794:	movw	r5, #1575	; 0x627
     798:	ldr	r7, [pc, #584]	; (9e4 <set_arm_clock+0x270>)
     79a:	add	r3, r0
     79c:	ldr	r4, [pc, #584]	; (9e8 <set_arm_clock+0x274>)
     79e:	lsrs	r2, r3, #8
     7a0:	umull	r3, r2, r7, r2
     7a4:	lsrs	r3, r2, #7
     7a6:	add.w	r3, r3, r3, lsl #2
     7aa:	add.w	r2, r3, r3, lsl #2
     7ae:	addw	r3, r2, #1250	; 0x4e2
     7b2:	cmp	r3, r5
     7b4:	it	cs
     7b6:	movcs	r3, r5
     7b8:	sub.w	r3, r3, #800	; 0x320
     7bc:	umull	r3, r5, r4, r3
     7c0:	lsrs	r5, r5, #3
     7c2:	b.n	7ce <set_arm_clock+0x5a>
			if (voltage > OVERCLOCK_MAX_VOLT) voltage = OVERCLOCK_MAX_VOLT;
		}
#endif
	} else if (frequency <= 24000000) {
     7c4:	ldr	r5, [pc, #548]	; (9ec <set_arm_clock+0x278>)
     7c6:	cmp	r0, r5
     7c8:	ite	ls
     7ca:	movls	r5, #6
     7cc:	movhi	r5, #14
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
     7ce:	ldr	r2, [pc, #516]	; (9d4 <set_arm_clock+0x260>)
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     7d0:	and.w	r7, r6, #31
	} else if (frequency <= 24000000) {
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
     7d4:	ldr.w	r3, [r2, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     7d8:	cmp	r7, r5
	} else if (frequency <= 24000000) {
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
     7da:	orr.w	r3, r3, #192	; 0xc0
     7de:	str.w	r3, [r2, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     7e2:	bcs.n	7fa <set_arm_clock+0x86>
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
     7e4:	ldr	r3, [pc, #496]	; (9d8 <set_arm_clock+0x264>)

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
     7e6:	bic.w	r6, r6, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
     7ea:	mov	r2, r3
	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
     7ec:	orrs	r6, r5
		DCDC_REG3 = dcdc;
     7ee:	str	r6, [r3, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
     7f0:	ldr	r3, [r2, #0]
     7f2:	cmp	r3, #0
     7f4:	bge.n	7f0 <set_arm_clock+0x7c>
     7f6:	and.w	r7, r6, #31
	}

	if (!(cbcdr & CCM_CBCDR_PERIPH_CLK_SEL)) {
     7fa:	ands.w	r3, lr, #33554432	; 0x2000000
     7fe:	bne.n	864 <set_arm_clock+0xf0>
		printf("need to switch to alternate clock during reconfigure of ARM PLL\n");
		const uint32_t need1s = CCM_ANALOG_PLL_USB1_ENABLE | CCM_ANALOG_PLL_USB1_POWER |
			CCM_ANALOG_PLL_USB1_LOCK | CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
		uint32_t sel, div;
		if ((CCM_ANALOG_PLL_USB1 & need1s) == need1s) {
     800:	ldr	r4, [pc, #492]	; (9f0 <set_arm_clock+0x27c>)
     802:	ldr	r2, [pc, #496]	; (9f4 <set_arm_clock+0x280>)
     804:	ldr.w	ip, [r4, #16]
     808:	mov	r4, r2
     80a:	and.w	r2, ip, r2
     80e:	cmp	r2, r4
     810:	itet	eq
     812:	moveq.w	r3, #402653184	; 0x18000000
     816:	movne.w	r2, #4096	; 0x1000
     81a:	moveq	r2, #0
		} else {
			printf("USB PLL is off, use 24 MHz crystal\n");
			sel = 1;
			div = 0;
		}
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
     81c:	eor.w	r4, lr, r3
     820:	tst.w	r4, #939524096	; 0x38000000
     824:	beq.n	838 <set_arm_clock+0xc4>
			// PERIPH_CLK2 divider needs to be changed
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
     826:	bic.w	lr, lr, #939524096	; 0x38000000
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
     82a:	and.w	r3, r3, #939524096	; 0x38000000
			CCM_CBCDR = cbcdr;
     82e:	ldr	r4, [pc, #420]	; (9d4 <set_arm_clock+0x260>)
			div = 0;
		}
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
			// PERIPH_CLK2 divider needs to be changed
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
     830:	orr.w	lr, r3, lr
			CCM_CBCDR = cbcdr;
     834:	str.w	lr, [r4, #20]
		}
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
     838:	eor.w	r3, r1, r2
     83c:	tst.w	r3, #12288	; 0x3000
     840:	beq.n	854 <set_arm_clock+0xe0>
			// PERIPH_CLK2 source select needs to be changed
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
			CCM_CBCMR = cbcmr;
     842:	ldr	r3, [pc, #400]	; (9d4 <set_arm_clock+0x260>)
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
			CCM_CBCDR = cbcdr;
		}
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
			// PERIPH_CLK2 source select needs to be changed
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
     844:	bic.w	r1, r1, #12288	; 0x3000
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
     848:	orrs	r1, r2
			CCM_CBCMR = cbcmr;
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
     84a:	mov	r2, r3
		}
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
			// PERIPH_CLK2 source select needs to be changed
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
			CCM_CBCMR = cbcmr;
     84c:	str	r1, [r3, #24]
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
     84e:	ldr	r3, [r2, #72]	; 0x48
     850:	lsls	r4, r3, #28
     852:	bmi.n	84e <set_arm_clock+0xda>
		}
		// switch over to PERIPH_CLK2
		cbcdr |= CCM_CBCDR_PERIPH_CLK_SEL;
     854:	orr.w	lr, lr, #33554432	; 0x2000000
		CCM_CBCDR = cbcdr;
     858:	ldr	r2, [pc, #376]	; (9d4 <set_arm_clock+0x260>)
     85a:	str.w	lr, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
     85e:	ldr	r3, [r2, #72]	; 0x48
     860:	lsls	r1, r3, #26
     862:	bmi.n	85e <set_arm_clock+0xea>

	// TODO: check if PLL2 running, can 352, 396 or 528 can work? (no need for ARM PLL)

	// DIV_SELECT: 54-108 = official range 648 to 1296 in 12 MHz steps
	uint32_t div_arm = 1;
	uint32_t div_ahb = 1;
     864:	movs	r1, #1
	while (frequency * div_arm * div_ahb < 648000000) {
     866:	ldr	r4, [pc, #400]	; (9f8 <set_arm_clock+0x284>)
	}

	// TODO: check if PLL2 running, can 352, 396 or 528 can work? (no need for ARM PLL)

	// DIV_SELECT: 54-108 = official range 648 to 1296 in 12 MHz steps
	uint32_t div_arm = 1;
     868:	mov	r2, r1
	uint32_t div_ahb = 1;
	while (frequency * div_arm * div_ahb < 648000000) {
     86a:	mul.w	r3, r1, r2
     86e:	mul.w	r3, r0, r3
     872:	cmp	r3, r4
     874:	bhi.n	88a <set_arm_clock+0x116>
		if (div_arm < 8) {
     876:	cmp	r2, #7
     878:	bhi.w	9a6 <set_arm_clock+0x232>
			div_arm = div_arm + 1;
     87c:	adds	r2, #1
	// TODO: check if PLL2 running, can 352, 396 or 528 can work? (no need for ARM PLL)

	// DIV_SELECT: 54-108 = official range 648 to 1296 in 12 MHz steps
	uint32_t div_arm = 1;
	uint32_t div_ahb = 1;
	while (frequency * div_arm * div_ahb < 648000000) {
     87e:	mul.w	r3, r1, r2
     882:	mul.w	r3, r0, r3
     886:	cmp	r3, r4
     888:	bls.n	876 <set_arm_clock+0x102>
			} else {
				break;
			}
		}
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     88a:	ldr	r0, [pc, #368]	; (9fc <set_arm_clock+0x288>)
     88c:	ldr	r4, [pc, #368]	; (a00 <set_arm_clock+0x28c>)
     88e:	add	r0, r3
     890:	umull	r0, r3, r4, r0
     894:	lsrs	r3, r3, #20
	if (mult > 108) mult = 108;
     896:	cmp	r3, #108	; 0x6c
     898:	bhi.w	9b2 <set_arm_clock+0x23e>
	if (mult < 54) mult = 54;
     89c:	cmp	r3, #53	; 0x35
     89e:	bhi.w	9c0 <set_arm_clock+0x24c>
     8a2:	ldr.w	r8, [pc, #392]	; a2c <set_arm_clock+0x2b8>
     8a6:	movs	r3, #54	; 0x36
     8a8:	ldr	r0, [pc, #344]	; (a04 <set_arm_clock+0x290>)

	printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	const uint32_t arm_pll_mask = CCM_ANALOG_PLL_ARM_LOCK | CCM_ANALOG_PLL_ARM_BYPASS |
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
     8aa:	ldr.w	ip, [pc, #324]	; 9f0 <set_arm_clock+0x27c>
     8ae:	ldr	r4, [pc, #344]	; (a08 <set_arm_clock+0x294>)
     8b0:	ldr.w	r9, [ip]
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
	if (mult > 108) mult = 108;
	if (mult < 54) mult = 54;
	printf("Freq: 12 MHz * %u / %u / %u\n", mult, div_arm, div_ahb);
	frequency = mult * 12000000 / div_arm / div_ahb;
     8b4:	udiv	r0, r0, r2

	printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	const uint32_t arm_pll_mask = CCM_ANALOG_PLL_ARM_LOCK | CCM_ANALOG_PLL_ARM_BYPASS |
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
     8b8:	and.w	r4, r9, r4
     8bc:	cmp	r4, r8
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
	if (mult > 108) mult = 108;
	if (mult < 54) mult = 54;
	printf("Freq: 12 MHz * %u / %u / %u\n", mult, div_arm, div_ahb);
	frequency = mult * 12000000 / div_arm / div_ahb;
     8be:	udiv	r0, r0, r1

	printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	const uint32_t arm_pll_mask = CCM_ANALOG_PLL_ARM_LOCK | CCM_ANALOG_PLL_ARM_BYPASS |
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
     8c2:	beq.n	8dc <set_arm_clock+0x168>
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
		printf("ARM PLL needs reconfigure\n");
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
		// TODO: delay needed?
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
     8c4:	orr.w	r3, r3, #8192	; 0x2000
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
		printf("ARM PLL needs reconfigure\n");
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
     8c8:	mov.w	r8, #4096	; 0x1000
		// TODO: delay needed?
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
     8cc:	mov	r4, ip
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
		printf("ARM PLL needs reconfigure\n");
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
     8ce:	str.w	r8, [ip]
		// TODO: delay needed?
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
     8d2:	str.w	r3, [ip]
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
     8d6:	ldr	r3, [r4, #0]
     8d8:	cmp	r3, #0
     8da:	bge.n	8d6 <set_arm_clock+0x162>
		printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	} else {
		printf("ARM PLL already running at required frequency\n");
	}

	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
     8dc:	ldr.w	ip, [pc, #244]	; 9d4 <set_arm_clock+0x260>
     8e0:	subs	r2, #1
     8e2:	ldr.w	r3, [ip, #16]
     8e6:	and.w	r3, r3, #7
     8ea:	cmp	r3, r2
     8ec:	beq.n	8fe <set_arm_clock+0x18a>
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
     8ee:	and.w	r2, r2, #7
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
     8f2:	mov	r4, ip
	} else {
		printf("ARM PLL already running at required frequency\n");
	}

	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
     8f4:	str.w	r2, [ip, #16]
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
     8f8:	ldr	r3, [r4, #72]	; 0x48
     8fa:	lsls	r3, r3, #15
     8fc:	bmi.n	8f8 <set_arm_clock+0x184>
	}

	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     8fe:	subs	r1, #1
     900:	lsls	r1, r1, #10
     902:	eor.w	r3, lr, r1
     906:	tst.w	r3, #7168	; 0x1c00
     90a:	beq.n	926 <set_arm_clock+0x1b2>
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
		CCM_CBCDR = cbcdr;
     90c:	ldr	r3, [pc, #196]	; (9d4 <set_arm_clock+0x260>)
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
	}

	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
     90e:	bic.w	lr, lr, #7168	; 0x1c00
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
     912:	and.w	r1, r1, #7168	; 0x1c00
		CCM_CBCDR = cbcdr;
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
     916:	mov	r2, r3
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
	}

	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
     918:	orr.w	lr, r1, lr
		CCM_CBCDR = cbcdr;
     91c:	str.w	lr, [r3, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
     920:	ldr	r3, [r2, #72]	; 0x48
     922:	lsls	r1, r3, #30
     924:	bmi.n	920 <set_arm_clock+0x1ac>
	}

	uint32_t div_ipg = (frequency + 149999999) / 150000000;
     926:	ldr	r3, [pc, #228]	; (a0c <set_arm_clock+0x298>)
     928:	ldr	r1, [pc, #228]	; (a10 <set_arm_clock+0x29c>)
     92a:	add	r3, r0
     92c:	lsrs	r3, r3, #7
     92e:	umull	r3, r1, r1, r3
     932:	lsrs	r1, r1, #12
     934:	cmp	r1, #4
     936:	it	cs
     938:	movcs	r1, #4
	if (div_ipg > 4) div_ipg = 4;
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
     93a:	subs	r3, r1, #1
     93c:	lsls	r3, r3, #8
     93e:	eor.w	r2, lr, r3
     942:	tst.w	r2, #768	; 0x300
     946:	beq.n	958 <set_arm_clock+0x1e4>
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
     948:	bic.w	lr, lr, #768	; 0x300
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
     94c:	and.w	r3, r3, #768	; 0x300
		// TODO: how to safely change IPG_PODF ??
		CCM_CBCDR = cbcdr;
     950:	ldr	r2, [pc, #128]	; (9d4 <set_arm_clock+0x260>)

	uint32_t div_ipg = (frequency + 149999999) / 150000000;
	if (div_ipg > 4) div_ipg = 4;
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
     952:	orr.w	r3, r3, lr
		// TODO: how to safely change IPG_PODF ??
		CCM_CBCDR = cbcdr;
     956:	str	r3, [r2, #20]
	}

	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
     958:	ldr	r3, [pc, #120]	; (9d4 <set_arm_clock+0x260>)
     95a:	ldr	r4, [r3, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
     95c:	mov	r2, r3
		CCM_CBCDR = cbcdr;
	}

	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
     95e:	bic.w	r4, r4, #33554432	; 0x2000000
     962:	str	r4, [r3, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
     964:	ldr	r3, [r2, #72]	; 0x48
     966:	lsls	r3, r3, #26
     968:	bmi.n	964 <set_arm_clock+0x1f0>

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     96a:	ldr	r3, [pc, #168]	; (a14 <set_arm_clock+0x2a0>)
     96c:	mov.w	r2, #4294967295
	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
     970:	ldr	r4, [pc, #164]	; (a18 <set_arm_clock+0x2a4>)
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
     972:	cmp	r5, r7
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     974:	umull	lr, r3, r3, r0
	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
     978:	str	r0, [r4, #0]
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     97a:	mov.w	r3, r3, lsr #18
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
     97e:	ldr	r4, [pc, #156]	; (a1c <set_arm_clock+0x2a8>)
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     980:	udiv	r3, r2, r3
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
     984:	udiv	r1, r0, r1
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     988:	ldr	r2, [pc, #148]	; (a20 <set_arm_clock+0x2ac>)
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
     98a:	str	r1, [r4, #0]
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     98c:	str	r3, [r2, #0]

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
     98e:	bcs.n	9a2 <set_arm_clock+0x22e>
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
     990:	ldr	r3, [pc, #68]	; (9d8 <set_arm_clock+0x264>)
	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
     992:	bic.w	r6, r6, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
     996:	mov	r2, r3

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
     998:	orrs	r6, r5
		DCDC_REG3 = dcdc;
     99a:	str	r6, [r3, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
     99c:	ldr	r3, [r2, #0]
     99e:	cmp	r3, #0
     9a0:	bge.n	99c <set_arm_clock+0x228>
	}

	return frequency;
}
     9a2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t div_ahb = 1;
	while (frequency * div_arm * div_ahb < 648000000) {
		if (div_arm < 8) {
			div_arm = div_arm + 1;
		} else {
			if (div_ahb < 5) {
     9a6:	cmp	r1, #4
     9a8:	bhi.w	88a <set_arm_clock+0x116>
				div_ahb = div_ahb + 1;
     9ac:	adds	r1, #1
				div_arm = 1;
     9ae:	movs	r2, #1
     9b0:	b.n	86a <set_arm_clock+0xf6>
     9b2:	ldr.w	r8, [pc, #124]	; a30 <set_arm_clock+0x2bc>
				break;
			}
		}
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
	if (mult > 108) mult = 108;
     9b6:	movs	r3, #108	; 0x6c
     9b8:	ldr	r0, [pc, #104]	; (a24 <set_arm_clock+0x2b0>)
     9ba:	b.n	8aa <set_arm_clock+0x136>
     9bc:	movs	r5, #18
     9be:	b.n	7ce <set_arm_clock+0x5a>
     9c0:	ldr	r0, [pc, #100]	; (a28 <set_arm_clock+0x2b4>)
     9c2:	ldr.w	r8, [pc, #112]	; a34 <set_arm_clock+0x2c0>
     9c6:	mul.w	r0, r0, r3
     9ca:	orr.w	r8, r3, r8
     9ce:	b.n	8aa <set_arm_clock+0x136>
     9d0:	.word	0x1f78a400
     9d4:	.word	0x400fc000
     9d8:	.word	0x40080000
     9dc:	.word	0x23c34600
     9e0:	.word	0xdc3cba00
     9e4:	.word	0x004cb223
     9e8:	.word	0x51eb851f
     9ec:	.word	0x016e3600
     9f0:	.word	0x400d8000
     9f4:	.word	0x80003040
     9f8:	.word	0x269fb1ff
     9fc:	.word	0x005b8d80
     a00:	.word	0x165e9f81
     a04:	.word	0x269fb200
     a08:	.word	0x8001307f
     a0c:	.word	0x08f0d17f
     a10:	.word	0x00e5109f
     a14:	.word	0x431bde83
     a18:	.word	0x20000608
     a1c:	.word	0x20000604
     a20:	.word	0x2000104c
     a24:	.word	0x4d3f6400
     a28:	.word	0x00b71b00
     a2c:	.word	0x80002036
     a30:	.word	0x8000206c
     a34:	.word	0x80002000

00000a38 <delay>:

void delay(uint32_t msec)
{
	uint32_t start;

	if (msec == 0) return;
     a38:	cmp	r0, #0
     a3a:	beq.n	aec <delay+0xb4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     a3c:	movs	r2, #1
{

}*/

void delay(uint32_t msec)
{
     a3e:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     a42:	sub	sp, #20
     a44:	mov	fp, r0
     a46:	ldr	r4, [pc, #168]	; (af0 <delay+0xb8>)
     a48:	ldr	r5, [pc, #168]	; (af4 <delay+0xbc>)
     a4a:	ldr	r6, [pc, #172]	; (af8 <delay+0xc0>)
     a4c:	ldrd	r8, r9, [sp, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     a50:	ldrex	r3, [r4]
uint32_t micros(void)
{
	uint32_t smc, scc;
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
     a54:	ldr	r0, [r5, #0]
		scc = systick_cycle_count;
     a56:	ldr	r3, [r6, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     a58:	strex	r1, r2, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     a5c:	cmp	r1, #0
     a5e:	bne.n	a50 <delay+0x18>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     a60:	ldr	r7, [pc, #152]	; (afc <delay+0xc4>)
     a62:	strd	r8, r9, [sp, #8]
     a66:	ldr	r2, [r7, #0]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
     a68:	subs	r3, r2, r3
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     a6a:	ldr	r2, [pc, #148]	; (b00 <delay+0xc8>)
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
     a6c:	mov.w	lr, #1000	; 0x3e8
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     a70:	str	r7, [sp, #4]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     a72:	ldr	r2, [r2, #0]
     a74:	movs	r7, #1
     a76:	umull	r2, r3, r3, r2
	if (frac > 1000) frac = 1000;
     a7a:	mov.w	r2, #1000	; 0x3e8
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     a7e:	mov	r8, r3
	if (frac > 1000) frac = 1000;
     a80:	movs	r3, #0
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     a82:	cmp	r3, r1
     a84:	it	eq
     a86:	cmpeq	r2, r8
     a88:	ite	cs
     a8a:	movcs	sl, r8
     a8c:	movcc	sl, lr
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
     a8e:	mla	sl, lr, r0, sl
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     a92:	ldrex	r3, [r4]
uint32_t micros(void)
{
	uint32_t smc, scc;
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
     a96:	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
     a98:	ldr	r1, [r6, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     a9a:	strex	r3, r7, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     a9e:	cmp	r3, #0
     aa0:	bne.n	a92 <delay+0x5a>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     aa2:	ldr	r0, [sp, #4]
     aa4:	ldr	r0, [r0, #0]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
     aa6:	subs	r1, r0, r1
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     aa8:	ldr	r0, [pc, #84]	; (b00 <delay+0xc8>)
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
     aaa:	mov.w	lr, #1000	; 0x3e8
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     aae:	ldr	r0, [r0, #0]
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
     ab0:	mul.w	r2, lr, r2
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     ab4:	umull	r0, r1, r1, r0
	if (frac > 1000) frac = 1000;
     ab8:	mov.w	r0, #1000	; 0x3e8
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
     abc:	rsb	r2, sl, r2
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     ac0:	mov	r8, r1
	if (frac > 1000) frac = 1000;
     ac2:	movs	r1, #0
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     ac4:	cmp	r1, r3
     ac6:	it	eq
     ac8:	cmpeq	r0, r8
     aca:	ite	cs
     acc:	movcs	r3, r8
     ace:	movcc	r3, lr
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
     ad0:	add	r2, r3
     ad2:	cmp	r2, lr
     ad4:	bcc.n	ae6 <delay+0xae>
			if (--msec == 0) return;
     ad6:	subs.w	fp, fp, #1
			start += 1000;
     ada:	add.w	sl, sl, #1000	; 0x3e8

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
			if (--msec == 0) return;
     ade:	bne.n	a92 <delay+0x5a>
			start += 1000;
		}
		yield();
	}
	// TODO...
}
     ae0:	add	sp, #20
     ae2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	while (1) {
		while ((micros() - start) >= 1000) {
			if (--msec == 0) return;
			start += 1000;
		}
		yield();
     ae6:	bl	b94 <yield>
	}
     aea:	b.n	a92 <delay+0x5a>
     aec:	bx	lr
     aee:	nop
     af0:	.word	0x20001300
     af4:	.word	0x20001050
     af8:	.word	0x20001048
     afc:	.word	0xe0001004
     b00:	.word	0x2000104c

00000b04 <pinMode>:

void pinMode(uint8_t pin, uint8_t mode)
{
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
     b04:	cmp	r0, #39	; 0x27
     b06:	bhi.n	b42 <pinMode+0x3e>
	p = digital_pin_to_info_PGM + pin;
     b08:	lsls	r0, r0, #4
     b0a:	ldr	r2, [pc, #104]	; (b74 <pinMode+0x70>)
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
     b0c:	cmp	r1, #1
void pinMode(uint8_t pin, uint8_t mode)
{
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
     b0e:	add.w	r3, r2, r0
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     b12:	ldr	r0, [r2, r0]
	p = digital_pin_to_info_PGM + pin;
	return (*(p->reg + 2) & p->mask) ? 1 : 0;
}

void pinMode(uint8_t pin, uint8_t mode)
{
     b14:	push	{r4}
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
     b16:	beq.n	b44 <pinMode+0x40>
     b18:	cmp	r1, #4
     b1a:	beq.n	b44 <pinMode+0x40>
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     b1c:	ldr	r4, [r3, #12]
     b1e:	ldr	r2, [r0, #4]
     b20:	bic.w	r2, r2, r4
     b24:	str	r2, [r0, #4]
		if (mode == INPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
     b26:	ldr	r2, [r3, #8]
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
		if (mode == INPUT) {
     b28:	cbz	r1, b66 <pinMode+0x62>
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else if (mode == INPUT_PULLUP) {
     b2a:	cmp	r1, #2
     b2c:	beq.n	b6c <pinMode+0x68>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else if (mode == INPUT_PULLDOWN) {
     b2e:	cmp	r1, #3
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
		}
	}
	*(p->mux) = 5 | 0x10;
     b30:	ldr	r3, [r3, #4]
}
     b32:	ldr.w	r4, [sp], #4
		if (mode == INPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else if (mode == INPUT_PULLUP) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else if (mode == INPUT_PULLDOWN) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
     b36:	ite	eq
     b38:	ldreq	r1, [pc, #60]	; (b78 <pinMode+0x74>)
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
     b3a:	ldrne	r1, [pc, #64]	; (b7c <pinMode+0x78>)
     b3c:	str	r1, [r2, #0]
		}
	}
	*(p->mux) = 5 | 0x10;
     b3e:	movs	r2, #21
     b40:	str	r2, [r3, #0]
}
     b42:	bx	lr
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
		*(p->reg + 1) |= p->mask; // TODO: atomic
     b44:	ldr	r2, [r3, #12]
		if (mode == OUTPUT) {
     b46:	cmp	r1, #1
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
		*(p->reg + 1) |= p->mask; // TODO: atomic
     b48:	ldr	r4, [r0, #4]
     b4a:	orr.w	r2, r2, r4
     b4e:	str	r2, [r0, #4]
		if (mode == OUTPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
     b50:	ldr	r2, [r3, #8]

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
		*(p->reg + 1) |= p->mask; // TODO: atomic
		if (mode == OUTPUT) {
     b52:	beq.n	b66 <pinMode+0x62>
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
     b54:	movw	r1, #2104	; 0x838
     b58:	str	r1, [r2, #0]
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
		}
	}
	*(p->mux) = 5 | 0x10;
     b5a:	ldr	r3, [r3, #4]
     b5c:	movs	r2, #21
}
     b5e:	ldr.w	r4, [sp], #4
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
		}
	}
	*(p->mux) = 5 | 0x10;
     b62:	str	r2, [r3, #0]
}
     b64:	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
		if (mode == INPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
     b66:	movs	r1, #56	; 0x38
     b68:	str	r1, [r2, #0]
     b6a:	b.n	b5a <pinMode+0x56>
		} else if (mode == INPUT_PULLUP) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     b6c:	ldr	r1, [pc, #16]	; (b80 <pinMode+0x7c>)
     b6e:	str	r1, [r2, #0]
     b70:	b.n	b5a <pinMode+0x56>
     b72:	nop
     b74:	.word	0x20000060
     b78:	.word	0x00013038
     b7c:	.word	0x00010038
     b80:	.word	0x0001f038

00000b84 <main>:
 */

#include <Arduino.h>

extern "C" int main(void)
{
     b84:	push	{r3, lr}
	}


#else
	// Arduino's main() function just calls setup() and loop()....
	setup();
     b86:	bl	468 <setup>
	while (1) {
		loop();
     b8a:	bl	478 <loop>
		yield();
     b8e:	bl	b94 <yield>
     b92:	b.n	b8a <main+0x6>

00000b94 <yield>:

extern uint8_t usb_enable_serial_event_processing; // from usb_inst.cpp

void yield(void) __attribute__ ((weak));
void yield(void)
{
     b94:	push	{r4, r5, r6, lr}
	static uint8_t running=0;

	if (running) return; // TODO: does this need to be atomic?
     b96:	ldr	r4, [pc, #132]	; (c1c <yield+0x88>)
     b98:	ldrb	r3, [r4, #0]
     b9a:	cbnz	r3, bbe <yield+0x2a>
	running = 1;


	// USB Serail - Add hack to minimize impact...
	if (usb_enable_serial_event_processing && Serial.available()) serialEvent();
     b9c:	ldr	r3, [pc, #128]	; (c20 <yield+0x8c>)
void yield(void)
{
	static uint8_t running=0;

	if (running) return; // TODO: does this need to be atomic?
	running = 1;
     b9e:	movs	r2, #1


	// USB Serail - Add hack to minimize impact...
	if (usb_enable_serial_event_processing && Serial.available()) serialEvent();
     ba0:	ldrb	r3, [r3, #0]
void yield(void)
{
	static uint8_t running=0;

	if (running) return; // TODO: does this need to be atomic?
	running = 1;
     ba2:	strb	r2, [r4, #0]


	// USB Serail - Add hack to minimize impact...
	if (usb_enable_serial_event_processing && Serial.available()) serialEvent();
     ba4:	cbnz	r3, bee <yield+0x5a>

	// Current workaround until integrate with EventResponder.
	if (HardwareSerial::serial_event_handlers_active) HardwareSerial::processSerialEvents();
     ba6:	ldr	r3, [pc, #124]	; (c24 <yield+0x90>)
     ba8:	ldrb	r3, [r3, #0]
     baa:	cmp	r3, #0
     bac:	bne.n	c02 <yield+0x6e>
	// used with a scheduler or RTOS.
	bool waitForEvent(EventResponderRef event, int timeout);
	EventResponder * waitForEvent(EventResponder *list, int listsize, int timeout);

	static void runFromYield() {
		if (!firstYield) return;
     bae:	ldr	r3, [pc, #120]	; (c28 <yield+0x94>)

	running = 0;
     bb0:	movs	r1, #0
     bb2:	ldr	r2, [r3, #0]
     bb4:	strb	r1, [r4, #0]
     bb6:	cbz	r2, bbe <yield+0x2a>
		// First, check if yield was called from an interrupt
		// never call normal handler functions from any interrupt context
		uint32_t ipsr;
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
     bb8:	mrs	r2, IPSR
		if (ipsr != 0) return;
     bbc:	cbz	r2, bc0 <yield+0x2c>
     bbe:	pop	{r4, r5, r6, pc}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     bc0:	mrs	r0, PRIMASK
		__disable_irq();
     bc4:	cpsid	i
		uint32_t ipsr;
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
		if (ipsr != 0) return;
		// Next, check if any events have been triggered
		bool irq = disableInterrupts();
		EventResponder *first = firstYield;
     bc6:	ldr	r2, [r3, #0]
		if (first == nullptr) {
     bc8:	cbz	r2, c08 <yield+0x74>
			return;
		}
		// Finally, make sure we're not being recursively called,
		// which can happen if the user's function does anything
		// that calls yield.
		if (runningFromYield) {
     bca:	ldr	r4, [pc, #96]	; (c2c <yield+0x98>)
     bcc:	ldrb	r1, [r4, #0]
     bce:	cbnz	r1, c08 <yield+0x74>
			enableInterrupts(irq);
			return;
		}
		// Ok, update the runningFromYield flag and process event
		runningFromYield = true;
     bd0:	movs	r6, #1
		firstYield = first->_next;
     bd2:	ldr	r5, [r2, #20]
		if (runningFromYield) {
			enableInterrupts(irq);
			return;
		}
		// Ok, update the runningFromYield flag and process event
		runningFromYield = true;
     bd4:	strb	r6, [r4, #0]
		firstYield = first->_next;
     bd6:	str	r5, [r3, #0]
		if (firstYield) {
     bd8:	cbz	r5, c10 <yield+0x7c>
			firstYield->_prev = nullptr;
     bda:	str	r1, [r5, #24]
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
     bdc:	cbnz	r0, be0 <yield+0x4c>
     bde:	cpsie	i
			firstYield->_prev = nullptr;
		} else {
			lastYield = nullptr;
		}
		enableInterrupts(irq);
		first->_triggered = false;
     be0:	movs	r5, #0
		(*(first->_function))(*first);
     be2:	ldr	r3, [r2, #8]
     be4:	mov	r0, r2
			firstYield->_prev = nullptr;
		} else {
			lastYield = nullptr;
		}
		enableInterrupts(irq);
		first->_triggered = false;
     be6:	strb	r5, [r2, #29]
		(*(first->_function))(*first);
     be8:	blx	r3
		runningFromYield = false;
     bea:	strb	r5, [r4, #0]
     bec:	pop	{r4, r5, r6, pc}
			// sketch still gets to run normally after this wait time.
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
     bee:	bl	1510 <usb_serial_available>
	if (running) return; // TODO: does this need to be atomic?
	running = 1;


	// USB Serail - Add hack to minimize impact...
	if (usb_enable_serial_event_processing && Serial.available()) serialEvent();
     bf2:	cmp	r0, #0
     bf4:	beq.n	ba6 <yield+0x12>
     bf6:	bl	e60 <serialEvent()>

	// Current workaround until integrate with EventResponder.
	if (HardwareSerial::serial_event_handlers_active) HardwareSerial::processSerialEvents();
     bfa:	ldr	r3, [pc, #40]	; (c24 <yield+0x90>)
     bfc:	ldrb	r3, [r3, #0]
     bfe:	cmp	r3, #0
     c00:	beq.n	bae <yield+0x1a>
     c02:	bl	230c <HardwareSerial::processSerialEvents()>
     c06:	b.n	bae <yield+0x1a>
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
     c08:	cmp	r0, #0
     c0a:	bne.n	bbe <yield+0x2a>
     c0c:	cpsie	i
     c0e:	pop	{r4, r5, r6, pc}
		runningFromYield = true;
		firstYield = first->_next;
		if (firstYield) {
			firstYield->_prev = nullptr;
		} else {
			lastYield = nullptr;
     c10:	ldr	r3, [pc, #28]	; (c30 <yield+0x9c>)
     c12:	str	r5, [r3, #0]
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
     c14:	cmp	r0, #0
     c16:	bne.n	be0 <yield+0x4c>
     c18:	b.n	bde <yield+0x4a>
     c1a:	nop
     c1c:	.word	0x20001054
     c20:	.word	0x2000060c
     c24:	.word	0x200012c8
     c28:	.word	0x20001068
     c2c:	.word	0x2000106c
     c30:	.word	0x20001064

00000c34 <EventResponder::triggerEventNotImmediate()>:
bool EventResponder::runningFromYield = false;

// TODO: interrupt disable/enable needed in many places!!!

void EventResponder::triggerEventNotImmediate()
{
     c34:	push	{r4}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     c36:	mrs	r2, PRIMASK
		__disable_irq();
     c3a:	cpsid	i
	bool irq = disableInterrupts();
	if (_triggered == false) {
     c3c:	ldrb	r3, [r0, #29]
     c3e:	cbnz	r3, c4e <EventResponder::triggerEventNotImmediate()+0x1a>
		// not already triggered
		if (_type == EventTypeYield) {
     c40:	ldrb	r1, [r0, #28]
     c42:	cmp	r1, #1
     c44:	beq.n	c58 <EventResponder::triggerEventNotImmediate()+0x24>
				_next = nullptr;
				_prev = lastYield;
				_prev->_next = this;
				lastYield = this;
			}
		} else if (_type == EventTypeInterrupt) {
     c46:	cmp	r1, #3
     c48:	beq.n	c6c <EventResponder::triggerEventNotImmediate()+0x38>
			}
			SCB_ICSR = SCB_ICSR_PENDSVSET; // set PendSV interrupt
		} else {
			// detached, easy :-)
		}
		_triggered = true;
     c4a:	movs	r3, #1
     c4c:	strb	r3, [r0, #29]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
     c4e:	cbnz	r2, c52 <EventResponder::triggerEventNotImmediate()+0x1e>
     c50:	cpsie	i
	}
	enableInterrupts(irq);
}
     c52:	ldr.w	r4, [sp], #4
     c56:	bx	lr
	bool irq = disableInterrupts();
	if (_triggered == false) {
		// not already triggered
		if (_type == EventTypeYield) {
			// normal type, called from yield()
			if (firstYield == nullptr) {
     c58:	ldr	r4, [pc, #68]	; (ca0 <EventResponder::triggerEventNotImmediate()+0x6c>)
     c5a:	ldr	r1, [r4, #0]
     c5c:	cbz	r1, c88 <EventResponder::triggerEventNotImmediate()+0x54>
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
			} else {
				_next = nullptr;
				_prev = lastYield;
     c5e:	ldr	r1, [pc, #68]	; (ca4 <EventResponder::triggerEventNotImmediate()+0x70>)
				_next = nullptr;
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
			} else {
				_next = nullptr;
     c60:	str	r3, [r0, #20]
				_prev = lastYield;
     c62:	ldr	r3, [r1, #0]
				_prev->_next = this;
				lastYield = this;
     c64:	str	r0, [r1, #0]
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
			} else {
				_next = nullptr;
				_prev = lastYield;
     c66:	str	r3, [r0, #24]
				_prev->_next = this;
     c68:	str	r0, [r3, #20]
     c6a:	b.n	c4a <EventResponder::triggerEventNotImmediate()+0x16>
				lastYield = this;
			}
		} else if (_type == EventTypeInterrupt) {
			// interrupt, called from software interrupt
			if (firstInterrupt == nullptr) {
     c6c:	ldr	r4, [pc, #56]	; (ca8 <EventResponder::triggerEventNotImmediate()+0x74>)
     c6e:	ldr	r1, [r4, #0]
     c70:	cbz	r1, c94 <EventResponder::triggerEventNotImmediate()+0x60>
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
			} else {
				_next = nullptr;
				_prev = lastInterrupt;
     c72:	ldr	r1, [pc, #56]	; (cac <EventResponder::triggerEventNotImmediate()+0x78>)
				_next = nullptr;
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
			} else {
				_next = nullptr;
     c74:	str	r3, [r0, #20]
				_prev = lastInterrupt;
     c76:	ldr	r3, [r1, #0]
				_prev->_next = this;
				lastInterrupt = this;
     c78:	str	r0, [r1, #0]
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
			} else {
				_next = nullptr;
				_prev = lastInterrupt;
     c7a:	str	r3, [r0, #24]
				_prev->_next = this;
     c7c:	str	r0, [r3, #20]
				lastInterrupt = this;
			}
			SCB_ICSR = SCB_ICSR_PENDSVSET; // set PendSV interrupt
     c7e:	ldr	r3, [pc, #48]	; (cb0 <EventResponder::triggerEventNotImmediate()+0x7c>)
     c80:	mov.w	r1, #268435456	; 0x10000000
     c84:	str	r1, [r3, #0]
     c86:	b.n	c4a <EventResponder::triggerEventNotImmediate()+0x16>
			// normal type, called from yield()
			if (firstYield == nullptr) {
				_next = nullptr;
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
     c88:	ldr	r3, [pc, #24]	; (ca4 <EventResponder::triggerEventNotImmediate()+0x70>)
	if (_triggered == false) {
		// not already triggered
		if (_type == EventTypeYield) {
			// normal type, called from yield()
			if (firstYield == nullptr) {
				_next = nullptr;
     c8a:	str	r1, [r0, #20]
				_prev = nullptr;
     c8c:	str	r1, [r0, #24]
				firstYield = this;
     c8e:	str	r0, [r4, #0]
				lastYield = this;
     c90:	str	r0, [r3, #0]
     c92:	b.n	c4a <EventResponder::triggerEventNotImmediate()+0x16>
			// interrupt, called from software interrupt
			if (firstInterrupt == nullptr) {
				_next = nullptr;
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
     c94:	ldr	r3, [pc, #20]	; (cac <EventResponder::triggerEventNotImmediate()+0x78>)
				lastYield = this;
			}
		} else if (_type == EventTypeInterrupt) {
			// interrupt, called from software interrupt
			if (firstInterrupt == nullptr) {
				_next = nullptr;
     c96:	str	r1, [r0, #20]
				_prev = nullptr;
     c98:	str	r1, [r0, #24]
				firstInterrupt = this;
     c9a:	str	r0, [r4, #0]
				lastInterrupt = this;
     c9c:	str	r0, [r3, #0]
     c9e:	b.n	c7e <EventResponder::triggerEventNotImmediate()+0x4a>
     ca0:	.word	0x20001068
     ca4:	.word	0x20001064
     ca8:	.word	0x20001058
     cac:	.word	0x2000105c
     cb0:	.word	0xe000ed04

00000cb4 <EventResponder::triggerEvent(int, void*)>:
	}

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
     cb4:	push	{r4}
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
     cb6:	ldrb	r4, [r0, #28]

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
     cb8:	str	r1, [r0, #4]
		_data = data;
		if (_type == EventTypeImmediate) {
     cba:	cmp	r4, #2
	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
     cbc:	str	r2, [r0, #12]
		if (_type == EventTypeImmediate) {
     cbe:	beq.n	cc8 <EventResponder::triggerEvent(int, void*)+0x14>
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
		}
	}
     cc0:	ldr.w	r4, [sp], #4
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
     cc4:	b.w	c34 <EventResponder::triggerEventNotImmediate()>
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
     cc8:	ldr	r3, [r0, #8]
		} else {
			triggerEventNotImmediate();
		}
	}
     cca:	ldr.w	r4, [sp], #4
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
     cce:	bx	r3

00000cd0 <EventResponder::runFromInterrupt()>:
{
	EventResponder::runFromInterrupt();
}

void EventResponder::runFromInterrupt()
{
     cd0:	push	{r4, r5, r6, lr}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     cd2:	mrs	r1, PRIMASK
		__disable_irq();
     cd6:	cpsid	i
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
     cd8:	ldr	r4, [pc, #48]	; (d0c <EventResponder::runFromInterrupt()+0x3c>)
     cda:	ldr	r3, [r4, #0]
		if (first) {
     cdc:	cbz	r3, d02 <EventResponder::runFromInterrupt()+0x32>
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
			} else {
				lastInterrupt = nullptr;
     cde:	ldr	r6, [pc, #48]	; (d10 <EventResponder::runFromInterrupt()+0x40>)
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
		if (first) {
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
     ce0:	movs	r5, #0
{
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
		if (first) {
			firstInterrupt = first->_next;
     ce2:	ldr	r2, [r3, #20]
     ce4:	str	r2, [r4, #0]
			if (firstInterrupt) {
     ce6:	cbz	r2, d08 <EventResponder::runFromInterrupt()+0x38>
				firstInterrupt->_prev = nullptr;
     ce8:	str	r5, [r2, #24]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
     cea:	cbnz	r1, cee <EventResponder::runFromInterrupt()+0x1e>
     cec:	cpsie	i
			} else {
				lastInterrupt = nullptr;
			}
			enableInterrupts(irq);
			first->_triggered = false;
     cee:	strb	r5, [r3, #29]
			(*(first->_function))(*first);
     cf0:	mov	r0, r3
     cf2:	ldr	r3, [r3, #8]
     cf4:	blx	r3
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     cf6:	mrs	r1, PRIMASK
		__disable_irq();
     cfa:	cpsid	i

void EventResponder::runFromInterrupt()
{
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
     cfc:	ldr	r3, [r4, #0]
		if (first) {
     cfe:	cmp	r3, #0
     d00:	bne.n	ce2 <EventResponder::runFromInterrupt()+0x12>
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
     d02:	cbnz	r1, d06 <EventResponder::runFromInterrupt()+0x36>
     d04:	cpsie	i
     d06:	pop	{r4, r5, r6, pc}
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
			} else {
				lastInterrupt = nullptr;
     d08:	str	r2, [r6, #0]
     d0a:	b.n	cea <EventResponder::runFromInterrupt()+0x1a>
     d0c:	.word	0x20001058
     d10:	.word	0x2000105c

00000d14 <pendablesrvreq_isr>:
	enableInterrupts(irq);
}

extern "C" void pendablesrvreq_isr(void)
{
	EventResponder::runFromInterrupt();
     d14:	b.w	cd0 <EventResponder::runFromInterrupt()>

00000d18 <MillisTimer::addToActiveList()>:
	enableTimerInterrupt(irq);
}

void MillisTimer::addToActiveList() // only called by runFromTimer()
{
	if (listActive == nullptr) {
     d18:	ldr	r2, [pc, #96]	; (d7c <MillisTimer::addToActiveList()+0x64>)
	_state = TimerWaiting;
	enableTimerInterrupt(irq);
}

void MillisTimer::addToActiveList() // only called by runFromTimer()
{
     d1a:	push	{r4, r5}
	if (listActive == nullptr) {
     d1c:	ldr	r4, [r2, #0]
     d1e:	cmp	r4, #0
     d20:	beq.n	d74 <MillisTimer::addToActiveList()+0x5c>
		// list is empty, easy case
		_next = nullptr;
		_prev = nullptr;
		listActive = this;
	} else if (_ms < listActive->_ms) {
     d22:	ldr	r3, [r0, #0]
     d24:	ldr	r1, [r4, #0]
     d26:	cmp	r3, r1
     d28:	bcs.n	d4a <MillisTimer::addToActiveList()+0x32>
		// this timer triggers before any on the list
		_next = listActive;
		_prev = nullptr;
		listActive->_prev = this;
		// Decrement the next items wait time be our wait time as to properly handle waits for all other items...
		listActive->_ms -= _ms;	
     d2a:	subs	r3, r1, r3
		_prev = nullptr;
		listActive = this;
	} else if (_ms < listActive->_ms) {
		// this timer triggers before any on the list
		_next = listActive;
		_prev = nullptr;
     d2c:	movs	r1, #0
		_next = nullptr;
		_prev = nullptr;
		listActive = this;
	} else if (_ms < listActive->_ms) {
		// this timer triggers before any on the list
		_next = listActive;
     d2e:	str	r4, [r0, #8]
		_prev = nullptr;
     d30:	str	r1, [r0, #12]
		listActive->_prev = this;
		// Decrement the next items wait time be our wait time as to properly handle waits for all other items...
		listActive->_ms -= _ms;	
     d32:	str	r3, [r4, #0]
		listActive = this;
	} else if (_ms < listActive->_ms) {
		// this timer triggers before any on the list
		_next = listActive;
		_prev = nullptr;
		listActive->_prev = this;
     d34:	str	r0, [r4, #12]
		// Decrement the next items wait time be our wait time as to properly handle waits for all other items...
		listActive->_ms -= _ms;	
		listActive = this;
     d36:	str	r0, [r2, #0]
		_ms -= timer->_ms;
		_next = nullptr;
		_prev = timer;
		timer->_next = this;
	}
	_state = TimerActive;
     d38:	movs	r3, #2
}
     d3a:	pop	{r4, r5}
		_ms -= timer->_ms;
		_next = nullptr;
		_prev = timer;
		timer->_next = this;
	}
	_state = TimerActive;
     d3c:	strb	r3, [r0, #20]
}
     d3e:	bx	lr
		listActive = this;
	} else {
		// add this timer somewhere after the first already on the list
		MillisTimer *timer = listActive;
		while (timer->_next) {
			_ms -= timer->_ms;
     d40:	str	r3, [r0, #0]
     d42:	mov	r4, r2
			timer = timer->_next;
			if (_ms < timer->_ms) {
     d44:	ldr	r1, [r2, #0]
     d46:	cmp	r3, r1
     d48:	bcc.n	d5c <MillisTimer::addToActiveList()+0x44>
		listActive->_ms -= _ms;	
		listActive = this;
	} else {
		// add this timer somewhere after the first already on the list
		MillisTimer *timer = listActive;
		while (timer->_next) {
     d4a:	ldr	r2, [r4, #8]
				_state = TimerActive;
				return;
			}
		}
		// add this time at the end of the list
		_ms -= timer->_ms;
     d4c:	subs	r3, r3, r1
		listActive->_ms -= _ms;	
		listActive = this;
	} else {
		// add this timer somewhere after the first already on the list
		MillisTimer *timer = listActive;
		while (timer->_next) {
     d4e:	cmp	r2, #0
     d50:	bne.n	d40 <MillisTimer::addToActiveList()+0x28>
				return;
			}
		}
		// add this time at the end of the list
		_ms -= timer->_ms;
		_next = nullptr;
     d52:	str	r2, [r0, #8]
		_prev = timer;
     d54:	str	r4, [r0, #12]
				_state = TimerActive;
				return;
			}
		}
		// add this time at the end of the list
		_ms -= timer->_ms;
     d56:	str	r3, [r0, #0]
		_next = nullptr;
		_prev = timer;
		timer->_next = this;
     d58:	str	r0, [r4, #8]
     d5a:	b.n	d38 <MillisTimer::addToActiveList()+0x20>
			_ms -= timer->_ms;
			timer = timer->_next;
			if (_ms < timer->_ms) {
				// found the right place in the middle of list
				_next = timer;
				_prev = timer->_prev;
     d5c:	ldr	r5, [r2, #12]
				timer->_prev = this;
				_prev->_next = this;
				timer->_ms -= _ms;
     d5e:	subs	r3, r1, r3
		while (timer->_next) {
			_ms -= timer->_ms;
			timer = timer->_next;
			if (_ms < timer->_ms) {
				// found the right place in the middle of list
				_next = timer;
     d60:	str	r2, [r0, #8]
				_prev = timer->_prev;
				timer->_prev = this;
				_prev->_next = this;
				timer->_ms -= _ms;
				_state = TimerActive;
     d62:	movs	r2, #2
			_ms -= timer->_ms;
			timer = timer->_next;
			if (_ms < timer->_ms) {
				// found the right place in the middle of list
				_next = timer;
				_prev = timer->_prev;
     d64:	str	r5, [r0, #12]
				timer->_prev = this;
     d66:	str	r0, [r4, #12]
				_prev->_next = this;
     d68:	ldr	r1, [r0, #12]
     d6a:	str	r0, [r1, #8]
				timer->_ms -= _ms;
     d6c:	str	r3, [r4, #0]
				_state = TimerActive;
     d6e:	strb	r2, [r0, #20]
		_next = nullptr;
		_prev = timer;
		timer->_next = this;
	}
	_state = TimerActive;
}
     d70:	pop	{r4, r5}
     d72:	bx	lr

void MillisTimer::addToActiveList() // only called by runFromTimer()
{
	if (listActive == nullptr) {
		// list is empty, easy case
		_next = nullptr;
     d74:	str	r4, [r0, #8]
		_prev = nullptr;
     d76:	str	r4, [r0, #12]
		listActive = this;
     d78:	str	r0, [r2, #0]
     d7a:	b.n	d38 <MillisTimer::addToActiveList()+0x20>
     d7c:	.word	0x20001060

00000d80 <MillisTimer::runFromTimer()>:
	}
	enableTimerInterrupt(irq);
}

void MillisTimer::runFromTimer()
{
     d80:	push	{r3, r4, r5, r6, r7, lr}
	MillisTimer *timer = listActive;
     d82:	ldr	r6, [pc, #136]	; (e0c <MillisTimer::runFromTimer()+0x8c>)
     d84:	ldr	r4, [r6, #0]
	while (timer) {
     d86:	cbz	r4, dd4 <MillisTimer::runFromTimer()+0x54>
		if (timer->_ms > 0) {
     d88:	ldr	r3, [r4, #0]
     d8a:	cmp	r3, #0
     d8c:	bne.n	e04 <MillisTimer::runFromTimer()+0x84>
			timer->_ms--;
			break;
		} else {
			MillisTimer *next = timer->_next;
			if (next) next->_prev = nullptr;
     d8e:	mov	r5, r3
     d90:	ldr	r7, [pc, #124]	; (e10 <MillisTimer::runFromTimer()+0x90>)
     d92:	b.n	d9e <MillisTimer::runFromTimer()+0x1e>
			event.triggerEvent(0, timer);
			if (timer->_reload) {
				timer->_ms = timer->_reload;
				timer->addToActiveList();
			}
			timer = listActive;
     d94:	ldr	r4, [r6, #0]
}

void MillisTimer::runFromTimer()
{
	MillisTimer *timer = listActive;
	while (timer) {
     d96:	cbz	r4, dd4 <MillisTimer::runFromTimer()+0x54>
		if (timer->_ms > 0) {
     d98:	ldr	r3, [r4, #0]
     d9a:	cmp	r3, #0
     d9c:	bne.n	e04 <MillisTimer::runFromTimer()+0x84>
			timer->_ms--;
			break;
		} else {
			MillisTimer *next = timer->_next;
     d9e:	ldr	r3, [r4, #8]
			if (next) next->_prev = nullptr;
     da0:	cbz	r3, da4 <MillisTimer::runFromTimer()+0x24>
     da2:	str	r5, [r3, #12]
			listActive = next;
			timer->_state = TimerOff;
			EventResponderRef event = *(timer->_event);
     da4:	ldr	r0, [r4, #16]
			timer->_ms--;
			break;
		} else {
			MillisTimer *next = timer->_next;
			if (next) next->_prev = nullptr;
			listActive = next;
     da6:	str	r3, [r6, #0]
			timer->_state = TimerOff;
			EventResponderRef event = *(timer->_event);
			event.triggerEvent(0, timer);
     da8:	ldr	r3, [r0, #0]
			break;
		} else {
			MillisTimer *next = timer->_next;
			if (next) next->_prev = nullptr;
			listActive = next;
			timer->_state = TimerOff;
     daa:	strb	r5, [r4, #20]
			EventResponderRef event = *(timer->_event);
			event.triggerEvent(0, timer);
     dac:	ldr	r3, [r3, #0]
     dae:	cmp	r3, r7
     db0:	bne.n	df6 <MillisTimer::runFromTimer()+0x76>
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
     db2:	ldrb	r3, [r0, #28]

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
     db4:	str	r5, [r0, #4]
		_data = data;
		if (_type == EventTypeImmediate) {
     db6:	cmp	r3, #2
	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
     db8:	str	r4, [r0, #12]
		if (_type == EventTypeImmediate) {
     dba:	beq.n	dfe <MillisTimer::runFromTimer()+0x7e>
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
     dbc:	bl	c34 <EventResponder::triggerEventNotImmediate()>
			if (timer->_reload) {
     dc0:	ldr	r3, [r4, #4]
     dc2:	cmp	r3, #0
     dc4:	beq.n	d94 <MillisTimer::runFromTimer()+0x14>
				timer->_ms = timer->_reload;
     dc6:	str	r3, [r4, #0]
				timer->addToActiveList();
     dc8:	mov	r0, r4
     dca:	bl	d18 <MillisTimer::addToActiveList()>
			}
			timer = listActive;
     dce:	ldr	r4, [r6, #0]
}

void MillisTimer::runFromTimer()
{
	MillisTimer *timer = listActive;
	while (timer) {
     dd0:	cmp	r4, #0
     dd2:	bne.n	d98 <MillisTimer::runFromTimer()+0x18>
	volatile TimerStateType _state = TimerOff;
	static MillisTimer *listWaiting; // single linked list of waiting to start timers
	static MillisTimer *listActive;  // double linked list of running timers
	static bool disableTimerInterrupt() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     dd4:	mrs	r3, PRIMASK
		__disable_irq();
     dd8:	cpsid	i
			}
			timer = listActive;
		}
	}
	bool irq = disableTimerInterrupt();
	MillisTimer *waiting = listWaiting;
     dda:	ldr	r2, [pc, #56]	; (e14 <MillisTimer::runFromTimer()+0x94>)
	listWaiting = nullptr; // TODO: use STREX to avoid interrupt disable
     ddc:	movs	r1, #0
			}
			timer = listActive;
		}
	}
	bool irq = disableTimerInterrupt();
	MillisTimer *waiting = listWaiting;
     dde:	ldr	r0, [r2, #0]
	listWaiting = nullptr; // TODO: use STREX to avoid interrupt disable
     de0:	str	r1, [r2, #0]
		return (primask == 0) ? true : false;
	}
	static void enableTimerInterrupt(bool doit) {
		if (doit) __enable_irq();
     de2:	cbnz	r3, de6 <MillisTimer::runFromTimer()+0x66>
     de4:	cpsie	i
	enableTimerInterrupt(irq);
	while (waiting) {
     de6:	cbz	r0, df4 <MillisTimer::runFromTimer()+0x74>
		MillisTimer *next = waiting->_next;
     de8:	ldr	r4, [r0, #8]
		waiting->addToActiveList();
     dea:	bl	d18 <MillisTimer::addToActiveList()>
	}
	bool irq = disableTimerInterrupt();
	MillisTimer *waiting = listWaiting;
	listWaiting = nullptr; // TODO: use STREX to avoid interrupt disable
	enableTimerInterrupt(irq);
	while (waiting) {
     dee:	mov	r0, r4
     df0:	cmp	r0, #0
     df2:	bne.n	de8 <MillisTimer::runFromTimer()+0x68>
     df4:	pop	{r3, r4, r5, r6, r7, pc}
			MillisTimer *next = timer->_next;
			if (next) next->_prev = nullptr;
			listActive = next;
			timer->_state = TimerOff;
			EventResponderRef event = *(timer->_event);
			event.triggerEvent(0, timer);
     df6:	mov	r2, r4
     df8:	movs	r1, #0
     dfa:	blx	r3
     dfc:	b.n	dc0 <MillisTimer::runFromTimer()+0x40>
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
     dfe:	ldr	r3, [r0, #8]
     e00:	blx	r3
     e02:	b.n	dc0 <MillisTimer::runFromTimer()+0x40>
void MillisTimer::runFromTimer()
{
	MillisTimer *timer = listActive;
	while (timer) {
		if (timer->_ms > 0) {
			timer->_ms--;
     e04:	subs	r3, #1
     e06:	str	r3, [r4, #0]
			break;
     e08:	b.n	dd4 <MillisTimer::runFromTimer()+0x54>
     e0a:	nop
     e0c:	.word	0x20001060
     e10:	.word	0x00000cb5
     e14:	.word	0x20001070

00000e18 <systick_isr>:
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
     e18:	ldr	r2, [pc, #16]	; (e2c <systick_isr+0x14>)
     e1a:	ldr	r3, [pc, #20]	; (e30 <systick_isr+0x18>)
     e1c:	ldr	r1, [r2, #0]
	systick_millis_count++;
     e1e:	ldr	r2, [pc, #20]	; (e34 <systick_isr+0x1c>)
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
     e20:	str	r1, [r3, #0]
	systick_millis_count++;
     e22:	ldr	r3, [r2, #0]
     e24:	adds	r3, #1
     e26:	str	r3, [r2, #0]
	MillisTimer::runFromTimer();
     e28:	b.w	d80 <MillisTimer::runFromTimer()>
     e2c:	.word	0xe0001004
     e30:	.word	0x20001048
     e34:	.word	0x20001050

00000e38 <usb_serial_class::clear()>:
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
     e38:	b.w	151c <usb_serial_flush_input>

00000e3c <usb_serial_class::peek()>:
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
     e3c:	b.w	14cc <usb_serial_peekchar>

00000e40 <usb_serial_class::read()>:
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
     e40:	b.w	1590 <usb_serial_getchar>

00000e44 <usb_serial_class::available()>:
			// sketch still gets to run normally after this wait time.
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
     e44:	b.w	1510 <usb_serial_available>

00000e48 <usb_serial_class::flush()>:
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
     e48:	b.w	1640 <usb_serial_flush_output>

00000e4c <usb_serial_class::availableForWrite()>:
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
	size_t write(unsigned long n) { return write((uint8_t)n); }
	size_t write(long n) { return write((uint8_t)n); }
	size_t write(unsigned int n) { return write((uint8_t)n); }
	size_t write(int n) { return write((uint8_t)n); }
	virtual int availableForWrite() { return usb_serial_write_buffer_free(); }
     e4c:	b.w	15f4 <usb_serial_write_buffer_free>

00000e50 <usb_serial_class::write(unsigned char const*, unsigned int)>:
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
     e50:	mov	r0, r1
     e52:	mov	r1, r2
     e54:	b.w	15dc <usb_serial_write>

00000e58 <usb_serial_class::write(unsigned char)>:
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
     e58:	mov	r0, r1
     e5a:	b.w	15b0 <usb_serial_putchar>
     e5e:	nop

00000e60 <serialEvent()>:
#endif

#endif // F_CPU
uint8_t usb_enable_serial_event_processing = 1;
void serialEvent() __attribute__((weak));
void serialEvent() {usb_enable_serial_event_processing = 0;}
     e60:	ldr	r3, [pc, #4]	; (e68 <serialEvent()+0x8>)
     e62:	movs	r2, #0
     e64:	strb	r2, [r3, #0]
     e66:	bx	lr
     e68:	.word	0x2000060c

00000e6c <Print::println()>:
	return printNumber(n, 10, sign);
}


size_t Print::println(void)
{
     e6c:	push	{r4, lr}
	uint8_t buf[2]={'\r', '\n'};
     e6e:	ldr	r4, [pc, #24]	; (e88 <Print::println()+0x1c>)
	return printNumber(n, 10, sign);
}


size_t Print::println(void)
{
     e70:	sub	sp, #8
	uint8_t buf[2]={'\r', '\n'};
	return write(buf, 2);
     e72:	ldr	r3, [r0, #0]
     e74:	movs	r2, #2
}


size_t Print::println(void)
{
	uint8_t buf[2]={'\r', '\n'};
     e76:	ldrh	r4, [r4, #0]
	return write(buf, 2);
     e78:	add	r1, sp, #4
     e7a:	ldr	r3, [r3, #4]
}


size_t Print::println(void)
{
	uint8_t buf[2]={'\r', '\n'};
     e7c:	strh.w	r4, [sp, #4]
	return write(buf, 2);
     e80:	blx	r3
}
     e82:	add	sp, #8
     e84:	pop	{r4, pc}
     e86:	nop
     e88:	.word	0x20000308

00000e8c <_write>:

extern "C" {
__attribute__((weak))
int _write(int file, char *ptr, int len)
{
	((class Print *)file)->write((uint8_t *)ptr, len);
     e8c:	ldr	r3, [r0, #0]
}

extern "C" {
__attribute__((weak))
int _write(int file, char *ptr, int len)
{
     e8e:	push	{r4, lr}
     e90:	mov	r4, r2
	((class Print *)file)->write((uint8_t *)ptr, len);
     e92:	ldr	r3, [r3, #4]
     e94:	blx	r3
	return len;
}
     e96:	mov	r0, r4
     e98:	pop	{r4, pc}
     e9a:	nop

00000e9c <Print::printf(char const*, ...)>:
}

int Print::printf(const char *format, ...)
{
     e9c:	push	{r1, r2, r3}
     e9e:	push	{lr}
     ea0:	sub	sp, #8
     ea2:	add	r3, sp, #12
     ea4:	ldr.w	r1, [r3], #4
	va_list ap;
	va_start(ap, format);
#ifdef __STRICT_ANSI__
	return 0;  // TODO: make this work with -std=c++0x
#else
	return vdprintf((int)this, format, ap);
     ea8:	mov	r2, r3
}

int Print::printf(const char *format, ...)
{
	va_list ap;
	va_start(ap, format);
     eaa:	str	r3, [sp, #4]
#ifdef __STRICT_ANSI__
	return 0;  // TODO: make this work with -std=c++0x
#else
	return vdprintf((int)this, format, ap);
     eac:	bl	31a8 <vdprintf>
#endif
}
     eb0:	add	sp, #8
     eb2:	ldr.w	lr, [sp], #4
     eb6:	add	sp, #12
     eb8:	bx	lr
     eba:	nop

00000ebc <operator new[](unsigned int)>:
	return malloc(size);
}

void * operator new[](size_t size)
{
	return malloc(size);
     ebc:	b.w	252c <malloc>

00000ec0 <operator delete[](void*, unsigned int)>:
	free(ptr);
}

void operator delete[](void * ptr, size_t size)
{
	free(ptr);
     ec0:	b.w	253c <free>

00000ec4 <unused_interrupt_vector>:
//  R0
// Code from :: https://community.nxp.com/thread/389002
__attribute__((naked))
void unused_interrupt_vector(void)
{
  __asm( ".syntax unified\n"
     ec4:	movs	r0, #4
     ec6:	mov	r1, lr
     ec8:	tst	r0, r1
     eca:	beq.n	ed4 <_MSP>
     ecc:	mrs	r0, PSP
     ed0:	b.w	ee4 <HardFault_HandlerC>

00000ed4 <_MSP>:
     ed4:	mrs	r0, MSP
     ed8:	b.w	ee4 <HardFault_HandlerC>

00000edc <startup_default_early_hook>:
         "B HardFault_HandlerC \n"
         "_MSP: \n"
         "MRS R0, MSP \n"
         "B HardFault_HandlerC \n"
         ".syntax divided\n") ;
}
     edc:	bx	lr
     ede:	nop

00000ee0 <startup_default_late_hook>:


extern int main (void);
void startup_default_early_hook(void) {}
void startup_early_hook(void)		__attribute__ ((weak, alias("startup_default_early_hook")));
void startup_default_late_hook(void) {}
     ee0:	bx	lr
     ee2:	nop

00000ee4 <HardFault_HandlerC>:
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
     ee4:	ldr	r3, [pc, #108]	; (f54 <HardFault_HandlerC+0x70>)
  printf(" _AFSR ::  %x\n", _AFSR);
  printf(" _BFAR ::  %x\n", _BFAR);
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
     ee6:	movs	r1, #5
     ee8:	ldr	r2, [pc, #108]	; (f58 <HardFault_HandlerC+0x74>)
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
     eea:	movs	r0, #56	; 0x38
         ".syntax divided\n") ;
}

__attribute__((weak))
void HardFault_HandlerC(unsigned int *hardfault_args)
{
     eec:	push	{r4, r5, lr}
  printf(" _AFSR ::  %x\n", _AFSR);
  printf(" _BFAR ::  %x\n", _BFAR);
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
     eee:	str.w	r1, [r2, #328]	; 0x148
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
  GPIO2_DR_SET = (1 << 3);
     ef2:	movs	r1, #8
  printf(" _BFAR ::  %x\n", _BFAR);
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
     ef4:	str.w	r0, [r2, #824]	; 0x338
         ".syntax divided\n") ;
}

__attribute__((weak))
void HardFault_HandlerC(unsigned int *hardfault_args)
{
     ef8:	sub	sp, #12
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
     efa:	ldr	r2, [r3, #4]
  GPIO2_DR_SET = (1 << 3);
  GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);

  if ( F_CPU_ACTUAL >= 600000000 )
     efc:	ldr	r4, [pc, #92]	; (f5c <HardFault_HandlerC+0x78>)
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
     efe:	orrs	r2, r1
  GPIO2_DR_SET = (1 << 3);
  GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);

  if ( F_CPU_ACTUAL >= 600000000 )
     f00:	ldr	r0, [pc, #92]	; (f60 <HardFault_HandlerC+0x7c>)
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
     f02:	str	r2, [r3, #4]
  GPIO2_DR_SET = (1 << 3);
     f04:	str.w	r1, [r3, #132]	; 0x84
  GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);
     f08:	str.w	r1, [r3, #136]	; 0x88

  if ( F_CPU_ACTUAL >= 600000000 )
     f0c:	ldr	r3, [r4, #0]
     f0e:	cmp	r3, r0
     f10:	bls.n	f18 <HardFault_HandlerC+0x34>
    set_arm_clock(300000000);
     f12:	ldr	r0, [pc, #80]	; (f64 <HardFault_HandlerC+0x80>)
     f14:	bl	774 <set_arm_clock>

  while (1)
  {
    GPIO2_DR_SET = (1 << 3); //digitalWrite(13, HIGH);
     f18:	ldr	r5, [pc, #56]	; (f54 <HardFault_HandlerC+0x70>)
     f1a:	movs	r4, #8
    // digitalWrite(13, HIGH);
    for (nn = 0; nn < 2000000/2; nn++) ;
     f1c:	movs	r0, #0
     f1e:	ldr	r2, [pc, #72]	; (f68 <HardFault_HandlerC+0x84>)
    GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);
    // digitalWrite(13, LOW);
    for (nn = 0; nn < 18000000/2; nn++) ;
     f20:	ldr	r1, [pc, #72]	; (f6c <HardFault_HandlerC+0x88>)
  if ( F_CPU_ACTUAL >= 600000000 )
    set_arm_clock(300000000);

  while (1)
  {
    GPIO2_DR_SET = (1 << 3); //digitalWrite(13, HIGH);
     f22:	str.w	r4, [r5, #132]	; 0x84
    // digitalWrite(13, HIGH);
    for (nn = 0; nn < 2000000/2; nn++) ;
     f26:	str	r0, [sp, #4]
     f28:	ldr	r3, [sp, #4]
     f2a:	cmp	r3, r2
     f2c:	bhi.n	f3a <HardFault_HandlerC+0x56>
     f2e:	ldr	r3, [sp, #4]
     f30:	adds	r3, #1
     f32:	str	r3, [sp, #4]
     f34:	ldr	r3, [sp, #4]
     f36:	cmp	r3, r2
     f38:	bls.n	f2e <HardFault_HandlerC+0x4a>
    GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);
     f3a:	str.w	r4, [r5, #136]	; 0x88
    // digitalWrite(13, LOW);
    for (nn = 0; nn < 18000000/2; nn++) ;
     f3e:	str	r0, [sp, #4]
     f40:	ldr	r3, [sp, #4]
     f42:	cmp	r3, r1
     f44:	bhi.n	f22 <HardFault_HandlerC+0x3e>
     f46:	ldr	r3, [sp, #4]
     f48:	adds	r3, #1
     f4a:	str	r3, [sp, #4]
     f4c:	ldr	r3, [sp, #4]
     f4e:	cmp	r3, r1
     f50:	bls.n	f46 <HardFault_HandlerC+0x62>
     f52:	b.n	f22 <HardFault_HandlerC+0x3e>
     f54:	.word	0x401bc000
     f58:	.word	0x401f8000
     f5c:	.word	0x20000608
     f60:	.word	0x23c345ff
     f64:	.word	0x11e1a300
     f68:	.word	0x000f423f
     f6c:	.word	0x0089543f

00000f70 <_sbrk>:

char *__brkval = (char *)&_heap_start;

void * _sbrk(int incr)
{
        char *prev = __brkval;
     f70:	ldr	r2, [pc, #36]	; (f98 <_sbrk+0x28>)
extern unsigned long _heap_end;

char *__brkval = (char *)&_heap_start;

void * _sbrk(int incr)
{
     f72:	push	{r3, lr}
        char *prev = __brkval;
     f74:	ldr	r3, [r2, #0]
        if (incr != 0) {
     f76:	cbz	r0, f82 <_sbrk+0x12>
                if (prev + incr > (char *)&_heap_end) {
     f78:	add	r0, r3
     f7a:	ldr	r1, [pc, #32]	; (f9c <_sbrk+0x2c>)
     f7c:	cmp	r0, r1
     f7e:	bhi.n	f86 <_sbrk+0x16>
                        errno = ENOMEM;
                        return (void *)-1;
                }
                __brkval = prev + incr;
     f80:	str	r0, [r2, #0]
        }
        return prev;
}
     f82:	mov	r0, r3
     f84:	pop	{r3, pc}
void * _sbrk(int incr)
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
     f86:	bl	24d0 <__errno>
     f8a:	movs	r2, #12
                        return (void *)-1;
     f8c:	mov.w	r3, #4294967295
void * _sbrk(int incr)
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
     f90:	str	r2, [r0, #0]
                        return (void *)-1;
                }
                __brkval = prev + incr;
        }
        return prev;
}
     f92:	mov	r0, r3
     f94:	pop	{r3, pc}
     f96:	nop
     f98:	.word	0x20000620
     f9c:	.word	0x20280000

00000fa0 <rx_queue_transfer>:
/*************************************************************************/
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
     fa0:	push	{r3, r4, r5, r6, r7, lr}
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
     fa2:	ldr	r1, [pc, #80]	; (ff4 <rx_queue_transfer+0x54>)
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
     fa4:	mov.w	r7, #131072	; 0x20000
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     fa8:	ldr	r5, [pc, #76]	; (ff8 <rx_queue_transfer+0x58>)
/*************************************************************************/
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
     faa:	mov	r3, r0
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
     fac:	add.w	r4, r1, r0, lsl #9
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     fb0:	ldr	r6, [pc, #72]	; (ffc <rx_queue_transfer+0x5c>)
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
     fb2:	ldr	r2, [pc, #76]	; (1000 <rx_queue_transfer+0x60>)
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     fb4:	add.w	r5, r5, r0, lsl #5
     fb8:	mov	r1, r4
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
     fba:	str	r7, [r2, #0]
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     fbc:	mov	r0, r5
     fbe:	ldrh	r2, [r6, #0]
     fc0:	bl	1f7c <usb_prepare_transfer>
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
     fc4:	ldrh	r1, [r6, #0]
// want to delete anything the cache may have stored, so your next
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
     fc6:	bic.w	r3, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
     fca:	add	r1, r4
	asm("dsb");
     fcc:	dsb	sy
	do {
		SCB_CACHE_DCIMVAC = location;
     fd0:	ldr	r2, [pc, #48]	; (1004 <rx_queue_transfer+0x64>)
     fd2:	str	r3, [r2, #0]
		location += 32;
     fd4:	adds	r3, #32
	} while (location < end_addr);
     fd6:	cmp	r1, r3
     fd8:	bhi.n	fd2 <rx_queue_transfer+0x32>
	asm("dsb");
     fda:	dsb	sy
	asm("isb");
     fde:	isb	sy
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
     fe2:	movs	r0, #3
     fe4:	mov	r1, r5
     fe6:	bl	1fd4 <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
     fea:	ldr	r3, [pc, #28]	; (1008 <rx_queue_transfer+0x68>)
     fec:	mov.w	r2, #131072	; 0x20000
     ff0:	str	r2, [r3, #0]
     ff2:	pop	{r3, r4, r5, r6, r7, pc}
     ff4:	.word	0x20200000
     ff8:	.word	0x200010a0
     ffc:	.word	0x200011ae
    1000:	.word	0xe000e18c
    1004:	.word	0xe000ef5c
    1008:	.word	0xe000e10c

0000100c <rx_event>:
}

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    100c:	ldr	r2, [pc, #144]	; (10a0 <rx_event+0x94>)
    100e:	ldr	r3, [r0, #4]
	NVIC_ENABLE_IRQ(IRQ_USB1);
}

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
    1010:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    1014:	ubfx	r3, r3, #16, #15
    1018:	ldrh	r4, [r2, #0]
	int i = t->callback_param;
    101a:	ldr	r5, [r0, #28]
}

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    101c:	subs	r4, r4, r3
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
    101e:	cmp	r4, #0
    1020:	ble.n	1094 <rx_event+0x88>
		// received a packet with data
		uint32_t head = rx_head;
    1022:	ldr	r1, [pc, #128]	; (10a4 <rx_event+0x98>)
		if (head != rx_tail) {
    1024:	ldr	r2, [pc, #128]	; (10a8 <rx_event+0x9c>)
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
		// received a packet with data
		uint32_t head = rx_head;
    1026:	ldrb	r3, [r1, #0]
		if (head != rx_tail) {
    1028:	ldrb	r2, [r2, #0]
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
		// received a packet with data
		uint32_t head = rx_head;
    102a:	uxtb	r3, r3
		if (head != rx_tail) {
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
    102c:	ldr	r0, [pc, #124]	; (10ac <rx_event+0xa0>)
			uint32_t count = rx_count[ii];
    102e:	ldr	r6, [pc, #128]	; (10b0 <rx_event+0xa4>)
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
		// received a packet with data
		uint32_t head = rx_head;
		if (head != rx_tail) {
    1030:	cmp	r3, r2
    1032:	beq.n	1044 <rx_event+0x38>
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
    1034:	ldrb.w	r8, [r0, r3]
			uint32_t count = rx_count[ii];
    1038:	ldrh.w	r7, [r6, r8, lsl #1]
			if (len <= CDC_RX_SIZE_480 - count) {
    103c:	rsb	r2, r7, #512	; 0x200
    1040:	cmp	r4, r2
    1042:	bls.n	106a <rx_event+0x5e>
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
    1044:	adds	r3, #1
				return;
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
    1046:	movs	r2, #0
    1048:	ldr	r7, [pc, #104]	; (10b4 <rx_event+0xa8>)
		if (++head > RX_NUM) head = 0;
    104a:	cmp	r3, #8
				// TODO: trigger serialEvent
				return;
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
    104c:	strh.w	r4, [r6, r5, lsl #1]
		rx_index[i] = 0;
    1050:	strh.w	r2, [r7, r5, lsl #1]
		if (++head > RX_NUM) head = 0;
		rx_list[head] = i;
		rx_head = head;
		rx_available += len;
    1054:	ldr	r6, [pc, #96]	; (10b8 <rx_event+0xac>)
    1056:	ite	ls
    1058:	uxtbls	r2, r3
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
    105a:	movhi	r3, r2
		rx_list[head] = i;
		rx_head = head;
    105c:	strb	r2, [r1, #0]
		rx_available += len;
    105e:	ldr	r2, [r6, #0]
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
		rx_list[head] = i;
    1060:	strb	r5, [r0, r3]
		rx_head = head;
		rx_available += len;
    1062:	add	r4, r2
    1064:	str	r4, [r6, #0]
    1066:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    106a:	ldr	r3, [pc, #80]	; (10bc <rx_event+0xb0>)
    106c:	add.w	r0, r7, r8, lsl #9
    1070:	mov	r2, r4
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
    1072:	add	r7, r4
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    1074:	add.w	r1, r3, r5, lsl #9
    1078:	add	r0, r3
    107a:	bl	2334 <memcpy>
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
				rx_available += len;
    107e:	ldr	r2, [pc, #56]	; (10b8 <rx_event+0xac>)
				rx_queue_transfer(i);
    1080:	mov	r0, r5
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
    1082:	strh.w	r7, [r6, r8, lsl #1]
				rx_available += len;
    1086:	ldr	r3, [r2, #0]
    1088:	add	r4, r3
    108a:	str	r4, [r2, #0]
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
	}
}
    108c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
				rx_available += len;
				rx_queue_transfer(i);
    1090:	b.w	fa0 <rx_queue_transfer>
		rx_head = head;
		rx_available += len;
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
    1094:	mov	r0, r5
	}
}
    1096:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		rx_head = head;
		rx_available += len;
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
    109a:	b.w	fa0 <rx_queue_transfer>
    109e:	nop
    10a0:	.word	0x200011ae
    10a4:	.word	0x200011c4
    10a8:	.word	0x200011a0
    10ac:	.word	0x200011a4
    10b0:	.word	0x200011b0
    10b4:	.word	0x20001074
    10b8:	.word	0x200011c0
    10bc:	.word	0x20200000

000010c0 <usb_serial_flush_callback>:
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
	if (tx_noautoflush) return;
    10c0:	ldr	r3, [pc, #120]	; (113c <usb_serial_flush_callback+0x7c>)
    10c2:	ldrb	r2, [r3, #0]
    10c4:	cbnz	r2, 10de <usb_serial_flush_callback+0x1e>
    10c6:	and.w	r3, r2, #255	; 0xff
	if (!usb_configuration) return;
    10ca:	ldr	r2, [pc, #116]	; (1140 <usb_serial_flush_callback+0x80>)
    10cc:	ldrb	r2, [r2, #0]
    10ce:	cbz	r2, 10de <usb_serial_flush_callback+0x1e>
	tx_available = 0;
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
    10d0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
    10d4:	ldr	r5, [pc, #108]	; (1144 <usb_serial_flush_callback+0x84>)
    10d6:	ldrh	r2, [r5, #0]
    10d8:	cbnz	r2, 10e0 <usb_serial_flush_callback+0x20>
    10da:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    10de:	bx	lr
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    10e0:	ldr	r6, [pc, #100]	; (1148 <usb_serial_flush_callback+0x88>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    10e2:	rsb	r8, r2, #2048	; 0x800
{
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    10e6:	ldr	r7, [pc, #100]	; (114c <usb_serial_flush_callback+0x8c>)
    10e8:	ldrb	r1, [r6, #0]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    10ea:	mov	r2, r8
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    10ec:	ldr	r4, [pc, #96]	; (1150 <usb_serial_flush_callback+0x90>)
{
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    10ee:	add.w	r7, r7, r1, lsl #5
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    10f2:	add.w	r4, r4, r1, lsl #11
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    10f6:	mov	r0, r7
    10f8:	mov	r1, r4
    10fa:	bl	1f7c <usb_prepare_transfer>
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    10fe:	add.w	r2, r8, r4
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    1102:	bic.w	r1, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
	asm("dsb");
    1106:	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    110a:	ldr	r3, [pc, #72]	; (1154 <usb_serial_flush_callback+0x94>)
    110c:	str	r1, [r3, #0]
		location += 32;
    110e:	adds	r1, #32
	} while (location < end_addr);
    1110:	cmp	r2, r1
    1112:	bhi.n	110c <usb_serial_flush_callback+0x4c>
	asm("dsb");
    1114:	dsb	sy
	asm("isb");
    1118:	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    111c:	movs	r0, #4
    111e:	mov	r1, r7
    1120:	bl	1fac <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    1124:	ldrb	r3, [r6, #0]
    1126:	ldr	r2, [pc, #32]	; (1148 <usb_serial_flush_callback+0x88>)
    1128:	adds	r3, #1
    112a:	uxtb	r3, r3
    112c:	cmp	r3, #3
    112e:	it	hi
    1130:	movhi	r3, #0
    1132:	strb	r3, [r2, #0]
	tx_available = 0;
    1134:	movs	r3, #0
    1136:	strh	r3, [r5, #0]
    1138:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    113c:	.word	0x20001086
    1140:	.word	0x20001298
    1144:	.word	0x200011c6
    1148:	.word	0x20001087
    114c:	.word	0x200011e0
    1150:	.word	0x20201000
    1154:	.word	0xe000ef70

00001158 <usb_serial_write.part.1>:
{
	USB1_GPTIMER0CTRL = 0;
}


int usb_serial_write(const void *buffer, uint32_t size)
    1158:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    115c:	sub	sp, #20
    115e:	str	r0, [sp, #8]
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
    1160:	str	r1, [sp, #4]
    1162:	cmp	r1, #0
    1164:	beq.w	12ac <usb_serial_write.part.1+0x154>
    1168:	movs	r3, #0
    116a:	ldr.w	r8, [pc, #348]	; 12c8 <usb_serial_write.part.1+0x170>
    116e:	ldr.w	r9, [pc, #332]	; 12bc <usb_serial_write.part.1+0x164>
    1172:	str	r3, [sp, #0]
				tx_available = TX_SIZE;
				transmit_previous_timeout = 0;
				break;
			}
			if (!waiting) {
				wait_begin_at = systick_millis_count;
    1174:	ldr	r6, [pc, #312]	; (12b0 <usb_serial_write.part.1+0x158>)
    1176:	ldrh.w	r3, [r8]
				//printf("tx head=%d\n", tx_head);
				//printf("TXFILLTUNING=%08lX\n", USB1_TXFILLTUNING);
				//usb_print_transfer_log();
				//while (1) ;
			}
			if (!usb_configuration) return sent;
    117a:	ldr.w	sl, [pc, #336]	; 12cc <usb_serial_write.part.1+0x174>
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm("dsb");
	do {
		SCB_CACHE_DCCIMVAC = location;
    117e:	ldr.w	fp, [pc, #336]	; 12d0 <usb_serial_write.part.1+0x178>
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
		transfer_t *xfer = tx_transfer + tx_head;
    1182:	ldr	r2, [pc, #304]	; (12b4 <usb_serial_write.part.1+0x15c>)
    1184:	ldrb	r4, [r2, #0]
    1186:	ldr	r2, [pc, #304]	; (12b8 <usb_serial_write.part.1+0x160>)
    1188:	add.w	r7, r2, r4, lsl #5
		int waiting=0;
		uint32_t wait_begin_at=0;
		while (!tx_available) {
    118c:	cmp	r3, #0
    118e:	bne.n	126e <usb_serial_write.part.1+0x116>
    1190:	mov	r5, r3
    1192:	mov	r4, r3
    1194:	b.n	11c0 <usb_serial_write.part.1+0x68>
			}
			if (!waiting) {
				wait_begin_at = systick_millis_count;
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
    1196:	ldrb.w	r3, [r9]
				}
				tx_available = TX_SIZE;
				transmit_previous_timeout = 0;
				break;
			}
			if (!waiting) {
    119a:	cbnz	r4, 119e <usb_serial_write.part.1+0x46>
				wait_begin_at = systick_millis_count;
    119c:	ldr	r5, [r6, #0]
    119e:	movs	r4, #1
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
    11a0:	cmp	r3, #0
    11a2:	bne.n	1262 <usb_serial_write.part.1+0x10a>
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
    11a4:	ldr	r3, [r6, #0]
    11a6:	subs	r3, r3, r5
    11a8:	cmp	r3, #120	; 0x78
    11aa:	bhi.n	12a0 <usb_serial_write.part.1+0x148>
				//printf("tx head=%d\n", tx_head);
				//printf("TXFILLTUNING=%08lX\n", USB1_TXFILLTUNING);
				//usb_print_transfer_log();
				//while (1) ;
			}
			if (!usb_configuration) return sent;
    11ac:	ldrb.w	r3, [sl]
    11b0:	cmp	r3, #0
    11b2:	beq.n	1262 <usb_serial_write.part.1+0x10a>
			yield();
    11b4:	bl	b94 <yield>
	if (!usb_configuration) return 0;
	while (size > 0) {
		transfer_t *xfer = tx_transfer + tx_head;
		int waiting=0;
		uint32_t wait_begin_at=0;
		while (!tx_available) {
    11b8:	ldrh.w	r3, [r8]
    11bc:	cmp	r3, #0
    11be:	bne.n	126a <usb_serial_write.part.1+0x112>
			//digitalWriteFast(3, HIGH);
			uint32_t status = usb_transfer_status(xfer);
    11c0:	mov	r0, r7
    11c2:	bl	1ff8 <usb_transfer_status>
			if (!(status & 0x80)) {
    11c6:	ands.w	r0, r0, #128	; 0x80
			}
			if (!waiting) {
				wait_begin_at = systick_millis_count;
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
    11ca:	ldr	r2, [pc, #240]	; (12bc <usb_serial_write.part.1+0x164>)
		int waiting=0;
		uint32_t wait_begin_at=0;
		while (!tx_available) {
			//digitalWriteFast(3, HIGH);
			uint32_t status = usb_transfer_status(xfer);
			if (!(status & 0x80)) {
    11cc:	bne.n	1196 <usb_serial_write.part.1+0x3e>
				if (status & 0x68) {
					// TODO: what if status has errors???
					printf("ERROR status = %x, i=%d, ms=%u\n",
						status, tx_head, systick_millis_count);
				}
				tx_available = TX_SIZE;
    11ce:	mov.w	r3, #2048	; 0x800
    11d2:	ldr	r2, [pc, #224]	; (12b4 <usb_serial_write.part.1+0x15c>)
				transmit_previous_timeout = 0;
    11d4:	strb.w	r0, [r9]
    11d8:	ldrb	r4, [r2, #0]
    11da:	mov	r2, r3
				if (status & 0x68) {
					// TODO: what if status has errors???
					printf("ERROR status = %x, i=%d, ms=%u\n",
						status, tx_head, systick_millis_count);
				}
				tx_available = TX_SIZE;
    11dc:	strh.w	r3, [r8]
			}
			if (!usb_configuration) return sent;
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    11e0:	lsls	r4, r4, #11
		if (size >= tx_available) {
    11e2:	ldr	r5, [sp, #4]
			}
			if (!usb_configuration) return sent;
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    11e4:	ldr	r1, [pc, #216]	; (12c0 <usb_serial_write.part.1+0x168>)
    11e6:	add	r0, r4
		if (size >= tx_available) {
    11e8:	cmp	r5, r2
			}
			if (!usb_configuration) return sent;
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    11ea:	add	r0, r1
		if (size >= tx_available) {
    11ec:	bcc.n	1276 <usb_serial_write.part.1+0x11e>
			memcpy(txdata, data, tx_available);
			//*(txbuffer + (tx_head * TX_SIZE)) = 'A' + tx_head; // to see which buffer
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    11ee:	add	r4, r1
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
		if (size >= tx_available) {
			memcpy(txdata, data, tx_available);
    11f0:	ldr	r1, [sp, #8]
    11f2:	bl	2334 <memcpy>
			//*(txbuffer + (tx_head * TX_SIZE)) = 'A' + tx_head; // to see which buffer
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
    11f6:	movs	r3, #0
    11f8:	mov	r1, r4
    11fa:	mov.w	r2, #2048	; 0x800
    11fe:	mov	r0, r7
    1200:	bl	1f7c <usb_prepare_transfer>
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    1204:	bic.w	r3, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
    1208:	add.w	r4, r4, #2048	; 0x800
	asm("dsb");
    120c:	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    1210:	str.w	r3, [fp]
		location += 32;
    1214:	adds	r3, #32
	} while (location < end_addr);
    1216:	cmp	r4, r3
    1218:	bhi.n	1210 <usb_serial_write.part.1+0xb8>
	asm("dsb");
    121a:	dsb	sy
	asm("isb");
    121e:	isb	sy
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
    1222:	movs	r0, #4
    1224:	mov	r1, r7
    1226:	bl	1fac <usb_transmit>
			if (++tx_head >= TX_NUM) tx_head = 0;
    122a:	ldr	r3, [pc, #136]	; (12b4 <usb_serial_write.part.1+0x15c>)
    122c:	ldr	r2, [pc, #132]	; (12b4 <usb_serial_write.part.1+0x15c>)
			size -= tx_available;
			sent += tx_available;
			data += tx_available;
			tx_available = 0;
    122e:	movs	r1, #0
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
    1230:	ldrb	r3, [r3, #0]
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
}

static void timer_stop(void)
{
	USB1_GPTIMER0CTRL = 0;
    1232:	ldr	r0, [pc, #144]	; (12c4 <usb_serial_write.part.1+0x16c>)
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
    1234:	adds	r3, #1
    1236:	uxtb	r3, r3
    1238:	cmp	r3, #3
    123a:	it	hi
    123c:	movhi	r3, #0
    123e:	strb	r3, [r2, #0]
			size -= tx_available;
    1240:	ldrh.w	r2, [r8]
			sent += tx_available;
    1244:	ldr	r3, [sp, #0]
			data += tx_available;
			tx_available = 0;
    1246:	strh.w	r1, [r8]
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
			size -= tx_available;
			sent += tx_available;
    124a:	add	r3, r2
    124c:	str	r3, [sp, #0]
			data += tx_available;
    124e:	ldr	r3, [sp, #8]
    1250:	add	r3, r2
    1252:	str	r3, [sp, #8]
    1254:	mov	r3, r1
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
}

static void timer_stop(void)
{
	USB1_GPTIMER0CTRL = 0;
    1256:	str.w	r1, [r0, #132]	; 0x84
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
    125a:	ldr	r1, [sp, #4]
    125c:	subs	r2, r1, r2
    125e:	str	r2, [sp, #4]
    1260:	bne.n	1182 <usb_serial_write.part.1+0x2a>
    1262:	ldr	r0, [sp, #0]
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    1264:	add	sp, #20
    1266:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    126a:	ldr	r2, [pc, #72]	; (12b4 <usb_serial_write.part.1+0x15c>)
    126c:	ldrb	r4, [r2, #0]
    126e:	mov	r2, r3
    1270:	rsb	r0, r3, #2048	; 0x800
    1274:	b.n	11e0 <usb_serial_write.part.1+0x88>
			sent += tx_available;
			data += tx_available;
			tx_available = 0;
			timer_stop();
		} else {
			memcpy(txdata, data, size);
    1276:	ldr	r4, [sp, #4]
    1278:	ldr	r1, [sp, #8]
    127a:	mov	r2, r4
    127c:	str	r3, [sp, #12]
    127e:	bl	2334 <memcpy>
			tx_available -= size;
    1282:	ldr	r3, [sp, #12]
}

static void timer_start_oneshot(void)
{
	// restarts timer if already running (retriggerable one-shot)
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    1284:	ldr	r2, [pc, #60]	; (12c4 <usb_serial_write.part.1+0x16c>)
    1286:	mov.w	r1, #3221225472	; 0xc0000000
			data += tx_available;
			tx_available = 0;
			timer_stop();
		} else {
			memcpy(txdata, data, size);
			tx_available -= size;
    128a:	subs	r3, r3, r4
    128c:	strh.w	r3, [r8]
    1290:	ldr	r3, [sp, #0]
}

static void timer_start_oneshot(void)
{
	// restarts timer if already running (retriggerable one-shot)
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    1292:	str.w	r1, [r2, #132]	; 0x84
    1296:	mov	r0, r3
    1298:	add	r0, r4
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    129a:	add	sp, #20
    129c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
				// waited too long, assume the USB host isn't listening
				transmit_previous_timeout = 1;
    12a0:	movs	r3, #1
				return sent;
    12a2:	ldr	r0, [sp, #0]
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
				// waited too long, assume the USB host isn't listening
				transmit_previous_timeout = 1;
    12a4:	strb	r3, [r2, #0]
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    12a6:	add	sp, #20
    12a8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
    12ac:	ldr	r0, [sp, #4]
    12ae:	b.n	1264 <usb_serial_write.part.1+0x10c>
    12b0:	.word	0x20001050
    12b4:	.word	0x20001087
    12b8:	.word	0x200011e0
    12bc:	.word	0x200011c5
    12c0:	.word	0x20201000
    12c4:	.word	0x402e0000
    12c8:	.word	0x200011c6
    12cc:	.word	0x20001298
    12d0:	.word	0xe000ef70

000012d4 <usb_serial_reset>:
static void rx_queue_transfer(int i);
static void rx_event(transfer_t *t);


void usb_serial_reset(void)
{
    12d4:	bx	lr
    12d6:	nop

000012d8 <usb_serial_configure>:
void usb_serial_configure(void)
{
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
    12d8:	ldr	r3, [pc, #196]	; (13a0 <usb_serial_configure+0xc8>)
	printf("usb_serial_reset\n");
	// deallocate all transfer descriptors
}

void usb_serial_configure(void)
{
    12da:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
    12de:	ldrb	r3, [r3, #0]
		tx_packet_size = CDC_TX_SIZE_480;
    12e0:	ldr	r7, [pc, #192]	; (13a4 <usb_serial_configure+0xcc>)
void usb_serial_configure(void)
{
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
    12e2:	cmp	r3, #0
    12e4:	beq.n	1390 <usb_serial_configure+0xb8>
		tx_packet_size = CDC_TX_SIZE_480;
    12e6:	mov.w	r3, #512	; 0x200
		rx_packet_size = CDC_RX_SIZE_480;
    12ea:	ldr.w	r8, [pc, #236]	; 13d8 <usb_serial_configure+0x100>
{
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
		tx_packet_size = CDC_TX_SIZE_480;
    12ee:	strh	r3, [r7, #0]
		rx_packet_size = CDC_RX_SIZE_480;
    12f0:	strh.w	r3, [r8]
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
    12f4:	movs	r1, #0
    12f6:	movs	r2, #128	; 0x80
    12f8:	ldr	r0, [pc, #172]	; (13a8 <usb_serial_configure+0xd0>)
	tx_head = 0;
    12fa:	mov	r5, r1
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
    12fc:	ldr	r6, [pc, #172]	; (13ac <usb_serial_configure+0xd4>)
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
    12fe:	bl	2bb0 <memset>
	tx_head = 0;
    1302:	ldr	r4, [pc, #172]	; (13b0 <usb_serial_configure+0xd8>)
	tx_available = 0;
    1304:	ldr	r3, [pc, #172]	; (13b4 <usb_serial_configure+0xdc>)
	memset(rx_transfer, 0, sizeof(rx_transfer));
    1306:	mov	r1, r5
    1308:	mov.w	r2, #256	; 0x100
    130c:	ldr	r0, [pc, #168]	; (13b8 <usb_serial_configure+0xe0>)
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
    130e:	strb	r5, [r4, #0]
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    1310:	mov	r4, r5
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
    1312:	strh	r5, [r3, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    1314:	bl	2bb0 <memset>
	memset(rx_count, 0, sizeof(rx_count));
    1318:	str	r5, [r6, #0]
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    131a:	mov	r3, r5
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
    131c:	str	r5, [r6, #4]
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    131e:	mov	r2, r5
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
    1320:	str	r5, [r6, #8]
    1322:	str	r5, [r6, #12]
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
    1324:	ldr	r1, [pc, #148]	; (13bc <usb_serial_configure+0xe4>)
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
    1326:	ldr	r6, [pc, #152]	; (13c0 <usb_serial_configure+0xe8>)
	rx_head = 0;
	rx_tail = 0;
    1328:	ldr	r0, [pc, #152]	; (13c4 <usb_serial_configure+0xec>)
	rx_available = 0;
    132a:	ldr.w	lr, [pc, #176]	; 13dc <usb_serial_configure+0x104>
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
    132e:	strb	r5, [r1, #0]
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    1330:	movs	r1, #16
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
    1332:	strb	r5, [r0, #0]
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    1334:	movs	r0, #2
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
    1336:	str	r5, [r6, #0]
    1338:	str	r5, [r6, #4]
    133a:	str	r5, [r6, #8]
    133c:	str	r5, [r6, #12]
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
    133e:	str.w	r5, [lr]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    1342:	bl	1f14 <usb_config_tx>
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
    1346:	ldrh.w	r1, [r8]
    134a:	mov	r2, r5
    134c:	ldr	r3, [pc, #120]	; (13c8 <usb_serial_configure+0xf0>)
    134e:	movs	r0, #3
    1350:	bl	1eb0 <usb_config_rx>
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
    1354:	mov	r3, r5
    1356:	ldrh	r1, [r7, #0]
    1358:	movs	r2, #1
    135a:	movs	r0, #4
    135c:	bl	1f14 <usb_config_tx>
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    1360:	mov	r0, r4
    1362:	adds	r4, #1
    1364:	bl	fa0 <rx_queue_transfer>
    1368:	cmp	r4, #8
    136a:	bne.n	1360 <usb_serial_configure+0x88>
static void timer_stop();

static void timer_config(void (*callback)(void), uint32_t microseconds)
{
	usb_timer0_callback = callback;
	USB1_GPTIMER0CTRL = 0;
    136c:	ldr	r3, [pc, #92]	; (13cc <usb_serial_configure+0xf4>)
	USB1_GPTIMER0LD = microseconds - 1;
    136e:	movs	r2, #74	; 0x4a
static void timer_start_oneshot();
static void timer_stop();

static void timer_config(void (*callback)(void), uint32_t microseconds)
{
	usb_timer0_callback = callback;
    1370:	ldr	r0, [pc, #92]	; (13d0 <usb_serial_configure+0xf8>)
	USB1_GPTIMER0CTRL = 0;
    1372:	movs	r1, #0
static void timer_start_oneshot();
static void timer_stop();

static void timer_config(void (*callback)(void), uint32_t microseconds)
{
	usb_timer0_callback = callback;
    1374:	ldr	r4, [pc, #92]	; (13d4 <usb_serial_configure+0xfc>)
    1376:	str	r4, [r0, #0]
	USB1_GPTIMER0CTRL = 0;
    1378:	str.w	r1, [r3, #132]	; 0x84
	USB1_GPTIMER0LD = microseconds - 1;
    137c:	str.w	r2, [r3, #128]	; 0x80
	USB1_USBINTR |= USB_USBINTR_TIE0;
    1380:	ldr.w	r2, [r3, #328]	; 0x148
    1384:	orr.w	r2, r2, #16777216	; 0x1000000
    1388:	str.w	r2, [r3, #328]	; 0x148
    138c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	printf("usb_serial_configure\n");
	if (usb_high_speed) {
		tx_packet_size = CDC_TX_SIZE_480;
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
    1390:	movs	r3, #64	; 0x40
		rx_packet_size = CDC_RX_SIZE_12;
    1392:	ldr.w	r8, [pc, #68]	; 13d8 <usb_serial_configure+0x100>
	printf("usb_serial_configure\n");
	if (usb_high_speed) {
		tx_packet_size = CDC_TX_SIZE_480;
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
    1396:	strh	r3, [r7, #0]
		rx_packet_size = CDC_RX_SIZE_12;
    1398:	strh.w	r3, [r8]
    139c:	b.n	12f4 <usb_serial_configure+0x1c>
    139e:	nop
    13a0:	.word	0x20001270
    13a4:	.word	0x20001084
    13a8:	.word	0x200011e0
    13ac:	.word	0x200011b0
    13b0:	.word	0x20001087
    13b4:	.word	0x200011c6
    13b8:	.word	0x200010a0
    13bc:	.word	0x200011c4
    13c0:	.word	0x20001074
    13c4:	.word	0x200011a0
    13c8:	.word	0x0000100d
    13cc:	.word	0x402e0000
    13d0:	.word	0x20001260
    13d4:	.word	0x000010c1
    13d8:	.word	0x200011ae
    13dc:	.word	0x200011c0

000013e0 <usb_serial_read>:
int usb_serial_read(void *buffer, uint32_t size)
{
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
    13e0:	ldr	r3, [pc, #196]	; (14a8 <usb_serial_read+0xc8>)
    13e2:	mov.w	r2, #131072	; 0x20000

//static int maxtimes=0;

// read a block of bytes to a buffer
int usb_serial_read(void *buffer, uint32_t size)
{
    13e6:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
    13ea:	str	r2, [r3, #0]

//static int maxtimes=0;

// read a block of bytes to a buffer
int usb_serial_read(void *buffer, uint32_t size)
{
    13ec:	sub	sp, #12
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
    13ee:	ldr	r3, [pc, #188]	; (14ac <usb_serial_read+0xcc>)
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    13f0:	mov	r9, r1
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
    13f2:	ldrb	r4, [r3, #0]
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    13f4:	cmp	r1, #0
    13f6:	beq.n	14a0 <usb_serial_read+0xc0>
    13f8:	ldr	r3, [pc, #180]	; (14b0 <usb_serial_read+0xd0>)
    13fa:	uxtb	r4, r4
    13fc:	ldrb	r3, [r3, #0]
    13fe:	cmp	r4, r3
    1400:	beq.n	14a4 <usb_serial_read+0xc4>
    1402:	mov	sl, r0
    1404:	movs	r7, #0
    1406:	ldr.w	fp, [pc, #192]	; 14c8 <usb_serial_read+0xe8>
		if (++tail > RX_NUM) tail = 0;
    140a:	adds	r4, #1
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    140c:	ldr	r3, [pc, #164]	; (14b4 <usb_serial_read+0xd4>)
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
    140e:	rsb	r8, r7, r9
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1412:	mov	r0, sl
	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
    1414:	cmp	r4, #9
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    1416:	str	r3, [sp, #4]
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
    1418:	ldr	r3, [pc, #156]	; (14b8 <usb_serial_read+0xd8>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
    141a:	it	cs
    141c:	movcs	r4, #0
		uint32_t i = rx_list[tail];
    141e:	ldrb	r5, [r3, r4]
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    1420:	ldr	r3, [pc, #144]	; (14b4 <usb_serial_read+0xd4>)
    1422:	ldrh.w	lr, [r3, r5, lsl #1]
    1426:	ldr	r3, [pc, #148]	; (14bc <usb_serial_read+0xdc>)
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1428:	add.w	r1, lr, r5, lsl #9
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    142c:	ldrh.w	r6, [r3, r5, lsl #1]
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1430:	ldr	r3, [pc, #140]	; (14c0 <usb_serial_read+0xe0>)
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    1432:	rsb	r6, lr, r6
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1436:	add	r1, r3
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
    1438:	cmp	r8, r6
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    143a:	mov	r2, r6
			p += avail;
			rx_available -= avail;
			count += avail;
    143c:	add	r7, r6
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
    143e:	bcs.n	1474 <usb_serial_read+0x94>
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
    1440:	add.w	r1, lr, r5, lsl #9
    1444:	mov	r2, r8
    1446:	add	r1, r3
    1448:	bl	2334 <memcpy>
			rx_available -= len;
			rx_index[i] += len;
    144c:	ldr	r3, [sp, #4]
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
			rx_available -= len;
    144e:	ldr.w	r1, [fp]
    1452:	mov	r0, r9
			rx_index[i] += len;
    1454:	ldrh.w	r2, [r3, r5, lsl #1]
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
			rx_available -= len;
    1458:	rsb	r1, r8, r1
			rx_index[i] += len;
    145c:	add	r8, r2
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
			rx_available -= len;
    145e:	str.w	r1, [fp]
			rx_index[i] += len;
    1462:	strh.w	r8, [r3, r5, lsl #1]
			count += avail;
			rx_tail = tail;
			rx_queue_transfer(i);
		}
	}
	NVIC_ENABLE_IRQ(IRQ_USB1);
    1466:	ldr	r3, [pc, #92]	; (14c4 <usb_serial_read+0xe4>)
    1468:	mov.w	r2, #131072	; 0x20000
    146c:	str	r2, [r3, #0]
	return count;
}
    146e:	add	sp, #12
    1470:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1474:	bl	2334 <memcpy>
			p += avail;
			rx_available -= avail;
    1478:	ldr.w	r2, [fp]
			count += avail;
			rx_tail = tail;
    147c:	uxtb	r3, r4
			rx_queue_transfer(i);
    147e:	mov	r0, r5
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
			rx_available -= avail;
    1480:	subs	r2, r2, r6
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
    1482:	add	sl, r6
			rx_available -= avail;
    1484:	str.w	r2, [fp]
			count += avail;
			rx_tail = tail;
    1488:	ldr	r2, [pc, #32]	; (14ac <usb_serial_read+0xcc>)
    148a:	strb	r3, [r2, #0]
			rx_queue_transfer(i);
    148c:	bl	fa0 <rx_queue_transfer>

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    1490:	cmp	r9, r7
    1492:	bls.n	149c <usb_serial_read+0xbc>
    1494:	ldr	r3, [pc, #24]	; (14b0 <usb_serial_read+0xd0>)
    1496:	ldrb	r3, [r3, #0]
    1498:	cmp	r4, r3
    149a:	bne.n	140a <usb_serial_read+0x2a>
    149c:	mov	r0, r7
    149e:	b.n	1466 <usb_serial_read+0x86>
    14a0:	mov	r0, r1
    14a2:	b.n	1466 <usb_serial_read+0x86>
    14a4:	movs	r0, #0
    14a6:	b.n	1466 <usb_serial_read+0x86>
    14a8:	.word	0xe000e18c
    14ac:	.word	0x200011a0
    14b0:	.word	0x200011c4
    14b4:	.word	0x20001074
    14b8:	.word	0x200011a4
    14bc:	.word	0x200011b0
    14c0:	.word	0x20200000
    14c4:	.word	0xe000e10c
    14c8:	.word	0x200011c0

000014cc <usb_serial_peekchar>:
}

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
    14cc:	ldr	r3, [pc, #44]	; (14fc <usb_serial_peekchar+0x30>)
	if (tail == rx_head) return -1;
    14ce:	ldr	r2, [pc, #48]	; (1500 <usb_serial_peekchar+0x34>)
}

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
    14d0:	ldrb	r3, [r3, #0]
	if (tail == rx_head) return -1;
    14d2:	ldrb	r2, [r2, #0]
}

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
    14d4:	uxtb	r3, r3
	if (tail == rx_head) return -1;
    14d6:	cmp	r3, r2
    14d8:	beq.n	14f6 <usb_serial_peekchar+0x2a>
	if (++tail > RX_NUM) tail = 0;
    14da:	adds	r3, #1
	uint32_t i = rx_list[tail];
    14dc:	ldr	r0, [pc, #36]	; (1504 <usb_serial_peekchar+0x38>)
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    14de:	ldr	r2, [pc, #40]	; (1508 <usb_serial_peekchar+0x3c>)
// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
	if (tail == rx_head) return -1;
	if (++tail > RX_NUM) tail = 0;
    14e0:	cmp	r3, #9
	uint32_t i = rx_list[tail];
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    14e2:	ldr	r1, [pc, #40]	; (150c <usb_serial_peekchar+0x40>)
// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
	if (tail == rx_head) return -1;
	if (++tail > RX_NUM) tail = 0;
    14e4:	it	cs
    14e6:	movcs	r3, #0
	uint32_t i = rx_list[tail];
    14e8:	ldrb	r3, [r0, r3]
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    14ea:	ldrh.w	r1, [r1, r3, lsl #1]
    14ee:	add.w	r3, r2, r3, lsl #9
    14f2:	ldrb	r0, [r3, r1]
    14f4:	bx	lr

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
	if (tail == rx_head) return -1;
    14f6:	mov.w	r0, #4294967295
	if (++tail > RX_NUM) tail = 0;
	uint32_t i = rx_list[tail];
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
}
    14fa:	bx	lr
    14fc:	.word	0x200011a0
    1500:	.word	0x200011c4
    1504:	.word	0x200011a4
    1508:	.word	0x20200000
    150c:	.word	0x20001074

00001510 <usb_serial_available>:

// number of bytes available in the receive buffer
int usb_serial_available(void)
{
	return rx_available;
    1510:	ldr	r3, [pc, #4]	; (1518 <usb_serial_available+0x8>)
    1512:	ldr	r0, [r3, #0]
}
    1514:	bx	lr
    1516:	nop
    1518:	.word	0x200011c0

0000151c <usb_serial_flush_input>:

// discard any buffered input
void usb_serial_flush_input(void)
{
    151c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t tail = rx_tail;
    1520:	ldr	r6, [pc, #84]	; (1578 <usb_serial_flush_input+0x5c>)
	while (tail != rx_head) {
    1522:	ldr	r5, [pc, #88]	; (157c <usb_serial_flush_input+0x60>)
}

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
    1524:	ldrb	r4, [r6, #0]
	while (tail != rx_head) {
    1526:	ldrb	r3, [r5, #0]
}

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
    1528:	uxtb	r4, r4
	while (tail != rx_head) {
    152a:	cmp	r4, r3
    152c:	beq.n	1572 <usb_serial_flush_input+0x56>
    152e:	ldr.w	r9, [pc, #84]	; 1584 <usb_serial_flush_input+0x68>
    1532:	ldr.w	fp, [pc, #84]	; 1588 <usb_serial_flush_input+0x6c>
    1536:	ldr.w	r8, [pc, #84]	; 158c <usb_serial_flush_input+0x70>
    153a:	ldr	r7, [pc, #68]	; (1580 <usb_serial_flush_input+0x64>)
		if (++tail > RX_NUM) tail = 0;
    153c:	adds	r4, #1
    153e:	cmp	r4, #8
    1540:	uxtb.w	sl, r4
    1544:	bls.n	154a <usb_serial_flush_input+0x2e>
    1546:	movs	r4, #0
    1548:	mov	sl, r4
		uint32_t i = rx_list[tail];
    154a:	ldrb.w	r1, [r9, r4]
		rx_available -= rx_count[i] - rx_index[i];
    154e:	ldr.w	r2, [fp]
    1552:	ldrh.w	r3, [r8, r1, lsl #1]
		rx_queue_transfer(i);
    1556:	mov	r0, r1
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		rx_available -= rx_count[i] - rx_index[i];
    1558:	ldrh.w	r1, [r7, r1, lsl #1]
    155c:	subs	r3, r3, r1
    155e:	subs	r3, r2, r3
    1560:	str.w	r3, [fp]
		rx_queue_transfer(i);
    1564:	bl	fa0 <rx_queue_transfer>
		rx_tail = tail;
    1568:	strb.w	sl, [r6]

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
    156c:	ldrb	r3, [r5, #0]
    156e:	cmp	r4, r3
    1570:	bne.n	153c <usb_serial_flush_input+0x20>
    1572:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1576:	nop
    1578:	.word	0x200011a0
    157c:	.word	0x200011c4
    1580:	.word	0x20001074
    1584:	.word	0x200011a4
    1588:	.word	0x200011c0
    158c:	.word	0x200011b0

00001590 <usb_serial_getchar>:
}


// get the next character, or -1 if nothing received
int usb_serial_getchar(void)
{
    1590:	push	{lr}
    1592:	sub	sp, #12
	uint8_t c;
	if (usb_serial_read(&c, 1)) return c;
    1594:	movs	r1, #1
    1596:	add.w	r0, sp, #7
    159a:	bl	13e0 <usb_serial_read>
    159e:	cbz	r0, 15aa <usb_serial_getchar+0x1a>
    15a0:	ldrb.w	r0, [sp, #7]
	return -1;
}
    15a4:	add	sp, #12
    15a6:	ldr.w	pc, [sp], #4
// get the next character, or -1 if nothing received
int usb_serial_getchar(void)
{
	uint8_t c;
	if (usb_serial_read(&c, 1)) return c;
	return -1;
    15aa:	mov.w	r0, #4294967295
    15ae:	b.n	15a4 <usb_serial_getchar+0x14>

000015b0 <usb_serial_putchar>:
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    15b0:	ldr	r3, [pc, #36]	; (15d8 <usb_serial_putchar+0x28>)
static uint8_t transmit_previous_timeout=0;


// transmit a character.  0 returned on success, -1 on error
int usb_serial_putchar(uint8_t c)
{
    15b2:	push	{lr}
    15b4:	sub	sp, #12
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    15b6:	ldrb	r3, [r3, #0]
static uint8_t transmit_previous_timeout=0;


// transmit a character.  0 returned on success, -1 on error
int usb_serial_putchar(uint8_t c)
{
    15b8:	strb.w	r0, [sp, #7]
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    15bc:	cbnz	r3, 15c8 <usb_serial_putchar+0x18>
    15be:	and.w	r0, r3, #255	; 0xff

// transmit a character.  0 returned on success, -1 on error
int usb_serial_putchar(uint8_t c)
{
	return usb_serial_write(&c, 1);
}
    15c2:	add	sp, #12
    15c4:	ldr.w	pc, [sp], #4
    15c8:	movs	r1, #1
    15ca:	add.w	r0, sp, #7
    15ce:	bl	1158 <usb_serial_write.part.1>
    15d2:	add	sp, #12
    15d4:	ldr.w	pc, [sp], #4
    15d8:	.word	0x20001298

000015dc <usb_serial_write>:
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    15dc:	ldr	r3, [pc, #16]	; (15f0 <usb_serial_write+0x14>)
    15de:	ldrb	r3, [r3, #0]
    15e0:	and.w	r2, r3, #255	; 0xff
    15e4:	cbz	r3, 15ea <usb_serial_write+0xe>
    15e6:	b.w	1158 <usb_serial_write.part.1>
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    15ea:	mov	r0, r2
    15ec:	bx	lr
    15ee:	nop
    15f0:	.word	0x20001298

000015f4 <usb_serial_write_buffer_free>:

int usb_serial_write_buffer_free(void)
{
    15f4:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
    15f8:	movs	r4, #0
}

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
    15fa:	ldr.w	r8, [pc, #64]	; 163c <usb_serial_write_buffer_free+0x48>
    15fe:	movs	r3, #1
    1600:	ldr	r5, [pc, #48]	; (1634 <usb_serial_write_buffer_free+0x40>)
	return sent;
}

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
    1602:	mov	r7, r4
    1604:	ldr	r6, [pc, #48]	; (1638 <usb_serial_write_buffer_free+0x44>)
	tx_noautoflush = 1;
    1606:	strb.w	r3, [r8]
	for (uint32_t i=0; i < TX_NUM; i++) {
		if (i == tx_head) continue;
    160a:	ldrb	r3, [r6, #0]
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    160c:	mov	r0, r5
    160e:	adds	r5, #32
int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
		if (i == tx_head) continue;
    1610:	cmp	r3, r4

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
    1612:	add.w	r4, r4, #1
		if (i == tx_head) continue;
    1616:	beq.n	1624 <usb_serial_write_buffer_free+0x30>
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    1618:	bl	1ff8 <usb_transfer_status>
    161c:	lsls	r3, r0, #24
    161e:	it	pl
    1620:	addpl.w	r7, r7, #2048	; 0x800

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
    1624:	cmp	r4, #4
    1626:	bne.n	160a <usb_serial_write_buffer_free+0x16>
		if (i == tx_head) continue;
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
	}
	tx_noautoflush = 0;
    1628:	movs	r3, #0
	return sum;
}
    162a:	mov	r0, r7
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
		if (i == tx_head) continue;
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
	}
	tx_noautoflush = 0;
    162c:	strb.w	r3, [r8]
	return sum;
}
    1630:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1634:	.word	0x200011e0
    1638:	.word	0x20001087
    163c:	.word	0x20001086

00001640 <usb_serial_flush_output>:

void usb_serial_flush_output(void)
{
    1640:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	if (!usb_configuration) return;
    1644:	ldr	r3, [pc, #124]	; (16c4 <usb_serial_flush_output+0x84>)
    1646:	ldrb	r3, [r3, #0]
    1648:	cbz	r3, 1650 <usb_serial_flush_output+0x10>
	if (tx_available == 0) return;
    164a:	ldr	r5, [pc, #124]	; (16c8 <usb_serial_flush_output+0x88>)
    164c:	ldrh	r2, [r5, #0]
    164e:	cbnz	r2, 1654 <usb_serial_flush_output+0x14>
    1650:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
    1654:	ldr.w	r8, [pc, #132]	; 16dc <usb_serial_flush_output+0x9c>
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    1658:	rsb	r9, r2, #2048	; 0x800
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
    165c:	ldr	r6, [pc, #108]	; (16cc <usb_serial_flush_output+0x8c>)
void usb_serial_flush_output(void)
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
    165e:	mov.w	lr, #1
	transfer_t *xfer = tx_transfer + tx_head;
    1662:	ldrb.w	r1, [r8]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    1666:	mov	r2, r9

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1668:	ldr	r4, [pc, #100]	; (16d0 <usb_serial_flush_output+0x90>)
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    166a:	movs	r3, #0
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
    166c:	add.w	r6, r6, r1, lsl #5
void usb_serial_flush_output(void)
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
    1670:	ldr	r7, [pc, #96]	; (16d4 <usb_serial_flush_output+0x94>)
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1672:	add.w	r4, r4, r1, lsl #11
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    1676:	mov	r0, r6
void usb_serial_flush_output(void)
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
    1678:	strb.w	lr, [r7]
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    167c:	mov	r1, r4
    167e:	bl	1f7c <usb_prepare_transfer>
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    1682:	add.w	r2, r9, r4
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    1686:	bic.w	r1, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
	asm("dsb");
    168a:	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    168e:	ldr	r3, [pc, #72]	; (16d8 <usb_serial_flush_output+0x98>)
    1690:	str	r1, [r3, #0]
		location += 32;
    1692:	adds	r1, #32
	} while (location < end_addr);
    1694:	cmp	r2, r1
    1696:	bhi.n	1690 <usb_serial_flush_output+0x50>
	asm("dsb");
    1698:	dsb	sy
	asm("isb");
    169c:	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    16a0:	movs	r0, #4
    16a2:	mov	r1, r6
    16a4:	bl	1fac <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    16a8:	ldrb.w	r3, [r8]
    16ac:	ldr	r2, [pc, #44]	; (16dc <usb_serial_flush_output+0x9c>)
    16ae:	adds	r3, #1
    16b0:	uxtb	r3, r3
    16b2:	cmp	r3, #3
    16b4:	it	hi
    16b6:	movhi	r3, #0
    16b8:	strb	r3, [r2, #0]
	tx_available = 0;
    16ba:	movs	r3, #0
    16bc:	strh	r3, [r5, #0]
	tx_noautoflush = 0;
    16be:	strb	r3, [r7, #0]
    16c0:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    16c4:	.word	0x20001298
    16c8:	.word	0x200011c6
    16cc:	.word	0x200011e0
    16d0:	.word	0x20201000
    16d4:	.word	0x20001086
    16d8:	.word	0xe000ef70
    16dc:	.word	0x20001087

000016e0 <schedule_transfer>:
{
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
    16e0:	ldr	r3, [r0, #56]	; 0x38
	}
}
#endif

static void schedule_transfer(endpoint_t *endpoint, uint32_t epmask, transfer_t *transfer)
{
    16e2:	push	{r4, r5}
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
    16e4:	cbz	r3, 16ee <schedule_transfer+0xe>
		transfer->status |= (1<<15);
    16e6:	ldr	r3, [r2, #4]
    16e8:	orr.w	r3, r3, #32768	; 0x8000
    16ec:	str	r3, [r2, #4]
	}
	__disable_irq();
    16ee:	cpsid	i
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
    16f0:	ldr	r4, [r0, #52]	; 0x34
	if (last) {
    16f2:	cbz	r4, 171c <schedule_transfer+0x3c>
		last->next = (uint32_t)transfer;
		if (USB1_ENDPTPRIME & epmask) goto end;
    16f4:	ldr	r3, [pc, #64]	; (1738 <schedule_transfer+0x58>)
	__disable_irq();
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
	if (last) {
		last->next = (uint32_t)transfer;
    16f6:	str	r2, [r4, #0]
		if (USB1_ENDPTPRIME & epmask) goto end;
    16f8:	ldr.w	r4, [r3, #432]	; 0x1b0
    16fc:	tst	r4, r1
    16fe:	bne.n	1730 <schedule_transfer+0x50>
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status;
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
    1700:	ldr.w	r4, [r3, #320]	; 0x140
    1704:	orr.w	r4, r4, #16384	; 0x4000
    1708:	str.w	r4, [r3, #320]	; 0x140
			status = USB1_ENDPTSTATUS;
    170c:	ldr.w	r5, [r3, #440]	; 0x1b8
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW));
    1710:	ldr.w	r4, [r3, #320]	; 0x140
    1714:	lsls	r4, r4, #17
    1716:	bpl.n	1700 <schedule_transfer+0x20>
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
    1718:	tst	r1, r5
    171a:	bne.n	1730 <schedule_transfer+0x50>
		//ret |= 0x02;
	}
	//digitalWriteFast(4, HIGH);
	endpoint->next = (uint32_t)transfer;
	endpoint->status = 0;
    171c:	movs	r3, #0
	USB1_ENDPTPRIME |= epmask;
    171e:	ldr	r4, [pc, #24]	; (1738 <schedule_transfer+0x58>)
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
		//ret |= 0x02;
	}
	//digitalWriteFast(4, HIGH);
	endpoint->next = (uint32_t)transfer;
    1720:	str	r2, [r0, #8]
	endpoint->status = 0;
    1722:	str	r3, [r0, #12]
	USB1_ENDPTPRIME |= epmask;
    1724:	ldr.w	r3, [r4, #432]	; 0x1b0
    1728:	orrs	r1, r3
    172a:	str.w	r1, [r4, #432]	; 0x1b0
	endpoint->first_transfer = transfer;
    172e:	str	r2, [r0, #48]	; 0x30
end:
	endpoint->last_transfer = transfer;
    1730:	str	r2, [r0, #52]	; 0x34
	__enable_irq();
    1732:	cpsie	i
	//digitalWriteFast(2, LOW);
	//digitalWriteFast(1, LOW);
	//if (transfer_log_head > LOG_SIZE) transfer_log_head = 0;
	//transfer_log[transfer_log_head++] = ret;
	//transfer_log_count++;
}
    1734:	pop	{r4, r5}
    1736:	bx	lr
    1738:	.word	0x402e0000

0000173c <run_callbacks>:
	void (*callback_function)(transfer_t *completed_transfer);
	uint32_t unused1;
};*/

static void run_callbacks(endpoint_t *ep)
{
    173c:	push	{r4, r5, r6, lr}
    173e:	mov	r6, r0
	//printf("run_callbacks\n");
	transfer_t *first = ep->first_transfer;
    1740:	ldr	r0, [r0, #48]	; 0x30
	if (first == NULL) return;
    1742:	cbz	r0, 176a <run_callbacks+0x2e>
    1744:	mov	r2, r0
    1746:	movs	r4, #0
    1748:	b.n	1752 <run_callbacks+0x16>
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
		t = (transfer_t *)t->next;
    174a:	ldr	r2, [r2, #0]
			// found a still-active transfer, new list begins here
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
    174c:	adds	r4, #1
		t = (transfer_t *)t->next;
		if ((uint32_t)t == 1) {
    174e:	cmp	r2, #1
    1750:	beq.n	176c <run_callbacks+0x30>

	// count how many transfers are completed, then remove them from the endpoint's list
	uint32_t count = 0;
	transfer_t *t = first;
	while (1) {
		if (t->status & (1<<7)) {
    1752:	ldr	r3, [r2, #4]
    1754:	ands.w	r3, r3, #128	; 0x80
    1758:	beq.n	174a <run_callbacks+0xe>
			// found a still-active transfer, new list begins here
			//printf(" still active\n");
			ep->first_transfer = t;
    175a:	str	r2, [r6, #48]	; 0x30
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    175c:	cbz	r4, 176a <run_callbacks+0x2e>
		transfer_t *next = (transfer_t *)first->next;
		ep->callback_function(first);
    175e:	ldr	r3, [r6, #56]	; 0x38
			break;
		}
	}
	// do all the callbacks
	while (count) {
		transfer_t *next = (transfer_t *)first->next;
    1760:	ldr	r5, [r0, #0]
		ep->callback_function(first);
    1762:	blx	r3
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    1764:	subs	r4, #1
		transfer_t *next = (transfer_t *)first->next;
		ep->callback_function(first);
		first = next;
    1766:	mov	r0, r5
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    1768:	bne.n	175e <run_callbacks+0x22>
    176a:	pop	{r4, r5, r6, pc}
		count++;
		t = (transfer_t *)t->next;
		if ((uint32_t)t == 1) {
			// reached end of list, all need callbacks, new list is empty
			//printf(" end of list\n");
			ep->first_transfer = NULL;
    176c:	str	r3, [r6, #48]	; 0x30
			ep->last_transfer = NULL;
    176e:	str	r3, [r6, #52]	; 0x34
			break;
    1770:	b.n	175c <run_callbacks+0x20>
    1772:	nop

00001774 <endpoint0_transmit.constprop.1>:
#endif
	}
	USB1_ENDPTCTRL0 = 0x000010001; // stall
}

static void endpoint0_transmit(const void *data, uint32_t len, int notify)
    1774:	push	{r4, r5, r6, r7, lr}
{
	//printf("tx %lu\n", len);
	if (len > 0) {
    1776:	cbnz	r1, 17b6 <endpoint0_transmit.constprop.1+0x42>
    1778:	ldr	r4, [pc, #136]	; (1804 <endpoint0_transmit.constprop.1+0x90>)
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    177a:	ldr	r1, [pc, #140]	; (1808 <endpoint0_transmit.constprop.1+0x94>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    177c:	movs	r0, #0
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    177e:	ldr	r3, [pc, #140]	; (180c <endpoint0_transmit.constprop.1+0x98>)
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1780:	movs	r2, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1782:	movs	r5, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
    1784:	str	r1, [r4, #8]
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1786:	str	r2, [r1, #0]
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<0);
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
	while (USB1_ENDPTPRIME) ;
    1788:	mov	r2, r3
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    178a:	str	r5, [r1, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
    178c:	str	r0, [r4, #12]
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    178e:	ldr.w	r4, [r3, #444]	; 0x1bc
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1792:	str	r0, [r1, #8]
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1794:	orr.w	r4, r4, #65537	; 0x10001
	USB1_ENDPTPRIME |= (1<<0);
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
    1798:	ldr	r5, [pc, #116]	; (1810 <endpoint0_transmit.constprop.1+0x9c>)
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    179a:	str.w	r4, [r3, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
    179e:	ldr.w	r1, [r3, #432]	; 0x1b0
    17a2:	orr.w	r1, r1, #1
    17a6:	str.w	r1, [r3, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
    17aa:	str	r0, [r5, #0]
	while (USB1_ENDPTPRIME) ;
    17ac:	ldr.w	r3, [r2, #432]	; 0x1b0
    17b0:	cmp	r3, #0
    17b2:	bne.n	17ac <endpoint0_transmit.constprop.1+0x38>
}
    17b4:	pop	{r4, r5, r6, r7, pc}
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    17b6:	lsls	r1, r1, #16
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    17b8:	ldr	r3, [pc, #88]	; (1814 <endpoint0_transmit.constprop.1+0xa0>)
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    17ba:	ldr	r5, [pc, #80]	; (180c <endpoint0_transmit.constprop.1+0x98>)
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    17bc:	movs	r6, #1
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    17be:	ldr	r4, [pc, #68]	; (1804 <endpoint0_transmit.constprop.1+0x90>)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    17c0:	orr.w	r1, r1, #128	; 0x80
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    17c4:	movs	r2, #0
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    17c6:	str	r6, [r3, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    17c8:	str	r1, [r3, #4]
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    17ca:	add.w	ip, r0, #4096	; 0x1000
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    17ce:	str	r2, [r4, #76]	; 0x4c
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    17d0:	add.w	lr, r0, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    17d4:	str	r3, [r4, #72]	; 0x48
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
    17d6:	add.w	r7, r0, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    17da:	ldr.w	r1, [r5, #432]	; 0x1b0
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
    17de:	add.w	r6, r0, #16384	; 0x4000
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
    17e2:	mov	r2, r5
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    17e4:	str	r0, [r3, #8]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    17e6:	orr.w	r1, r1, #65536	; 0x10000
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    17ea:	str.w	ip, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
    17ee:	str.w	lr, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
    17f2:	str	r7, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    17f4:	str	r6, [r3, #24]
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    17f6:	str.w	r1, [r5, #432]	; 0x1b0
		while (USB1_ENDPTPRIME) ;
    17fa:	ldr.w	r3, [r2, #432]	; 0x1b0
    17fe:	cmp	r3, #0
    1800:	bne.n	17fa <endpoint0_transmit.constprop.1+0x86>
    1802:	b.n	177a <endpoint0_transmit.constprop.1+0x6>
    1804:	.word	0x20003000
    1808:	.word	0x20002020
    180c:	.word	0x402e0000
    1810:	.word	0x20001274
    1814:	.word	0x20002000

00001818 <isr>:
	//transfer_log_count = 0;
}


static void isr(void)
{
    1818:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//printf("*");

	//  Port control in device mode is only used for
	//  status port reset, suspend, and current connect status.
	uint32_t status = USB1_USBSTS;
    181c:	ldr	r4, [pc, #752]	; (1b10 <isr+0x2f8>)
	//transfer_log_count = 0;
}


static void isr(void)
{
    181e:	sub	sp, #12
	//printf("*");

	//  Port control in device mode is only used for
	//  status port reset, suspend, and current connect status.
	uint32_t status = USB1_USBSTS;
    1820:	ldr.w	r8, [r4, #324]	; 0x144

	// USB_USBSTS_SLI - set to 1 when enters a suspend state from an active state
	// USB_USBSTS_SRI - set at start of frame
	// USB_USBSTS_SRI - set when USB reset detected

	if (status & USB_USBSTS_UI) {
    1824:	tst.w	r8, #1
	//printf("*");

	//  Port control in device mode is only used for
	//  status port reset, suspend, and current connect status.
	uint32_t status = USB1_USBSTS;
	USB1_USBSTS = status;
    1828:	str.w	r8, [r4, #324]	; 0x144

	// USB_USBSTS_SLI - set to 1 when enters a suspend state from an active state
	// USB_USBSTS_SRI - set at start of frame
	// USB_USBSTS_SRI - set when USB reset detected

	if (status & USB_USBSTS_UI) {
    182c:	beq.n	18ec <isr+0xd4>
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
    182e:	ldr.w	r3, [r4, #428]	; 0x1ac
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    1832:	cmp	r3, #0
    1834:	beq.n	18e2 <isr+0xca>
				s.word1 = endpoint_queue_head[0].setup0;
				s.word2 = endpoint_queue_head[0].setup1;
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    1836:	mov.w	fp, #65537	; 0x10001
    183a:	ldr.w	r9, [pc, #764]	; 1b38 <isr+0x320>
    183e:	ldr	r6, [pc, #724]	; (1b14 <isr+0x2fc>)
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
			USB1_ENDPTSETUPSTAT = setupstatus;
			setup_t s;
			do {
				USB1_USBCMD |= USB_USBCMD_SUTW;
    1840:	mov	r5, r4
				s.word1 = endpoint_queue_head[0].setup0;
				s.word2 = endpoint_queue_head[0].setup1;
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    1842:	mov	sl, fp
    1844:	ldr	r0, [r6, #40]	; 0x28
    1846:	ldr	r2, [r6, #44]	; 0x2c
	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
			USB1_ENDPTSETUPSTAT = setupstatus;
    1848:	str.w	r3, [r4, #428]	; 0x1ac
			setup_t s;
			do {
				USB1_USBCMD |= USB_USBCMD_SUTW;
    184c:	ldr.w	r3, [r4, #320]	; 0x140
    1850:	orr.w	r3, r3, #8192	; 0x2000
    1854:	str.w	r3, [r4, #320]	; 0x140
				s.word1 = endpoint_queue_head[0].setup0;
				s.word2 = endpoint_queue_head[0].setup1;
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
    1858:	ldr.w	r3, [r4, #320]	; 0x140
    185c:	lsls	r7, r3, #18
    185e:	bpl.n	184c <isr+0x34>
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
    1860:	ldr.w	r3, [r5, #320]	; 0x140
    1864:	bic.w	r3, r3, #8192	; 0x2000
    1868:	str.w	r3, [r5, #320]	; 0x140
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    186c:	str.w	sl, [r5, #436]	; 0x1b4
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
    1870:	ldr.w	r3, [r4, #436]	; 0x1b4
    1874:	ands.w	r3, r3, #65537	; 0x10001
    1878:	bne.n	1870 <isr+0x58>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    187a:	uxth	r1, r0
    187c:	movw	r7, #1665	; 0x681
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
    1880:	str.w	r3, [r9]
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    1884:	cmp	r1, r7
    1886:	bhi.w	19d4 <isr+0x1bc>
    188a:	cmp.w	r1, #1664	; 0x680
    188e:	bcs.w	1c68 <isr+0x450>
    1892:	cmp.w	r1, #258	; 0x102
    1896:	beq.w	1b6e <isr+0x356>
    189a:	bhi.w	1a66 <isr+0x24e>
    189e:	cmp	r1, #128	; 0x80
    18a0:	beq.w	1b54 <isr+0x33c>
    18a4:	cmp	r1, #130	; 0x82
    18a6:	bne.w	1a56 <isr+0x23e>
		reply_buffer[0] = 0;
		reply_buffer[1] = 0;
		endpoint0_transmit(reply_buffer, 2, 0);
		return;
	  case 0x0082: // GET_STATUS (endpoint)
		endpoint = setup.wIndex & 0x7F;
    18aa:	uxth	r2, r2
    18ac:	and.w	r1, r2, #127	; 0x7f
		if (endpoint > 7) break;
    18b0:	cmp	r1, #7
    18b2:	bhi.w	1a56 <isr+0x23e>
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
    18b6:	lsls	r1, r1, #2
    18b8:	ldr	r0, [pc, #604]	; (1b18 <isr+0x300>)
		reply_buffer[0] = 0;
    18ba:	ldr	r7, [pc, #608]	; (1b1c <isr+0x304>)
		return;
	  case 0x0082: // GET_STATUS (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
    18bc:	add	r0, r1
    18be:	ldr	r1, [r0, #0]
		reply_buffer[0] = 0;
		reply_buffer[1] = 0;
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    18c0:	lsls	r0, r2, #24
	  case 0x0082: // GET_STATUS (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
		reply_buffer[0] = 0;
    18c2:	strb	r3, [r7, #0]
		reply_buffer[1] = 0;
    18c4:	strb	r3, [r7, #1]
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    18c6:	bpl.w	1ce6 <isr+0x4ce>
    18ca:	lsls	r2, r1, #15
    18cc:	bpl.n	18d2 <isr+0xba>
			reply_buffer[0] = 1;
    18ce:	movs	r3, #1
    18d0:	strb	r3, [r7, #0]
		}
		endpoint0_transmit(reply_buffer, 2, 0);
    18d2:	movs	r1, #2
    18d4:	ldr	r0, [pc, #580]	; (1b1c <isr+0x304>)
    18d6:	bl	1774 <endpoint0_transmit.constprop.1>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    18da:	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    18de:	cmp	r3, #0
    18e0:	bne.n	1844 <isr+0x2c>
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
		}
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
    18e2:	ldr	r2, [pc, #556]	; (1b10 <isr+0x2f8>)
    18e4:	ldr.w	r3, [r2, #444]	; 0x1bc
		if (completestatus) {
    18e8:	cmp	r3, #0
    18ea:	bne.n	198e <isr+0x176>
					}
				}
			}
		}
	}
	if (status & USB_USBSTS_URI) { // page 3164
    18ec:	tst.w	r8, #64	; 0x40
    18f0:	beq.n	1924 <isr+0x10c>
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
    18f2:	ldr	r3, [pc, #540]	; (1b10 <isr+0x2f8>)
    18f4:	ldr.w	r1, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
    18f8:	mov	r2, r3
				}
			}
		}
	}
	if (status & USB_USBSTS_URI) { // page 3164
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
    18fa:	str.w	r1, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
    18fe:	ldr.w	r1, [r3, #444]	; 0x1bc
    1902:	str.w	r1, [r3, #444]	; 0x1bc
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
    1906:	ldr.w	r4, [r2, #432]	; 0x1b0
    190a:	ldr	r3, [pc, #516]	; (1b10 <isr+0x2f8>)
    190c:	cmp	r4, #0
    190e:	bne.n	1906 <isr+0xee>
		USB1_ENDPTFLUSH = 0xFFFFFFFF;  // Cancel all endpoint primed status
    1910:	mov.w	r2, #4294967295
    1914:	str.w	r2, [r3, #436]	; 0x1b4
		if ((USB1_PORTSC1 & USB_PORTSC1_PR)) {
    1918:	ldr.w	r3, [r3, #388]	; 0x184
			// we took too long to respond :(
			// TODO; is this ever really a problem?
			//printf("reset too slow\n");
		}
		#if defined(CDC_STATUS_INTERFACE) && defined(CDC_DATA_INTERFACE)
		usb_serial_reset();
    191c:	bl	12d4 <usb_serial_reset>
		#endif
		endpointN_notify_mask = 0;
    1920:	ldr	r3, [pc, #508]	; (1b20 <isr+0x308>)
    1922:	str	r4, [r3, #0]
			// shut off USB - easier to see results in protocol analyzer
			//USB1_USBCMD &= ~USB_USBCMD_RS;
			//printf("shut off USB\n");
		//}
	}
	if (status & USB_USBSTS_TI0) {
    1924:	tst.w	r8, #16777216	; 0x1000000
    1928:	beq.n	1932 <isr+0x11a>
		if (usb_timer0_callback != NULL) usb_timer0_callback();
    192a:	ldr	r3, [pc, #504]	; (1b24 <isr+0x30c>)
    192c:	ldr	r3, [r3, #0]
    192e:	cbz	r3, 1932 <isr+0x11a>
    1930:	blx	r3
	}
	if (status & USB_USBSTS_TI1) {
    1932:	tst.w	r8, #33554432	; 0x2000000
    1936:	beq.n	1940 <isr+0x128>
		if (usb_timer1_callback != NULL) usb_timer1_callback();
    1938:	ldr	r3, [pc, #492]	; (1b28 <isr+0x310>)
    193a:	ldr	r3, [r3, #0]
    193c:	cbz	r3, 1940 <isr+0x128>
    193e:	blx	r3
	}
	if (status & USB_USBSTS_PCI) {
    1940:	tst.w	r8, #4
    1944:	beq.n	1958 <isr+0x140>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
    1946:	ldr	r3, [pc, #456]	; (1b10 <isr+0x2f8>)
    1948:	ldr.w	r3, [r3, #388]	; 0x184
    194c:	ands.w	r3, r3, #512	; 0x200
    1950:	beq.n	19ce <isr+0x1b6>
			//printf("port at 480 Mbit\n");
			usb_high_speed = 1;
    1952:	ldr	r3, [pc, #472]	; (1b2c <isr+0x314>)
    1954:	movs	r2, #1
    1956:	strb	r2, [r3, #0]
		//printf("suspend\n");
	}
	if (status & USB_USBSTS_UEI) {
		//printf("error\n");
	}
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
    1958:	ldr	r3, [pc, #436]	; (1b10 <isr+0x2f8>)
    195a:	ldr.w	r2, [r3, #328]	; 0x148
    195e:	lsls	r2, r2, #24
    1960:	bpl.n	1988 <isr+0x170>
    1962:	tst.w	r8, #128	; 0x80
    1966:	beq.n	1988 <isr+0x170>
		//printf("sof %d\n", usb_reboot_timer);
		if (usb_reboot_timer) {
    1968:	ldr	r1, [pc, #452]	; (1b30 <isr+0x318>)
    196a:	ldrb	r2, [r1, #0]
    196c:	cbz	r2, 1988 <isr+0x170>
			if (--usb_reboot_timer == 0) {
    196e:	subs	r2, #1
    1970:	uxtb	r2, r2
    1972:	strb	r2, [r1, #0]
    1974:	cbnz	r2, 1988 <isr+0x170>
	__enable_irq();
}

void usb_stop_sof_interrupts(int interface)
{
	sof_usage &= ~(1 << interface);
    1976:	ldr	r1, [pc, #444]	; (1b34 <isr+0x31c>)
    1978:	ldrb	r2, [r1, #0]
    197a:	and.w	r2, r2, #251	; 0xfb
    197e:	strb	r2, [r1, #0]
	if (sof_usage == 0) {
    1980:	cmp	r2, #0
    1982:	beq.w	1dea <isr+0x5d2>
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
		//printf("sof %d\n", usb_reboot_timer);
		if (usb_reboot_timer) {
			if (--usb_reboot_timer == 0) {
				usb_stop_sof_interrupts(NUM_INTERFACE);
				asm("bkpt #251"); // run bootloader
    1986:	bkpt	0x00fb
		#endif
		#ifdef MULTITOUCH_INTERFACE
		usb_touchscreen_update_callback();
		#endif
	}
}
    1988:	add	sp, #12
    198a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
    198e:	ldr	r1, [pc, #424]	; (1b38 <isr+0x320>)
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
		}
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
    1990:	str.w	r3, [r2, #444]	; 0x1bc
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
    1994:	ldr	r0, [r1, #0]
    1996:	tst	r3, r0
    1998:	bne.w	1d72 <isr+0x55a>
				endpoint0_notify_mask = 0;
				endpoint0_complete();
			}
			completestatus &= endpointN_notify_mask;
    199c:	ldr	r2, [pc, #384]	; (1b20 <isr+0x308>)
    199e:	ldr	r4, [r2, #0]
			if (completestatus) {
    19a0:	ands	r4, r3
    19a2:	beq.n	18ec <isr+0xd4>
				int i;   // TODO: optimize with __builtin_ctz()
				for (i=2; i <= NUM_ENDPOINTS; i++) {
					if (completestatus & (1 << i)) { // receive
    19a4:	lsls	r3, r4, #29
    19a6:	bmi.w	1e08 <isr+0x5f0>
						run_callbacks(endpoint_queue_head + i * 2);
					}
					if (completestatus & (1 << (i + 16))) { // transmit
    19aa:	lsls	r7, r4, #13
    19ac:	bmi.w	1e00 <isr+0x5e8>
			}
			completestatus &= endpointN_notify_mask;
			if (completestatus) {
				int i;   // TODO: optimize with __builtin_ctz()
				for (i=2; i <= NUM_ENDPOINTS; i++) {
					if (completestatus & (1 << i)) { // receive
    19b0:	lsls	r6, r4, #28
    19b2:	bmi.w	1e18 <isr+0x600>
						run_callbacks(endpoint_queue_head + i * 2);
					}
					if (completestatus & (1 << (i + 16))) { // transmit
    19b6:	lsls	r5, r4, #12
    19b8:	bmi.w	1e10 <isr+0x5f8>
			}
			completestatus &= endpointN_notify_mask;
			if (completestatus) {
				int i;   // TODO: optimize with __builtin_ctz()
				for (i=2; i <= NUM_ENDPOINTS; i++) {
					if (completestatus & (1 << i)) { // receive
    19bc:	lsls	r0, r4, #27
    19be:	bmi.w	1df8 <isr+0x5e0>
						run_callbacks(endpoint_queue_head + i * 2);
					}
					if (completestatus & (1 << (i + 16))) { // transmit
    19c2:	lsls	r1, r4, #11
    19c4:	bpl.n	18ec <isr+0xd4>
						run_callbacks(endpoint_queue_head + i * 2 + 1);
    19c6:	ldr	r0, [pc, #372]	; (1b3c <isr+0x324>)
    19c8:	bl	173c <run_callbacks>
    19cc:	b.n	18ec <isr+0xd4>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
			//printf("port at 480 Mbit\n");
			usb_high_speed = 1;
		} else {
			//printf("port at 12 Mbit\n");
			usb_high_speed = 0;
    19ce:	ldr	r2, [pc, #348]	; (1b2c <isr+0x314>)
    19d0:	strb	r3, [r2, #0]
    19d2:	b.n	1958 <isr+0x140>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    19d4:	movw	r7, #8225	; 0x2021
    19d8:	cmp	r1, r7
    19da:	beq.n	1a4e <isr+0x236>
    19dc:	bhi.n	1abe <isr+0x2a6>
    19de:	cmp.w	r1, #2176	; 0x880
    19e2:	beq.w	1c4c <isr+0x434>
    19e6:	cmp.w	r1, #2304	; 0x900
    19ea:	bne.n	1a56 <isr+0x23e>
	  case 0x0500: // SET_ADDRESS
		endpoint0_receive(NULL, 0, 0);
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
		return;
	  case 0x0900: // SET_CONFIGURATION
		usb_configuration = setup.wValue;
    19ec:	ubfx	r0, r0, #16, #8
    19f0:	ldr	r2, [pc, #332]	; (1b40 <isr+0x328>)
		// configure all other endpoints
		#if defined(ENDPOINT2_CONFIG)
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
		#endif
		#if defined(ENDPOINT3_CONFIG)
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
    19f2:	ldr	r1, [pc, #336]	; (1b44 <isr+0x32c>)
	  case 0x0500: // SET_ADDRESS
		endpoint0_receive(NULL, 0, 0);
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
		return;
	  case 0x0900: // SET_CONFIGURATION
		usb_configuration = setup.wValue;
    19f4:	strb	r0, [r2, #0]
		// configure all other endpoints
		#if defined(ENDPOINT2_CONFIG)
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
    19f6:	ldr	r7, [pc, #336]	; (1b48 <isr+0x330>)
		#endif
		#if defined(ENDPOINT3_CONFIG)
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
		#endif
		#if defined(ENDPOINT4_CONFIG)
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
    19f8:	ldr	r2, [pc, #336]	; (1b4c <isr+0x334>)
    19fa:	str	r3, [sp, #4]
		return;
	  case 0x0900: // SET_CONFIGURATION
		usb_configuration = setup.wValue;
		// configure all other endpoints
		#if defined(ENDPOINT2_CONFIG)
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
    19fc:	str.w	r7, [r5, #456]	; 0x1c8
		#endif
		#if defined(ENDPOINT3_CONFIG)
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
    1a00:	str.w	r1, [r5, #460]	; 0x1cc
		#endif
		#if defined(ENDPOINT4_CONFIG)
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
    1a04:	str.w	r2, [r5, #464]	; 0x1d0
		#endif
		#if defined(ENDPOINT7_CONFIG)
		USB1_ENDPTCTRL7 = ENDPOINT7_CONFIG;
		#endif
		#if defined(CDC_STATUS_INTERFACE) && defined(CDC_DATA_INTERFACE)
		usb_serial_configure();
    1a08:	bl	12d8 <usb_serial_configure>
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1a0c:	ldr	r2, [pc, #320]	; (1b50 <isr+0x338>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    1a0e:	ldr	r3, [sp, #4]
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1a10:	movs	r1, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1a12:	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    1a14:	str	r3, [r6, #76]	; 0x4c
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1a16:	str	r0, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1a18:	str	r1, [r2, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1a1a:	ldr.w	r1, [r5, #444]	; 0x1bc
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1a1e:	str	r3, [r2, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1a20:	orr.w	r1, r1, #65537	; 0x10001
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    1a24:	str	r2, [r6, #72]	; 0x48
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1a26:	str.w	r1, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    1a2a:	ldr.w	r2, [r5, #432]	; 0x1b0
    1a2e:	orr.w	r2, r2, #65536	; 0x10000
    1a32:	str.w	r2, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    1a36:	ldr	r2, [pc, #256]	; (1b38 <isr+0x320>)
    1a38:	str	r3, [r2, #0]
	while (USB1_ENDPTPRIME) ;
    1a3a:	ldr.w	r3, [r4, #432]	; 0x1b0
    1a3e:	cmp	r3, #0
    1a40:	bne.n	1a3a <isr+0x222>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    1a42:	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    1a46:	cmp	r3, #0
    1a48:	bne.w	1844 <isr+0x2c>
    1a4c:	b.n	18e2 <isr+0xca>
		usb_cdc_line_rtsdtr = setup.wValue;
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
    1a4e:	lsrs	r1, r2, #16
    1a50:	cmp	r1, #7
    1a52:	beq.w	1cee <isr+0x4d6>
			return;
		}
		break;
#endif
	}
	USB1_ENDPTCTRL0 = 0x000010001; // stall
    1a56:	str.w	fp, [r4, #448]	; 0x1c0
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    1a5a:	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    1a5e:	cmp	r3, #0
    1a60:	bne.w	1844 <isr+0x2c>
    1a64:	b.n	18e2 <isr+0xca>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    1a66:	movw	r7, #770	; 0x302
    1a6a:	cmp	r1, r7
    1a6c:	beq.w	1be6 <isr+0x3ce>
    1a70:	cmp.w	r1, #1280	; 0x500
    1a74:	bne.n	1a56 <isr+0x23e>
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1a76:	ldr	r2, [pc, #216]	; (1b50 <isr+0x338>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1a78:	movs	r1, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1a7a:	movs	r7, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    1a7c:	str	r3, [r6, #76]	; 0x4c
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1a7e:	str	r1, [r2, #4]
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1a80:	str	r7, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1a82:	ldr.w	r1, [r5, #444]	; 0x1bc
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1a86:	str	r3, [r2, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1a88:	orr.w	r3, r1, #65537	; 0x10001
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    1a8c:	str	r2, [r6, #72]	; 0x48
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1a8e:	str.w	r3, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    1a92:	ldr.w	r3, [r5, #432]	; 0x1b0
    1a96:	orr.w	r3, r3, #65536	; 0x10000
    1a9a:	str.w	r3, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    1a9e:	ldr.w	r3, [r4, #432]	; 0x1b0
    1aa2:	cmp	r3, #0
    1aa4:	bne.n	1a9e <isr+0x286>

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
	  case 0x0500: // SET_ADDRESS
		endpoint0_receive(NULL, 0, 0);
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
    1aa6:	lsrs	r3, r0, #16
    1aa8:	lsls	r3, r3, #25
    1aaa:	orr.w	r3, r3, #16777216	; 0x1000000
    1aae:	str.w	r3, [r5, #340]	; 0x154
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    1ab2:	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    1ab6:	cmp	r3, #0
    1ab8:	bne.w	1844 <isr+0x2c>
    1abc:	b.n	18e2 <isr+0xca>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    1abe:	movw	r3, #8737	; 0x2221
    1ac2:	cmp	r1, r3
    1ac4:	beq.w	1bd4 <isr+0x3bc>
    1ac8:	movw	r3, #8993	; 0x2321
    1acc:	cmp	r1, r3
    1ace:	bne.n	1a56 <isr+0x23e>
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1ad0:	ldr	r3, [pc, #124]	; (1b50 <isr+0x338>)
    1ad2:	movs	r1, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1ad4:	movs	r2, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1ad6:	str	r1, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1ad8:	movs	r1, #0
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1ada:	str	r2, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1adc:	ldr.w	r2, [r4, #444]	; 0x1bc
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    1ae0:	str	r3, [r6, #72]	; 0x48
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1ae2:	orr.w	r2, r2, #65537	; 0x10001
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1ae6:	str	r1, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    1ae8:	str	r1, [r6, #76]	; 0x4c
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1aea:	str.w	r2, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    1aee:	ldr.w	r3, [r4, #432]	; 0x1b0
    1af2:	orr.w	r3, r3, #65536	; 0x10000
    1af6:	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    1afa:	ldr.w	r3, [r4, #432]	; 0x1b0
    1afe:	cmp	r3, #0
    1b00:	bne.n	1afa <isr+0x2e2>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    1b02:	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    1b06:	cmp	r3, #0
    1b08:	bne.w	1844 <isr+0x2c>
    1b0c:	b.n	18e2 <isr+0xca>
    1b0e:	nop
    1b10:	.word	0x402e0000
    1b14:	.word	0x20003000
    1b18:	.word	0x402e01c0
    1b1c:	.word	0x20001288
    1b20:	.word	0x20001264
    1b24:	.word	0x20001260
    1b28:	.word	0x2000126c
    1b2c:	.word	0x20001270
    1b30:	.word	0x20001278
    1b34:	.word	0x20001268
    1b38:	.word	0x20001274
    1b3c:	.word	0x20003240
    1b40:	.word	0x20001298
    1b44:	.word	0x000200c8
    1b48:	.word	0x00cc0002
    1b4c:	.word	0x00c80002
    1b50:	.word	0x20002020
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
		endpoint0_transmit(reply_buffer, 1, 0);
		return;
	  case 0x0080: // GET_STATUS (device)
		reply_buffer[0] = 0;
    1b54:	ldr	r2, [pc, #744]	; (1e40 <isr+0x628>)
		reply_buffer[1] = 0;
		endpoint0_transmit(reply_buffer, 2, 0);
    1b56:	movs	r1, #2
    1b58:	mov	r0, r2
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
		endpoint0_transmit(reply_buffer, 1, 0);
		return;
	  case 0x0080: // GET_STATUS (device)
		reply_buffer[0] = 0;
    1b5a:	strb	r3, [r2, #0]
		reply_buffer[1] = 0;
    1b5c:	strb	r3, [r2, #1]
		endpoint0_transmit(reply_buffer, 2, 0);
    1b5e:	bl	1774 <endpoint0_transmit.constprop.1>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    1b62:	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    1b66:	cmp	r3, #0
    1b68:	bne.w	1844 <isr+0x2c>
    1b6c:	b.n	18e2 <isr+0xca>
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
		}
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0102: // CLEAR_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
    1b6e:	uxth	r2, r2
    1b70:	and.w	r3, r2, #127	; 0x7f
		if (endpoint > 7) break;
    1b74:	cmp	r3, #7
    1b76:	bhi.w	1a56 <isr+0x23e>
		dir = setup.wIndex & 0x80;
		if (dir) {
    1b7a:	tst.w	r2, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
    1b7e:	mov.w	r3, r3, lsl #2
    1b82:	ldr	r2, [pc, #704]	; (1e44 <isr+0x62c>)
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1b84:	mov.w	r1, #1
	  case 0x0102: // CLEAR_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		if (dir) {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
    1b88:	add	r2, r3
    1b8a:	ldr	r3, [r2, #0]
    1b8c:	ite	ne
    1b8e:	bicne.w	r3, r3, #65536	; 0x10000
		} else {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_RXS;
    1b92:	biceq.w	r3, r3, #1
    1b96:	str	r3, [r2, #0]
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1b98:	movs	r2, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1b9a:	ldr	r3, [pc, #684]	; (1e48 <isr+0x630>)
    1b9c:	str	r1, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1b9e:	movs	r1, #0
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1ba0:	str	r2, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1ba2:	ldr.w	r2, [r4, #444]	; 0x1bc
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    1ba6:	str	r3, [r6, #72]	; 0x48
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1ba8:	orr.w	r2, r2, #65537	; 0x10001
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1bac:	str	r1, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    1bae:	str	r1, [r6, #76]	; 0x4c
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1bb0:	str.w	r2, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    1bb4:	ldr.w	r3, [r4, #432]	; 0x1b0
    1bb8:	orr.w	r3, r3, #65536	; 0x10000
    1bbc:	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    1bc0:	ldr.w	r3, [r4, #432]	; 0x1b0
    1bc4:	cmp	r3, #0
    1bc6:	bne.n	1bc0 <isr+0x3a8>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    1bc8:	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    1bcc:	cmp	r3, #0
    1bce:	bne.w	1844 <isr+0x2c>
    1bd2:	b.n	18e2 <isr+0xca>
			}
		}
		break;
#if defined(CDC_STATUS_INTERFACE)
	  case 0x2221: // CDC_SET_CONTROL_LINE_STATE
		usb_cdc_line_rtsdtr_millis = systick_millis_count;
    1bd4:	ldr	r3, [pc, #628]	; (1e4c <isr+0x634>)
		usb_cdc_line_rtsdtr = setup.wValue;
    1bd6:	ubfx	r0, r0, #16, #8
			}
		}
		break;
#if defined(CDC_STATUS_INTERFACE)
	  case 0x2221: // CDC_SET_CONTROL_LINE_STATE
		usb_cdc_line_rtsdtr_millis = systick_millis_count;
    1bda:	ldr	r2, [pc, #628]	; (1e50 <isr+0x638>)
    1bdc:	ldr	r1, [r3, #0]
		usb_cdc_line_rtsdtr = setup.wValue;
    1bde:	ldr	r3, [pc, #628]	; (1e54 <isr+0x63c>)
			}
		}
		break;
#if defined(CDC_STATUS_INTERFACE)
	  case 0x2221: // CDC_SET_CONTROL_LINE_STATE
		usb_cdc_line_rtsdtr_millis = systick_millis_count;
    1be0:	str	r1, [r2, #0]
		usb_cdc_line_rtsdtr = setup.wValue;
    1be2:	strb	r0, [r3, #0]
    1be4:	b.n	1ad0 <isr+0x2b8>
			reply_buffer[0] = 1;
		}
		endpoint0_transmit(reply_buffer, 2, 0);
		return;
	  case 0x0302: // SET_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
    1be6:	uxth	r2, r2
    1be8:	and.w	r3, r2, #127	; 0x7f
		if (endpoint > 7) break;
    1bec:	cmp	r3, #7
    1bee:	bhi.w	1a56 <isr+0x23e>
		dir = setup.wIndex & 0x80;
		if (dir) {
    1bf2:	tst.w	r2, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
    1bf6:	mov.w	r3, r3, lsl #2
    1bfa:	ldr	r2, [pc, #584]	; (1e44 <isr+0x62c>)
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1bfc:	mov.w	r1, #1
	  case 0x0302: // SET_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		if (dir) {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
    1c00:	add	r2, r3
    1c02:	ldr	r3, [r2, #0]
    1c04:	ite	ne
    1c06:	orrne.w	r3, r3, #65536	; 0x10000
		} else {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
    1c0a:	orreq.w	r3, r3, #1
    1c0e:	str	r3, [r2, #0]
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1c10:	movs	r2, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1c12:	ldr	r3, [pc, #564]	; (1e48 <isr+0x630>)
    1c14:	str	r1, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1c16:	movs	r1, #0
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1c18:	str	r2, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1c1a:	ldr.w	r2, [r4, #444]	; 0x1bc
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    1c1e:	str	r3, [r6, #72]	; 0x48
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1c20:	orr.w	r2, r2, #65537	; 0x10001
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1c24:	str	r1, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    1c26:	str	r1, [r6, #76]	; 0x4c
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1c28:	str.w	r2, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    1c2c:	ldr.w	r3, [r4, #432]	; 0x1b0
    1c30:	orr.w	r3, r3, #65536	; 0x10000
    1c34:	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    1c38:	ldr.w	r3, [r4, #432]	; 0x1b0
    1c3c:	cmp	r3, #0
    1c3e:	bne.n	1c38 <isr+0x420>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    1c40:	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    1c44:	cmp	r3, #0
    1c46:	bne.w	1844 <isr+0x2c>
    1c4a:	b.n	18e2 <isr+0xca>
		usb_midi_configure();
		#endif
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
    1c4c:	ldr	r2, [pc, #520]	; (1e58 <isr+0x640>)
		endpoint0_transmit(reply_buffer, 1, 0);
    1c4e:	movs	r1, #1
		usb_midi_configure();
		#endif
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
    1c50:	ldr	r3, [pc, #492]	; (1e40 <isr+0x628>)
    1c52:	ldrb	r2, [r2, #0]
		endpoint0_transmit(reply_buffer, 1, 0);
    1c54:	mov	r0, r3
		usb_midi_configure();
		#endif
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
    1c56:	strb	r2, [r3, #0]
		endpoint0_transmit(reply_buffer, 1, 0);
    1c58:	bl	1774 <endpoint0_transmit.constprop.1>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    1c5c:	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    1c60:	cmp	r3, #0
    1c62:	bne.w	1844 <isr+0x2c>
    1c66:	b.n	18e2 <isr+0xca>
		}
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0680: // GET_DESCRIPTOR
	  case 0x0681:
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    1c68:	ldr	r3, [pc, #496]	; (1e5c <isr+0x644>)
    1c6a:	ldr	r1, [r3, #4]
    1c6c:	cmp	r1, #0
    1c6e:	beq.w	1a56 <isr+0x23e>
    1c72:	lsrs	r0, r0, #16
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    1c74:	uxth.w	lr, r2
    1c78:	b.n	1c84 <isr+0x46c>
		}
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0680: // GET_DESCRIPTOR
	  case 0x0681:
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    1c7a:	adds	r3, #12
    1c7c:	ldr	r1, [r3, #4]
    1c7e:	cmp	r1, #0
    1c80:	beq.w	1a56 <isr+0x23e>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    1c84:	ldrh	r7, [r3, #0]
    1c86:	cmp	r7, r0
    1c88:	bne.n	1c7a <isr+0x462>
    1c8a:	ldrh	r7, [r3, #2]
    1c8c:	cmp	r7, lr
    1c8e:	bne.n	1c7a <isr+0x462>
				uint32_t datalen;
				if ((setup.wValue >> 8) == 3) {
    1c90:	lsrs	r7, r0, #8
    1c92:	cmp	r7, #3
    1c94:	beq.w	1ea4 <isr+0x68c>
					// for string descriptors, use the descriptor's
					// length field, allowing runtime configured length.
					datalen = *(list->addr);
				} else {
					datalen = list->length;
    1c98:	ldrh	r3, [r3, #8]
				}
				if (datalen > setup.wLength) datalen = setup.wLength;
    1c9a:	lsrs	r2, r2, #16
    1c9c:	cmp	r3, r2
    1c9e:	it	cs
    1ca0:	movcs	r3, r2

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
    1ca2:	cmp.w	r0, #512	; 0x200
    1ca6:	beq.w	1e20 <isr+0x608>
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
    1caa:	cmp.w	r0, #1792	; 0x700
    1cae:	beq.w	1dc4 <isr+0x5ac>
    1cb2:	ldr	r7, [pc, #428]	; (1e60 <isr+0x648>)
					const uint8_t *src = usb_config_descriptor_480;
					if (usb_high_speed) src = usb_config_descriptor_12;
					memcpy(usb_descriptor_buffer, src, datalen);
					usb_descriptor_buffer[1] = 7;
				} else {
					memcpy(usb_descriptor_buffer, list->addr, datalen);
    1cb4:	mov	r2, r3
    1cb6:	str	r3, [sp, #4]
    1cb8:	mov	r0, r7
    1cba:	bl	2334 <memcpy>
    1cbe:	ldr	r3, [sp, #4]
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    1cc0:	bic.w	r2, r7, #31
	uint32_t end_addr = (uint32_t)addr + size;
    1cc4:	add	r7, r3
	asm("dsb");
    1cc6:	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    1cca:	ldr	r1, [pc, #408]	; (1e64 <isr+0x64c>)
    1ccc:	str	r2, [r1, #0]
		location += 32;
    1cce:	adds	r2, #32
	} while (location < end_addr);
    1cd0:	cmp	r7, r2
    1cd2:	bhi.n	1cca <isr+0x4b2>
	asm("dsb");
    1cd4:	dsb	sy
	asm("isb");
    1cd8:	isb	sy
				}
				// prep transmit
				arm_dcache_flush_delete(usb_descriptor_buffer, datalen);
				endpoint0_transmit(usb_descriptor_buffer, datalen, 0);
    1cdc:	ldr	r0, [pc, #384]	; (1e60 <isr+0x648>)
    1cde:	mov	r1, r3
    1ce0:	bl	1774 <endpoint0_transmit.constprop.1>
    1ce4:	b.n	18da <isr+0xc2>
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
		reply_buffer[0] = 0;
		reply_buffer[1] = 0;
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    1ce6:	lsls	r3, r1, #31
    1ce8:	bpl.w	18d2 <isr+0xba>
    1cec:	b.n	18ce <isr+0xb6>
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
		endpoint0_setupdata.bothwords = setupdata;
    1cee:	ldr	r7, [pc, #376]	; (1e68 <isr+0x650>)
static void endpoint0_receive(void *data, uint32_t len, int notify)
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    1cf0:	mov.w	lr, #1
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
    1cf4:	str	r3, [r6, #12]
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    1cf6:	ldr	r1, [pc, #372]	; (1e6c <isr+0x654>)
static void endpoint0_receive(void *data, uint32_t len, int notify)
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    1cf8:	ldr	r3, [pc, #372]	; (1e70 <isr+0x658>)
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
		endpoint0_setupdata.bothwords = setupdata;
    1cfa:	str	r0, [r7, #0]
static void endpoint0_receive(void *data, uint32_t len, int notify)
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    1cfc:	str.w	lr, [r3]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    1d00:	str	r1, [r3, #4]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
    1d02:	ldr.w	r0, [r5, #432]	; 0x1b0
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
    1d06:	ldr	r1, [pc, #364]	; (1e74 <isr+0x65c>)
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
		endpoint0_setupdata.bothwords = setupdata;
    1d08:	str	r2, [r7, #4]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
    1d0a:	orr.w	r2, r0, lr
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    1d0e:	add.w	r7, r1, #4096	; 0x1000
		endpoint0_transfer_data.pointer2 = addr + 8192;
    1d12:	add.w	lr, r1, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
    1d16:	str	r3, [r6, #8]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
    1d18:	add.w	r0, r1, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
    1d1c:	str.w	r2, [r5, #432]	; 0x1b0
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
    1d20:	add.w	r2, r1, #16384	; 0x4000
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    1d24:	str	r1, [r3, #8]
		endpoint0_transfer_data.pointer1 = addr + 4096;
    1d26:	str	r7, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
    1d28:	str.w	lr, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
    1d2c:	str	r0, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    1d2e:	str	r2, [r3, #24]
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
    1d30:	ldr.w	r3, [r4, #432]	; 0x1b0
    1d34:	cmp	r3, #0
    1d36:	bne.n	1d30 <isr+0x518>
	}
	endpoint0_transfer_ack.next = 1;
    1d38:	ldr	r2, [pc, #268]	; (1e48 <isr+0x630>)
    1d3a:	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1d3c:	movw	r1, #32896	; 0x8080
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    1d40:	str	r3, [r6, #76]	; 0x4c
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    1d42:	str	r0, [r2, #0]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    1d44:	mov.w	r0, #65536	; 0x10000
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1d48:	str	r1, [r2, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1d4a:	ldr.w	r1, [r5, #444]	; 0x1bc
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    1d4e:	str	r3, [r2, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1d50:	orr.w	r3, r1, #65537	; 0x10001
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    1d54:	str	r2, [r6, #72]	; 0x48
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE |= (1<<0) | (1<<16);
    1d56:	str.w	r3, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    1d5a:	ldr.w	r3, [r5, #432]	; 0x1b0
    1d5e:	orrs	r3, r0
    1d60:	str.w	r3, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    1d64:	str.w	r0, [r9]
	while (USB1_ENDPTPRIME) ;
    1d68:	ldr.w	r3, [r4, #432]	; 0x1b0
    1d6c:	cmp	r3, #0
    1d6e:	bne.n	1d68 <isr+0x550>
    1d70:	b.n	18da <isr+0xc2>

static void endpoint0_complete(void)
{
	setup_t setup;

	setup.bothwords = endpoint0_setupdata.bothwords;
    1d72:	ldr	r4, [pc, #244]	; (1e68 <isr+0x650>)
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	if (setup.wRequestAndType == 0x2021 /*CDC_SET_LINE_CODING*/) {
    1d74:	movw	r0, #8225	; 0x2021
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
				endpoint0_notify_mask = 0;
    1d78:	movs	r5, #0
	setup_t setup;

	setup.bothwords = endpoint0_setupdata.bothwords;
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	if (setup.wRequestAndType == 0x2021 /*CDC_SET_LINE_CODING*/) {
    1d7a:	ldrh	r4, [r4, #0]
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
				endpoint0_notify_mask = 0;
    1d7c:	str	r5, [r1, #0]
	setup_t setup;

	setup.bothwords = endpoint0_setupdata.bothwords;
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	if (setup.wRequestAndType == 0x2021 /*CDC_SET_LINE_CODING*/) {
    1d7e:	cmp	r4, r0
    1d80:	bne.w	199c <isr+0x184>
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    1d84:	ldr	r1, [pc, #236]	; (1e74 <isr+0x65c>)
    1d86:	ldr	r4, [pc, #240]	; (1e78 <isr+0x660>)
    1d88:	ldmia	r1, {r0, r1}
    1d8a:	lsrs	r5, r1, #16
		printf("usb_cdc_line_coding, baud=%u\n", usb_cdc_line_coding[0]);
		if (usb_cdc_line_coding[0] == 134) {
    1d8c:	cmp	r0, #134	; 0x86

	setup.bothwords = endpoint0_setupdata.bothwords;
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	if (setup.wRequestAndType == 0x2021 /*CDC_SET_LINE_CODING*/) {
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    1d8e:	str	r0, [r4, #0]
    1d90:	strh	r1, [r4, #4]
    1d92:	strb	r5, [r4, #6]
		printf("usb_cdc_line_coding, baud=%u\n", usb_cdc_line_coding[0]);
		if (usb_cdc_line_coding[0] == 134) {
    1d94:	bne.w	199c <isr+0x184>
}


void usb_start_sof_interrupts(int interface)
{
	__disable_irq();
    1d98:	cpsid	i
	sof_usage |= (1 << interface);
    1d9a:	ldr	r0, [pc, #224]	; (1e7c <isr+0x664>)
    1d9c:	ldrb	r1, [r0, #0]
    1d9e:	orr.w	r1, r1, #4
    1da2:	strb	r1, [r0, #0]
	uint32_t intr = USB1_USBINTR;
    1da4:	ldr.w	r1, [r2, #328]	; 0x148
	if (!(intr & USB_USBINTR_SRE)) {
    1da8:	lsls	r0, r1, #24
    1daa:	bmi.n	1dba <isr+0x5a2>
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    1dac:	orr.w	r1, r1, #128	; 0x80
{
	__disable_irq();
	sof_usage |= (1 << interface);
	uint32_t intr = USB1_USBINTR;
	if (!(intr & USB_USBINTR_SRE)) {
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
    1db0:	movs	r0, #128	; 0x80
    1db2:	str.w	r0, [r2, #324]	; 0x144
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    1db6:	str.w	r1, [r2, #328]	; 0x148
	}
	__enable_irq();
    1dba:	cpsie	i
	if (setup.wRequestAndType == 0x2021 /*CDC_SET_LINE_CODING*/) {
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
		printf("usb_cdc_line_coding, baud=%u\n", usb_cdc_line_coding[0]);
		if (usb_cdc_line_coding[0] == 134) {
			usb_start_sof_interrupts(NUM_INTERFACE);
			usb_reboot_timer = 80; // TODO: 10 if only 12 Mbit/sec
    1dbc:	ldr	r2, [pc, #192]	; (1e80 <isr+0x668>)
    1dbe:	movs	r1, #80	; 0x50
    1dc0:	strb	r1, [r2, #0]
    1dc2:	b.n	199c <isr+0x184>
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
					// other speed config also needs to adapt
					const uint8_t *src = usb_config_descriptor_480;
					if (usb_high_speed) src = usb_config_descriptor_12;
    1dc4:	ldr	r0, [pc, #188]	; (1e84 <isr+0x66c>)
					memcpy(usb_descriptor_buffer, src, datalen);
    1dc6:	mov	r2, r3
    1dc8:	ldr	r7, [pc, #148]	; (1e60 <isr+0x648>)
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
					// other speed config also needs to adapt
					const uint8_t *src = usb_config_descriptor_480;
					if (usb_high_speed) src = usb_config_descriptor_12;
    1dca:	ldrb.w	lr, [r0]
					const uint8_t *src = usb_config_descriptor_12;
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
					// other speed config also needs to adapt
					const uint8_t *src = usb_config_descriptor_480;
    1dce:	ldr	r1, [pc, #184]	; (1e88 <isr+0x670>)
    1dd0:	ldr	r0, [pc, #184]	; (1e8c <isr+0x674>)
					if (usb_high_speed) src = usb_config_descriptor_12;
					memcpy(usb_descriptor_buffer, src, datalen);
    1dd2:	str	r3, [sp, #4]
    1dd4:	cmp.w	lr, #0
    1dd8:	it	eq
    1dda:	moveq	r1, r0
    1ddc:	mov	r0, r7
    1dde:	bl	2334 <memcpy>
					usb_descriptor_buffer[1] = 7;
    1de2:	movs	r2, #7
    1de4:	ldr	r3, [sp, #4]
    1de6:	strb	r2, [r7, #1]
    1de8:	b.n	1cc0 <isr+0x4a8>

void usb_stop_sof_interrupts(int interface)
{
	sof_usage &= ~(1 << interface);
	if (sof_usage == 0) {
		USB1_USBINTR &= ~USB_USBINTR_SRE;
    1dea:	ldr.w	r2, [r3, #328]	; 0x148
    1dee:	bic.w	r2, r2, #128	; 0x80
    1df2:	str.w	r2, [r3, #328]	; 0x148
    1df6:	b.n	1986 <isr+0x16e>
			completestatus &= endpointN_notify_mask;
			if (completestatus) {
				int i;   // TODO: optimize with __builtin_ctz()
				for (i=2; i <= NUM_ENDPOINTS; i++) {
					if (completestatus & (1 << i)) { // receive
						run_callbacks(endpoint_queue_head + i * 2);
    1df8:	ldr	r0, [pc, #148]	; (1e90 <isr+0x678>)
    1dfa:	bl	173c <run_callbacks>
    1dfe:	b.n	19c2 <isr+0x1aa>
					}
					if (completestatus & (1 << (i + 16))) { // transmit
						run_callbacks(endpoint_queue_head + i * 2 + 1);
    1e00:	ldr	r0, [pc, #144]	; (1e94 <isr+0x67c>)
    1e02:	bl	173c <run_callbacks>
    1e06:	b.n	19b0 <isr+0x198>
			completestatus &= endpointN_notify_mask;
			if (completestatus) {
				int i;   // TODO: optimize with __builtin_ctz()
				for (i=2; i <= NUM_ENDPOINTS; i++) {
					if (completestatus & (1 << i)) { // receive
						run_callbacks(endpoint_queue_head + i * 2);
    1e08:	ldr	r0, [pc, #140]	; (1e98 <isr+0x680>)
    1e0a:	bl	173c <run_callbacks>
    1e0e:	b.n	19aa <isr+0x192>
					}
					if (completestatus & (1 << (i + 16))) { // transmit
						run_callbacks(endpoint_queue_head + i * 2 + 1);
    1e10:	ldr	r0, [pc, #136]	; (1e9c <isr+0x684>)
    1e12:	bl	173c <run_callbacks>
    1e16:	b.n	19bc <isr+0x1a4>
			completestatus &= endpointN_notify_mask;
			if (completestatus) {
				int i;   // TODO: optimize with __builtin_ctz()
				for (i=2; i <= NUM_ENDPOINTS; i++) {
					if (completestatus & (1 << i)) { // receive
						run_callbacks(endpoint_queue_head + i * 2);
    1e18:	ldr	r0, [pc, #132]	; (1ea0 <isr+0x688>)
    1e1a:	bl	173c <run_callbacks>
    1e1e:	b.n	19b6 <isr+0x19e>

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
					if (usb_high_speed) src = usb_config_descriptor_480;
    1e20:	ldr	r0, [pc, #96]	; (1e84 <isr+0x66c>)
					memcpy(usb_descriptor_buffer, src, datalen);
    1e22:	mov	r2, r3
				if (datalen > setup.wLength) datalen = setup.wLength;

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
    1e24:	ldr	r1, [pc, #100]	; (1e8c <isr+0x674>)
					if (usb_high_speed) src = usb_config_descriptor_480;
    1e26:	ldrb	r7, [r0, #0]
				if (datalen > setup.wLength) datalen = setup.wLength;

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
    1e28:	ldr	r0, [pc, #92]	; (1e88 <isr+0x670>)
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
    1e2a:	str	r3, [sp, #4]
    1e2c:	cmp	r7, #0
    1e2e:	it	eq
    1e30:	moveq	r1, r0
    1e32:	ldr	r0, [pc, #44]	; (1e60 <isr+0x648>)
    1e34:	bl	2334 <memcpy>
    1e38:	ldr	r7, [pc, #36]	; (1e60 <isr+0x648>)
    1e3a:	ldr	r3, [sp, #4]
    1e3c:	b.n	1cc0 <isr+0x4a8>
    1e3e:	nop
    1e40:	.word	0x20001288
    1e44:	.word	0x402e01c0
    1e48:	.word	0x20002020
    1e4c:	.word	0x20001050
    1e50:	.word	0x200016c8
    1e54:	.word	0x200011c8
    1e58:	.word	0x20001298
    1e5c:	.word	0x2000030c
    1e60:	.word	0x20203000
    1e64:	.word	0xe000ef70
    1e68:	.word	0x20001280
    1e6c:	.word	0x00070080
    1e70:	.word	0x20002000
    1e74:	.word	0x20001290
    1e78:	.word	0x200016c0
    1e7c:	.word	0x20001268
    1e80:	.word	0x20001278
    1e84:	.word	0x20001270
    1e88:	.word	0x60001610
    1e8c:	.word	0x60001654
    1e90:	.word	0x20003200
    1e94:	.word	0x20003140
    1e98:	.word	0x20003100
    1e9c:	.word	0x200031c0
    1ea0:	.word	0x20003180
					// length field, allowing runtime configured length.
					datalen = *(list->addr);
				} else {
					datalen = list->length;
				}
				if (datalen > setup.wLength) datalen = setup.wLength;
    1ea4:	lsrs	r2, r2, #16
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
				uint32_t datalen;
				if ((setup.wValue >> 8) == 3) {
					// for string descriptors, use the descriptor's
					// length field, allowing runtime configured length.
					datalen = *(list->addr);
    1ea6:	ldrb	r3, [r1, #0]
    1ea8:	cmp	r3, r2
    1eaa:	it	cs
    1eac:	movcs	r3, r2
    1eae:	b.n	1caa <isr+0x492>

00001eb0 <usb_config_rx>:
	qh->callback_function = callback;
}

void usb_config_rx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1eb0:	cmp	r2, #0
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    1eb2:	sub.w	r2, r0, #2
	qh->next = 1; // Terminate bit = 1
	qh->callback_function = callback;
}

void usb_config_rx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
    1eb6:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1eba:	ite	ne
    1ebc:	movne	r7, #0
    1ebe:	moveq.w	r7, #536870912	; 0x20000000
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    1ec2:	cmp	r2, #2
    1ec4:	bls.n	1eca <usb_config_rx+0x1a>
    1ec6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
    1eca:	mov.w	sl, r0, lsl #7
    1ece:	ldr.w	r9, [pc, #64]	; 1f10 <usb_config_rx+0x60>
    1ed2:	mov	r5, r1
    1ed4:	mov	r4, r0
    1ed6:	add.w	r6, sl, r9
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    1eda:	movs	r1, #0
    1edc:	movs	r2, #64	; 0x40
    1ede:	mov	r8, r3
    1ee0:	mov	r0, r6
    1ee2:	bl	2bb0 <memset>
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    1ee6:	movs	r0, #1
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
    1ee8:	orr.w	r1, r7, r5, lsl #16
    1eec:	str.w	r1, [sl, r9]
	qh->next = 1; // Terminate bit = 1
	qh->callback_function = callback;
    1ef0:	str.w	r8, [r6, #56]	; 0x38

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    1ef4:	str	r0, [r6, #8]
void usb_config_rx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
	if (cb) endpointN_notify_mask |= (1 << ep);
    1ef6:	cmp.w	r8, #0
    1efa:	beq.n	1ec6 <usb_config_rx+0x16>
    1efc:	ldr	r3, [pc, #12]	; (1f0c <usb_config_rx+0x5c>)
    1efe:	lsls	r0, r4
    1f00:	ldr	r4, [r3, #0]
    1f02:	orrs	r0, r4
    1f04:	str	r0, [r3, #0]
    1f06:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1f0a:	nop
    1f0c:	.word	0x20001264
    1f10:	.word	0x20003000

00001f14 <usb_config_tx>:
}

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1f14:	cmp	r2, #0
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    1f16:	sub.w	r2, r0, #2
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
	if (cb) endpointN_notify_mask |= (1 << ep);
}

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
    1f1a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1f1e:	ite	ne
    1f20:	movne	r7, #0
    1f22:	moveq.w	r7, #536870912	; 0x20000000
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    1f26:	cmp	r2, #2
    1f28:	bls.n	1f2e <usb_config_tx+0x1a>
    1f2a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    1f2e:	movs	r2, #64	; 0x40

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    1f30:	lsls	r5, r0, #7
    1f32:	ldr.w	r9, [pc, #68]	; 1f78 <usb_config_tx+0x64>
    1f36:	mov	r8, r1
    1f38:	add	r5, r2
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    1f3a:	movs	r1, #0
    1f3c:	mov	r4, r0
    1f3e:	mov	r6, r3

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    1f40:	add.w	sl, r5, r9
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    1f44:	mov	r0, sl
    1f46:	bl	2bb0 <memset>
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    1f4a:	movs	r2, #1
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
    1f4c:	orr.w	r1, r7, r8, lsl #16
    1f50:	str.w	r1, [r5, r9]
	qh->next = 1; // Terminate bit = 1
	qh->callback_function = callback;
    1f54:	str.w	r6, [sl, #56]	; 0x38

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    1f58:	str.w	r2, [sl, #8]
void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
    1f5c:	cmp	r6, #0
    1f5e:	beq.n	1f2a <usb_config_tx+0x16>
    1f60:	add.w	r0, r4, #16
    1f64:	ldr	r3, [pc, #12]	; (1f74 <usb_config_tx+0x60>)
    1f66:	lsls	r2, r0
    1f68:	ldr	r0, [r3, #0]
    1f6a:	orrs	r2, r0
    1f6c:	str	r2, [r3, #0]
    1f6e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1f72:	nop
    1f74:	.word	0x20001264
    1f78:	.word	0x20003000

00001f7c <usb_prepare_transfer>:


void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
	transfer->status = (len << 16) | (1<<7);
    1f7c:	lsls	r2, r2, #16
	uint32_t addr = (uint32_t)data;
	transfer->pointer0 = addr;
    1f7e:	str	r1, [r0, #8]
	transfer->pointer1 = addr + 4096;
	transfer->pointer2 = addr + 8192;
	transfer->pointer3 = addr + 12288;
	transfer->pointer4 = addr + 16384;
	transfer->callback_param = param;
    1f80:	str	r3, [r0, #28]


void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
	transfer->status = (len << 16) | (1<<7);
    1f82:	orr.w	r2, r2, #128	; 0x80
}



void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
    1f86:	push	{r4, r5, r6, r7}
	transfer->next = 1;
	transfer->status = (len << 16) | (1<<7);
    1f88:	str	r2, [r0, #4]



void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
    1f8a:	movs	r7, #1
	transfer->status = (len << 16) | (1<<7);
	uint32_t addr = (uint32_t)data;
	transfer->pointer0 = addr;
	transfer->pointer1 = addr + 4096;
    1f8c:	add.w	r6, r1, #4096	; 0x1000
	transfer->pointer2 = addr + 8192;
    1f90:	add.w	r5, r1, #8192	; 0x2000
	transfer->pointer3 = addr + 12288;
    1f94:	add.w	r4, r1, #12288	; 0x3000
	transfer->pointer4 = addr + 16384;
    1f98:	add.w	r2, r1, #16384	; 0x4000



void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
    1f9c:	str	r7, [r0, #0]
	transfer->status = (len << 16) | (1<<7);
	uint32_t addr = (uint32_t)data;
	transfer->pointer0 = addr;
	transfer->pointer1 = addr + 4096;
    1f9e:	str	r6, [r0, #12]
	transfer->pointer2 = addr + 8192;
    1fa0:	str	r5, [r0, #16]
	transfer->pointer3 = addr + 12288;
    1fa2:	str	r4, [r0, #20]
	transfer->pointer4 = addr + 16384;
    1fa4:	str	r2, [r0, #24]
	transfer->callback_param = param;
}
    1fa6:	pop	{r4, r5, r6, r7}
    1fa8:	bx	lr
    1faa:	nop

00001fac <usb_transmit>:
	}
}

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1fac:	subs	r3, r0, #2
    1fae:	cmp	r3, #2
    1fb0:	bls.n	1fb4 <usb_transmit+0x8>
    1fb2:	bx	lr
		count--;
	}
}

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
    1fb4:	push	{r4, r5}
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
    1fb6:	ldr	r3, [pc, #24]	; (1fd0 <usb_transmit+0x24>)
    1fb8:	add.w	r4, r0, #16
    1fbc:	movs	r5, #1
    1fbe:	mov	r2, r1
    1fc0:	add.w	r0, r3, r0, lsl #7
    1fc4:	lsl.w	r1, r5, r4
}
    1fc8:	pop	{r4, r5}
void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
    1fca:	b.w	16e0 <schedule_transfer>
    1fce:	nop
    1fd0:	.word	0x20003040

00001fd4 <usb_receive>:
}

void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1fd4:	subs	r3, r0, #2
    1fd6:	cmp	r3, #2
    1fd8:	bls.n	1fdc <usb_receive+0x8>
    1fda:	bx	lr
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}

void usb_receive(int endpoint_number, transfer_t *transfer)
{
    1fdc:	push	{r4}
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
    1fde:	ldr	r3, [pc, #20]	; (1ff4 <usb_receive+0x20>)
    1fe0:	movs	r4, #1
    1fe2:	mov	r2, r1
    1fe4:	lsl.w	r1, r4, r0
    1fe8:	add.w	r0, r3, r0, lsl #7
}
    1fec:	ldr.w	r4, [sp], #4
void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
    1ff0:	b.w	16e0 <schedule_transfer>
    1ff4:	.word	0x20003000

00001ff8 <usb_transfer_status>:
		//if (!(cmd & USB_USBCMD_ATDTW)) continue;
		//if (status & 0x80) break; // for still active, only 1 reading needed
		//if (++count > 1) break; // for completed, check 10 times
	}
#else
	return transfer->status;
    1ff8:	ldr	r0, [r0, #4]
#endif
}
    1ffa:	bx	lr

00001ffc <pwm_init>:
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1ffc:	ldr	r0, [pc, #656]	; (2290 <pwm_init+0x294>)
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    1ffe:	mov.w	ip, #15

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    2002:	ldr	r3, [pc, #656]	; (2294 <pwm_init+0x298>)
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    2004:	ldr	r2, [r0, #120]	; 0x78
    2006:	orr.w	r2, r2, #16711680	; 0xff0000
			TMR_CTRL_LENGTH | TMR_CTRL_OUTMODE(6);
	}
}

void pwm_init(void)
{
    200a:	push	{r4, r5, r6, r7, lr}
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    200c:	str	r2, [r0, #120]	; 0x78
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    200e:	movs	r5, #0
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    2010:	ldr.w	r2, [r0, #128]	; 0x80

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    2014:	mov.w	r6, #61440	; 0xf000
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    2018:	ldr	r4, [pc, #636]	; (2298 <pwm_init+0x29c>)
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    201a:	mov.w	lr, #57344	; 0xe000

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    201e:	mov	r1, r5
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    2020:	mov.w	r7, #1024	; 0x400
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    2024:	orrs	r4, r2
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    2026:	mov	r2, r5
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    2028:	str.w	r4, [r0, #128]	; 0x80

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    202c:	strh.w	r6, [r3, #396]	; 0x18c
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    2030:	movw	r6, #33464	; 0x82b8
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    2034:	strh.w	ip, [r3, #398]	; 0x18e
	p->FFILT0 = 0;
    2038:	strh.w	r5, [r3, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    203c:	ldrh.w	r0, [r3, #392]	; 0x188
    2040:	uxth	r0, r0
    2042:	orr.w	r0, r0, #240	; 0xf0
    2046:	strh.w	r0, [r3, #392]	; 0x188
    204a:	add.w	r0, r1, r1, lsl #1
    204e:	ldr	r3, [pc, #580]	; (2294 <pwm_init+0x298>)
	for (i=0; i < 4; i++) {
    2050:	adds	r1, #1
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    2052:	movs	r5, #0
    2054:	lsls	r0, r0, #5
    2056:	mov	r4, r3

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    2058:	cmp	r1, #4
    205a:	add	r3, r0
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    205c:	strh.w	lr, [r3, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    2060:	strh	r7, [r3, #6]
		p->SM[i].OCTRL = 0;
    2062:	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    2064:	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    2066:	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    2068:	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    206a:	strh	r6, [r3, #14]
		p->SM[i].VAL2 = 0;
    206c:	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    206e:	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    2070:	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    2072:	strh	r2, [r3, #30]

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    2074:	bne.n	204a <pwm_init+0x4e>
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    2076:	ldrh.w	r0, [r4, #392]	; 0x188
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    207a:	mov.w	ip, #15

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    207e:	ldr	r3, [pc, #540]	; (229c <pwm_init+0x2a0>)
    2080:	mov.w	r6, #61440	; 0xf000
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    2084:	uxth	r0, r0

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    2086:	mov	r1, r5
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    2088:	mov.w	r7, #57344	; 0xe000
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    208c:	mov	r2, r5
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    208e:	orr.w	r0, r0, ip
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    2092:	mov.w	lr, #1024	; 0x400
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    2096:	strh.w	r0, [r4, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    209a:	ldrh.w	r0, [r4, #392]	; 0x188
    209e:	uxth	r0, r0
    20a0:	orr.w	r0, r0, #3840	; 0xf00
    20a4:	strh.w	r0, [r4, #392]	; 0x188

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    20a8:	strh.w	r6, [r3, #396]	; 0x18c
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    20ac:	movw	r6, #33464	; 0x82b8
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    20b0:	strh.w	ip, [r3, #398]	; 0x18e
	p->FFILT0 = 0;
    20b4:	strh.w	r5, [r3, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    20b8:	ldrh.w	r0, [r3, #392]	; 0x188
    20bc:	uxth	r0, r0
    20be:	orr.w	r0, r0, #240	; 0xf0
    20c2:	strh.w	r0, [r3, #392]	; 0x188
    20c6:	add.w	r0, r1, r1, lsl #1
    20ca:	ldr	r3, [pc, #464]	; (229c <pwm_init+0x2a0>)
	for (i=0; i < 4; i++) {
    20cc:	adds	r1, #1
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    20ce:	movs	r5, #0
    20d0:	lsls	r0, r0, #5
    20d2:	mov	r4, r3

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    20d4:	cmp	r1, #4
    20d6:	add	r3, r0
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    20d8:	strh	r7, [r3, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    20da:	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    20de:	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    20e0:	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    20e2:	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    20e4:	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    20e6:	strh	r6, [r3, #14]
		p->SM[i].VAL2 = 0;
    20e8:	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    20ea:	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    20ec:	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    20ee:	strh	r2, [r3, #30]

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    20f0:	bne.n	20c6 <pwm_init+0xca>
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    20f2:	ldrh.w	r0, [r4, #392]	; 0x188
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    20f6:	mov.w	ip, #15

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    20fa:	ldr	r3, [pc, #420]	; (22a0 <pwm_init+0x2a4>)
    20fc:	mov.w	r6, #61440	; 0xf000
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    2100:	uxth	r0, r0

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    2102:	mov	r1, r5
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    2104:	mov.w	r7, #57344	; 0xe000
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    2108:	mov	r2, r5
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    210a:	orr.w	r0, r0, ip
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    210e:	mov.w	lr, #1024	; 0x400
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    2112:	strh.w	r0, [r4, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    2116:	ldrh.w	r0, [r4, #392]	; 0x188
    211a:	uxth	r0, r0
    211c:	orr.w	r0, r0, #3840	; 0xf00
    2120:	strh.w	r0, [r4, #392]	; 0x188

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    2124:	strh.w	r6, [r3, #396]	; 0x18c
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    2128:	movw	r6, #33464	; 0x82b8
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    212c:	strh.w	ip, [r3, #398]	; 0x18e
	p->FFILT0 = 0;
    2130:	strh.w	r5, [r3, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    2134:	ldrh.w	r0, [r3, #392]	; 0x188
    2138:	uxth	r0, r0
    213a:	orr.w	r0, r0, #240	; 0xf0
    213e:	strh.w	r0, [r3, #392]	; 0x188
    2142:	add.w	r0, r1, r1, lsl #1
    2146:	ldr	r3, [pc, #344]	; (22a0 <pwm_init+0x2a4>)
	for (i=0; i < 4; i++) {
    2148:	adds	r1, #1
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    214a:	movs	r5, #0
    214c:	lsls	r0, r0, #5
    214e:	mov	r4, r3

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    2150:	cmp	r1, #4
    2152:	add	r3, r0
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    2154:	strh	r7, [r3, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    2156:	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    215a:	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    215c:	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    215e:	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    2160:	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    2162:	strh	r6, [r3, #14]
		p->SM[i].VAL2 = 0;
    2164:	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    2166:	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    2168:	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    216a:	strh	r2, [r3, #30]

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    216c:	bne.n	2142 <pwm_init+0x146>
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    216e:	ldrh.w	r0, [r4, #392]	; 0x188
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    2172:	mov.w	ip, #15

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    2176:	ldr	r3, [pc, #300]	; (22a4 <pwm_init+0x2a8>)
    2178:	mov.w	r7, #61440	; 0xf000
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    217c:	uxth	r0, r0

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    217e:	mov	r1, r5
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    2180:	mov.w	r6, #57344	; 0xe000
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
    2184:	mov	r2, r5
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    2186:	orr.w	r0, r0, ip
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    218a:	mov.w	lr, #1024	; 0x400
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    218e:	strh.w	r0, [r4, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    2192:	ldrh.w	r0, [r4, #392]	; 0x188
    2196:	uxth	r0, r0
    2198:	orr.w	r0, r0, #3840	; 0xf00
    219c:	strh.w	r0, [r4, #392]	; 0x188

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    21a0:	strh.w	r7, [r3, #396]	; 0x18c
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    21a4:	movw	r7, #33464	; 0x82b8
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    21a8:	strh.w	ip, [r3, #398]	; 0x18e
	p->FFILT0 = 0;
    21ac:	strh.w	r5, [r3, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    21b0:	ldrh.w	r0, [r3, #392]	; 0x188
    21b4:	uxth	r0, r0
    21b6:	orr.w	r0, r0, #240	; 0xf0
    21ba:	strh.w	r0, [r3, #392]	; 0x188
    21be:	add.w	r0, r1, r1, lsl #1
    21c2:	ldr	r3, [pc, #224]	; (22a4 <pwm_init+0x2a8>)
	for (i=0; i < 4; i++) {
    21c4:	adds	r1, #1
    21c6:	lsls	r0, r0, #5
    21c8:	mov	r4, r3
    21ca:	cmp	r1, #4
    21cc:	add	r3, r0
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    21ce:	strh	r6, [r3, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    21d0:	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    21d4:	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    21d6:	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    21d8:	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    21da:	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    21dc:	strh	r7, [r3, #14]
		p->SM[i].VAL2 = 0;
    21de:	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    21e0:	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    21e2:	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    21e4:	strh	r2, [r3, #30]

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
    21e6:	bne.n	21be <pwm_init+0x1c2>
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    21e8:	ldrh.w	r3, [r4, #392]	; 0x188
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    21ec:	movs	r7, #15

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    21ee:	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    21f0:	movw	r6, #4097	; 0x1001
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    21f4:	uxth	r3, r3
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    21f6:	movw	lr, #24000	; 0x5dc0
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    21fa:	mov	r1, r2
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
		p->CH[i].CMPLD1 = 0;
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    21fc:	movw	r5, #12326	; 0x3026
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    2200:	orrs	r3, r7
    2202:	strh.w	r3, [r4, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    2206:	ldrh.w	r3, [r4, #392]	; 0x188
    220a:	uxth	r3, r3
    220c:	orr.w	r3, r3, #3840	; 0xf00
    2210:	strh.w	r3, [r4, #392]	; 0x188
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    2214:	lsls	r0, r2, #5
    2216:	ldr	r3, [pc, #144]	; (22a8 <pwm_init+0x2ac>)

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    2218:	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    221a:	add	r3, r0

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    221c:	cmp	r2, #4
		p->CH[i].CTRL = 0; // stop timer
    221e:	strh	r1, [r3, #12]
		p->CH[i].CNTR = 0;
    2220:	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    2222:	strh	r7, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    2224:	strh	r6, [r3, #20]
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    2226:	strh.w	lr, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    222a:	strh	r1, [r3, #0]
		p->CH[i].CMPLD1 = 0;
    222c:	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    222e:	strh	r5, [r3, #12]

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    2230:	bne.n	2214 <pwm_init+0x218>
    2232:	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    2234:	movs	r7, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    2236:	movw	r6, #4097	; 0x1001
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    223a:	movw	r5, #24000	; 0x5dc0
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    223e:	mov	r1, r2
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
		p->CH[i].CMPLD1 = 0;
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    2240:	movw	r4, #12326	; 0x3026
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    2244:	lsls	r0, r2, #5
    2246:	ldr	r3, [pc, #100]	; (22ac <pwm_init+0x2b0>)

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    2248:	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    224a:	add	r3, r0

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    224c:	cmp	r2, #4
		p->CH[i].CTRL = 0; // stop timer
    224e:	strh	r1, [r3, #12]
		p->CH[i].CNTR = 0;
    2250:	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    2252:	strh	r7, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    2254:	strh	r6, [r3, #20]
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    2256:	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    2258:	strh	r1, [r3, #0]
		p->CH[i].CMPLD1 = 0;
    225a:	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    225c:	strh	r4, [r3, #12]

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    225e:	bne.n	2244 <pwm_init+0x248>
    2260:	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    2262:	movs	r7, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    2264:	movw	r6, #4097	; 0x1001
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    2268:	movw	r5, #24000	; 0x5dc0
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    226c:	mov	r1, r2
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
		p->CH[i].CMPLD1 = 0;
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    226e:	movw	r4, #12326	; 0x3026
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    2272:	lsls	r0, r2, #5
    2274:	ldr	r3, [pc, #56]	; (22b0 <pwm_init+0x2b4>)

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    2276:	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    2278:	add	r3, r0

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    227a:	cmp	r2, #4
		p->CH[i].CTRL = 0; // stop timer
    227c:	strh	r1, [r3, #12]
		p->CH[i].CNTR = 0;
    227e:	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    2280:	strh	r7, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    2282:	strh	r6, [r3, #20]
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    2284:	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    2286:	strh	r1, [r3, #0]
		p->CH[i].CMPLD1 = 0;
    2288:	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    228a:	strh	r4, [r3, #12]

void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
    228c:	bne.n	2272 <pwm_init+0x276>
	flexpwm_init(&IMXRT_FLEXPWM3);
	flexpwm_init(&IMXRT_FLEXPWM4);
	quadtimer_init(&IMXRT_TMR1);
	quadtimer_init(&IMXRT_TMR2);
	quadtimer_init(&IMXRT_TMR3);
}
    228e:	pop	{r4, r5, r6, r7, pc}
    2290:	.word	0x400fc000
    2294:	.word	0x403dc000
    2298:	.word	0xfc030000
    229c:	.word	0x403e0000
    22a0:	.word	0x403e4000
    22a4:	.word	0x403e8000
    22a8:	.word	0x401dc000
    22ac:	.word	0x401e0000
    22b0:	.word	0x401e4000

000022b4 <usb_init_serialnumber>:
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    22b4:	ldr	r2, [pc, #72]	; (2300 <usb_init_serialnumber+0x4c>)
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    22b6:	ldr	r3, [pc, #76]	; (2304 <usb_init_serialnumber+0x50>)
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    22b8:	ldr.w	r0, [r2, #544]	; 0x220
    22bc:	bic.w	r0, r0, #4278190080	; 0xff000000
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    22c0:	cmp	r0, r3
	{'M','T','P'}
};
#endif

void usb_init_serialnumber(void)
{
    22c2:	push	{r4, lr}
    22c4:	sub	sp, #16
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    22c6:	bhi.n	22ce <usb_init_serialnumber+0x1a>
    22c8:	add.w	r0, r0, r0, lsl #2
    22cc:	lsls	r0, r0, #1
    22ce:	ldr	r4, [pc, #56]	; (2308 <usb_init_serialnumber+0x54>)
	ultoa(num, buf, 10);
    22d0:	add	r1, sp, #4
    22d2:	movs	r2, #10
    22d4:	bl	2468 <ultoa>
    22d8:	add	r1, sp, #4
	for (i=0; i<10; i++) {
    22da:	movs	r3, #0
    22dc:	mov	r0, r4
		char c = buf[i];
    22de:	ldrb.w	r2, [r1], #1
    22e2:	adds	r3, #1
		if (!c) break;
    22e4:	cbz	r2, 22f6 <usb_init_serialnumber+0x42>

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
    22e6:	cmp	r3, #10
		char c = buf[i];
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    22e8:	strh.w	r2, [r0, #2]!

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
    22ec:	bne.n	22de <usb_init_serialnumber+0x2a>
    22ee:	movs	r3, #22
		char c = buf[i];
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    22f0:	strb	r3, [r4, #0]
}
    22f2:	add	sp, #16
    22f4:	pop	{r4, pc}
    22f6:	lsls	r3, r3, #1
    22f8:	uxtb	r3, r3
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    22fa:	strb	r3, [r4, #0]
}
    22fc:	add	sp, #16
    22fe:	pop	{r4, pc}
    2300:	.word	0x401f4400
    2304:	.word	0x0098967f
    2308:	.word	0x20000638

0000230c <HardwareSerial::processSerialEvents()>:
	//digitalWrite(4, LOW);
}


void HardwareSerial::processSerialEvents()
{
    230c:	push	{r3, r4, r5, lr}
	if (!serial_event_handlers_active) return;	// bail quick if no one processing SerialEvents.
    230e:	ldr	r3, [pc, #28]	; (232c <HardwareSerial::processSerialEvents()+0x20>)
    2310:	ldrb	r4, [r3, #0]
    2312:	cbz	r4, 2328 <HardwareSerial::processSerialEvents()+0x1c>
    2314:	ldr	r5, [pc, #24]	; (2330 <HardwareSerial::processSerialEvents()+0x24>)
	uint8_t handlers_still_to_process = serial_event_handlers_active;
	for (uint8_t i = 0; i < 8; i++) {
		if (serial_event_handler_checks[i]) {
    2316:	ldr.w	r3, [r5, #4]!
    231a:	cmp	r3, #0
    231c:	beq.n	2316 <HardwareSerial::processSerialEvents()+0xa>
			(*serial_event_handler_checks[i])();
    231e:	blx	r3
			if (--handlers_still_to_process == 0) return;
    2320:	subs	r3, r4, #1
    2322:	ands.w	r4, r3, #255	; 0xff
    2326:	bne.n	2316 <HardwareSerial::processSerialEvents()+0xa>
    2328:	pop	{r3, r4, r5, pc}
    232a:	nop
    232c:	.word	0x200012c8
    2330:	.word	0x200012a8

00002334 <memcpy>:
	@ r1: src
	@ r2: len
#ifdef __ARM_FEATURE_UNALIGNED
	/* In case of UNALIGNED access supported, ip is not used in
	   function body.  */
	mov	ip, r0
    2334:	mov	ip, r0
#else
	push	{r0}
#endif
	orr	r3, r1, r0
    2336:	orr.w	r3, r1, r0
	ands	r3, r3, #3
    233a:	ands.w	r3, r3, #3
	bne	.Lmisaligned_copy
    233e:	bne.n	241c <memcpy+0xe8>

.Lbig_block:
	subs	r2, __OPT_BIG_BLOCK_SIZE
    2340:	subs	r2, #64	; 0x40
	blo	.Lmid_block
    2342:	bcc.n	23c8 <memcpy+0x94>
.Lbig_block_loop:
	BEGIN_UNROLL_BIG_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
    2344:	ldr.w	r3, [r1], #4
    2348:	str.w	r3, [r0], #4
    234c:	ldr.w	r3, [r1], #4
    2350:	str.w	r3, [r0], #4
    2354:	ldr.w	r3, [r1], #4
    2358:	str.w	r3, [r0], #4
    235c:	ldr.w	r3, [r1], #4
    2360:	str.w	r3, [r0], #4
    2364:	ldr.w	r3, [r1], #4
    2368:	str.w	r3, [r0], #4
    236c:	ldr.w	r3, [r1], #4
    2370:	str.w	r3, [r0], #4
    2374:	ldr.w	r3, [r1], #4
    2378:	str.w	r3, [r0], #4
    237c:	ldr.w	r3, [r1], #4
    2380:	str.w	r3, [r0], #4
    2384:	ldr.w	r3, [r1], #4
    2388:	str.w	r3, [r0], #4
    238c:	ldr.w	r3, [r1], #4
    2390:	str.w	r3, [r0], #4
    2394:	ldr.w	r3, [r1], #4
    2398:	str.w	r3, [r0], #4
    239c:	ldr.w	r3, [r1], #4
    23a0:	str.w	r3, [r0], #4
    23a4:	ldr.w	r3, [r1], #4
    23a8:	str.w	r3, [r0], #4
    23ac:	ldr.w	r3, [r1], #4
    23b0:	str.w	r3, [r0], #4
    23b4:	ldr.w	r3, [r1], #4
    23b8:	str.w	r3, [r0], #4
    23bc:	ldr.w	r3, [r1], #4
    23c0:	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds	r0, __OPT_BIG_BLOCK_SIZE
	adds	r1, __OPT_BIG_BLOCK_SIZE
#endif
	subs	r2, __OPT_BIG_BLOCK_SIZE
    23c4:	subs	r2, #64	; 0x40
	bhs .Lbig_block_loop
    23c6:	bcs.n	2344 <memcpy+0x10>

.Lmid_block:
	adds	r2, __OPT_BIG_BLOCK_SIZE - __OPT_MID_BLOCK_SIZE
    23c8:	adds	r2, #48	; 0x30
	blo	.Lcopy_word_by_word
    23ca:	bcc.n	23f0 <memcpy+0xbc>
.Lmid_block_loop:
	BEGIN_UNROLL_MID_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
    23cc:	ldr.w	r3, [r1], #4
    23d0:	str.w	r3, [r0], #4
    23d4:	ldr.w	r3, [r1], #4
    23d8:	str.w	r3, [r0], #4
    23dc:	ldr.w	r3, [r1], #4
    23e0:	str.w	r3, [r0], #4
    23e4:	ldr.w	r3, [r1], #4
    23e8:	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds    r0, __OPT_MID_BLOCK_SIZE
	adds    r1, __OPT_MID_BLOCK_SIZE
#endif
	subs	r2, __OPT_MID_BLOCK_SIZE
    23ec:	subs	r2, #16
	bhs	.Lmid_block_loop
    23ee:	bcs.n	23cc <memcpy+0x98>

.Lcopy_word_by_word:
	adds	r2, __OPT_MID_BLOCK_SIZE - 4
    23f0:	adds	r2, #12
	blo	.Lcopy_less_than_4
    23f2:	bcc.n	2400 <memcpy+0xcc>

	/* Kernel loop for small block copy */
	.align 2
.Lcopy_word_by_word_loop:
	ldr	r3, [r1], #4
    23f4:	ldr.w	r3, [r1], #4
	str	r3, [r0], #4
    23f8:	str.w	r3, [r0], #4
	subs	r2, #4
    23fc:	subs	r2, #4
	bhs	.Lcopy_word_by_word_loop
    23fe:	bcs.n	23f4 <memcpy+0xc0>

.Lcopy_less_than_4:
	adds	r2, #4
    2400:	adds	r2, #4
	beq	.Ldone
    2402:	beq.n	2416 <memcpy+0xe2>

	lsls	r2, r2, #31
    2404:	lsls	r2, r2, #31
	itt ne
    2406:	itt	ne
	ldrbne  r3, [r1], #1
    2408:	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
    240c:	strbne.w	r3, [r0], #1

	bcc	.Ldone
    2410:	bcc.n	2416 <memcpy+0xe2>
#ifdef __ARM_FEATURE_UNALIGNED
	ldrh	r3, [r1]
    2412:	ldrh	r3, [r1, #0]
	strh	r3, [r0]
    2414:	strh	r3, [r0, #0]
	strb	r3, [r0, #1]
#endif /* __ARM_FEATURE_UNALIGNED */

.Ldone:
#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
    2416:	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
    2418:	bx	lr
    241a:	nop
#define Ldst_aligned Lbig_block

	/* Copy word by word using LDR when alignment can be done in hardware,
	i.e., SCTLR.A is set, supporting unaligned access in LDR and STR.  */

	cmp	r2, #8
    241c:	cmp	r2, #8
	blo	.Lbyte_copy
    241e:	bcc.n	2448 <memcpy+0x114>

	/* if src is aligned, just go to the big block loop.  */
	lsls	r3, r1, #30
    2420:	lsls	r3, r1, #30
	beq	.Ldst_aligned
    2422:	beq.n	2340 <memcpy+0xc>
	handling of aligned src and misaligned dst need more overhead than
	otherwise.  By doing this the worst case is when initial src is aligned,
	additional up to 4 byte additional copy will executed, which is
	acceptable.  */

	ands	r3, r0, #3
    2424:	ands.w	r3, r0, #3
	beq	.Ldst_aligned
    2428:	beq.n	2340 <memcpy+0xc>

	rsb	r3, #4
    242a:	rsb	r3, r3, #4
	subs	r2, r3
    242e:	subs	r2, r2, r3

	lsls    r3, r3, #31
    2430:	lsls	r3, r3, #31
	itt ne
    2432:	itt	ne
	ldrbne  r3, [r1], #1
    2434:	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
    2438:	strbne.w	r3, [r0], #1

	bcc .Ldst_aligned
    243c:	bcc.n	2340 <memcpy+0xc>

#ifdef __ARM_FEATURE_UNALIGNED
	ldrh    r3, [r1], #2
    243e:	ldrh.w	r3, [r1], #2
	strh    r3, [r0], #2
    2442:	strh.w	r3, [r0], #2
	b	.Ldst_aligned
    2446:	b.n	2340 <memcpy+0xc>
	pop	{r4, r5}

#endif /* __ARM_FEATURE_UNALIGNED */

.Lbyte_copy:
	subs	r2, #4
    2448:	subs	r2, #4
	blo	.Lcopy_less_than_4
    244a:	bcc.n	2400 <memcpy+0xcc>

.Lbyte_copy_loop:
	subs    r2, #1
    244c:	subs	r2, #1
	ldrb    r3, [r1], #1
    244e:	ldrb.w	r3, [r1], #1
	strb    r3, [r0], #1
    2452:	strb.w	r3, [r0], #1
	bhs	.Lbyte_copy_loop
    2456:	bcs.n	244c <memcpy+0x118>

	ldrb	r3, [r1]
    2458:	ldrb	r3, [r1, #0]
	strb	r3, [r0]
    245a:	strb	r3, [r0, #0]
	ldrb	r3, [r1, #1]
    245c:	ldrb	r3, [r1, #1]
	strb	r3, [r0, #1]
    245e:	strb	r3, [r0, #1]
	ldrb	r3, [r1, #2]
    2460:	ldrb	r3, [r1, #2]
	strb	r3, [r0, #2]
    2462:	strb	r3, [r0, #2]

#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
    2464:	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
    2466:	bx	lr

00002468 <ultoa>:
#include <stdlib.h>
#include <math.h>


char * ultoa(unsigned long val, char *buf, int radix)
{
    2468:	push	{r4, r5, r6, r7}
    246a:	subs	r6, r1, #1
	unsigned digit;
	int i=0, j;
    246c:	movs	r5, #0
#include <stdlib.h>
#include <math.h>


char * ultoa(unsigned long val, char *buf, int radix)
{
    246e:	mov	r7, r6
    2470:	b.n	2474 <ultoa+0xc>
	while (1) {
		digit = val % radix;
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
		val /= radix;
		if (val == 0) break;
		i++;
    2472:	adds	r5, #1
	unsigned digit;
	int i=0, j;
	char t;

	while (1) {
		digit = val % radix;
    2474:	udiv	r3, r0, r2
    2478:	mls	r0, r2, r3, r0
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    247c:	add.w	r4, r0, #55	; 0x37
    2480:	cmp	r0, #9
    2482:	add.w	r0, r0, #48	; 0x30
    2486:	uxtb	r4, r4
    2488:	it	ls
    248a:	uxtbls	r4, r0
		val /= radix;
		if (val == 0) break;
    248c:	mov	r0, r3
	int i=0, j;
	char t;

	while (1) {
		digit = val % radix;
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    248e:	strb.w	r4, [r7, #1]!
		val /= radix;
		if (val == 0) break;
    2492:	cmp	r3, #0
    2494:	bne.n	2472 <ultoa+0xa>
		i++;
	}
	buf[i + 1] = 0;
    2496:	adds	r2, r1, r5
    2498:	strb	r3, [r2, #1]
	for (j=0; j < i; j++, i--) {
    249a:	cbz	r5, 24b0 <ultoa+0x48>
    249c:	adds	r3, #1
		t = buf[j];
    249e:	ldrb.w	r4, [r6, #1]!
		buf[j] = buf[i];
    24a2:	ldrb	r7, [r2, #0]
		val /= radix;
		if (val == 0) break;
		i++;
	}
	buf[i + 1] = 0;
	for (j=0; j < i; j++, i--) {
    24a4:	subs	r0, r5, r3
		t = buf[j];
		buf[j] = buf[i];
    24a6:	strb	r7, [r6, #0]
		val /= radix;
		if (val == 0) break;
		i++;
	}
	buf[i + 1] = 0;
	for (j=0; j < i; j++, i--) {
    24a8:	cmp	r3, r0
		t = buf[j];
		buf[j] = buf[i];
		buf[i] = t;
    24aa:	strb.w	r4, [r2], #-1
		val /= radix;
		if (val == 0) break;
		i++;
	}
	buf[i + 1] = 0;
	for (j=0; j < i; j++, i--) {
    24ae:	blt.n	249c <ultoa+0x34>
		t = buf[j];
		buf[j] = buf[i];
		buf[i] = t;
	}
	return buf;
}
    24b0:	mov	r0, r1
    24b2:	pop	{r4, r5, r6, r7}
    24b4:	bx	lr
    24b6:	nop

000024b8 <__aeabi_atexit>:
    24b8:	mov	r3, r1
    24ba:	mov	r1, r0
    24bc:	mov	r0, r3
    24be:	b.w	24c4 <__cxa_atexit>
    24c2:	nop

000024c4 <__cxa_atexit>:
    24c4:	mov	r3, r2
    24c6:	mov	r2, r1
    24c8:	mov	r1, r0
    24ca:	movs	r0, #2
    24cc:	b.w	3208 <__register_exitproc>

000024d0 <__errno>:
    24d0:	ldr	r3, [pc, #4]	; (24d8 <__errno+0x8>)
    24d2:	ldr	r0, [r3, #0]
    24d4:	bx	lr
    24d6:	nop
    24d8:	.word	0x20000a78

000024dc <__libc_init_array>:
    24dc:	push	{r4, r5, r6, lr}
    24de:	ldr	r6, [pc, #60]	; (251c <__libc_init_array+0x40>)
    24e0:	ldr	r5, [pc, #60]	; (2520 <__libc_init_array+0x44>)
    24e2:	subs	r6, r6, r5
    24e4:	asrs	r6, r6, #2
    24e6:	it	ne
    24e8:	movne	r4, #0
    24ea:	beq.n	24f8 <__libc_init_array+0x1c>
    24ec:	adds	r4, #1
    24ee:	ldr.w	r3, [r5], #4
    24f2:	blx	r3
    24f4:	cmp	r6, r4
    24f6:	bne.n	24ec <__libc_init_array+0x10>
    24f8:	ldr	r6, [pc, #40]	; (2524 <__libc_init_array+0x48>)
    24fa:	ldr	r5, [pc, #44]	; (2528 <__libc_init_array+0x4c>)
    24fc:	subs	r6, r6, r5
    24fe:	bl	6400 <___init_veneer>
    2502:	asrs	r6, r6, #2
    2504:	it	ne
    2506:	movne	r4, #0
    2508:	beq.n	2518 <__libc_init_array+0x3c>
    250a:	adds	r4, #1
    250c:	ldr.w	r3, [r5], #4
    2510:	blx	r3
    2512:	cmp	r6, r4
    2514:	bne.n	250a <__libc_init_array+0x2e>
    2516:	pop	{r4, r5, r6, pc}
    2518:	pop	{r4, r5, r6, pc}
    251a:	nop
    251c:	.word	0x600016f8
    2520:	.word	0x600016f8
    2524:	.word	0x60001700
    2528:	.word	0x600016f8

0000252c <malloc>:
    252c:	ldr	r3, [pc, #8]	; (2538 <malloc+0xc>)
    252e:	mov	r1, r0
    2530:	ldr	r0, [r3, #0]
    2532:	b.w	254c <_malloc_r>
    2536:	nop
    2538:	.word	0x20000a78

0000253c <free>:
    253c:	ldr	r3, [pc, #8]	; (2548 <free+0xc>)
    253e:	mov	r1, r0
    2540:	ldr	r0, [r3, #0]
    2542:	b.w	3348 <_free_r>
    2546:	nop
    2548:	.word	0x20000a78

0000254c <_malloc_r>:
    254c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2550:	add.w	r5, r1, #11
    2554:	cmp	r5, #22
    2556:	sub	sp, #12
    2558:	mov	r6, r0
    255a:	bls.w	269c <_malloc_r+0x150>
    255e:	bics.w	r5, r5, #7
    2562:	bmi.w	26e4 <_malloc_r+0x198>
    2566:	cmp	r1, r5
    2568:	bhi.w	26e4 <_malloc_r+0x198>
    256c:	bl	2c4c <__malloc_lock>
    2570:	cmp.w	r5, #504	; 0x1f8
    2574:	bcc.w	2ab0 <_malloc_r+0x564>
    2578:	lsrs	r3, r5, #9
    257a:	beq.w	26f2 <_malloc_r+0x1a6>
    257e:	cmp	r3, #4
    2580:	bhi.w	288a <_malloc_r+0x33e>
    2584:	lsrs	r0, r5, #6
    2586:	add.w	lr, r0, #57	; 0x39
    258a:	mov.w	r3, lr, lsl #1
    258e:	adds	r0, #56	; 0x38
    2590:	ldr	r7, [pc, #784]	; (28a4 <_malloc_r+0x358>)
    2592:	add.w	r3, r7, r3, lsl #2
    2596:	sub.w	r1, r3, #8
    259a:	ldr	r4, [r3, #4]
    259c:	cmp	r1, r4
    259e:	bne.n	25b0 <_malloc_r+0x64>
    25a0:	b.n	26fc <_malloc_r+0x1b0>
    25a2:	cmp	r2, #0
    25a4:	bge.w	2700 <_malloc_r+0x1b4>
    25a8:	ldr	r4, [r4, #12]
    25aa:	cmp	r1, r4
    25ac:	beq.w	26fc <_malloc_r+0x1b0>
    25b0:	ldr	r3, [r4, #4]
    25b2:	bic.w	r3, r3, #3
    25b6:	subs	r2, r3, r5
    25b8:	cmp	r2, #15
    25ba:	ble.n	25a2 <_malloc_r+0x56>
    25bc:	ldr	r1, [pc, #740]	; (28a4 <_malloc_r+0x358>)
    25be:	ldr	r4, [r7, #16]
    25c0:	add.w	lr, r1, #8
    25c4:	cmp	r4, lr
    25c6:	beq.w	2930 <_malloc_r+0x3e4>
    25ca:	ldr	r3, [r4, #4]
    25cc:	bic.w	r3, r3, #3
    25d0:	subs	r2, r3, r5
    25d2:	cmp	r2, #15
    25d4:	bgt.w	290a <_malloc_r+0x3be>
    25d8:	cmp	r2, #0
    25da:	str.w	lr, [r1, #20]
    25de:	str.w	lr, [r1, #16]
    25e2:	bge.w	2722 <_malloc_r+0x1d6>
    25e6:	cmp.w	r3, #512	; 0x200
    25ea:	bcs.w	28bc <_malloc_r+0x370>
    25ee:	lsrs	r3, r3, #3
    25f0:	add.w	ip, r3, #1
    25f4:	movs	r2, #1
    25f6:	asrs	r3, r3, #2
    25f8:	lsl.w	r3, r2, r3
    25fc:	ldr	r2, [r1, #4]
    25fe:	ldr.w	r8, [r1, ip, lsl #3]
    2602:	str.w	r8, [r4, #8]
    2606:	add.w	r9, r1, ip, lsl #3
    260a:	orrs	r2, r3
    260c:	sub.w	r3, r9, #8
    2610:	str	r3, [r4, #12]
    2612:	str	r2, [r1, #4]
    2614:	str.w	r4, [r1, ip, lsl #3]
    2618:	str.w	r4, [r8, #12]
    261c:	asrs	r3, r0, #2
    261e:	movs	r4, #1
    2620:	lsls	r4, r3
    2622:	cmp	r4, r2
    2624:	bhi.w	273c <_malloc_r+0x1f0>
    2628:	tst	r4, r2
    262a:	bne.n	263a <_malloc_r+0xee>
    262c:	bic.w	r0, r0, #3
    2630:	lsls	r4, r4, #1
    2632:	tst	r4, r2
    2634:	add.w	r0, r0, #4
    2638:	beq.n	2630 <_malloc_r+0xe4>
    263a:	add.w	r9, r7, r0, lsl #3
    263e:	mov	ip, r9
    2640:	mov	r8, r0
    2642:	ldr.w	r1, [ip, #12]
    2646:	cmp	ip, r1
    2648:	bne.n	265a <_malloc_r+0x10e>
    264a:	b.n	2934 <_malloc_r+0x3e8>
    264c:	cmp	r2, #0
    264e:	bge.w	2954 <_malloc_r+0x408>
    2652:	ldr	r1, [r1, #12]
    2654:	cmp	ip, r1
    2656:	beq.w	2934 <_malloc_r+0x3e8>
    265a:	ldr	r3, [r1, #4]
    265c:	bic.w	r3, r3, #3
    2660:	subs	r2, r3, r5
    2662:	cmp	r2, #15
    2664:	ble.n	264c <_malloc_r+0x100>
    2666:	mov	r4, r1
    2668:	ldr.w	ip, [r1, #12]
    266c:	ldr.w	r8, [r4, #8]!
    2670:	adds	r3, r1, r5
    2672:	orr.w	r5, r5, #1
    2676:	str	r5, [r1, #4]
    2678:	orr.w	r1, r2, #1
    267c:	str.w	ip, [r8, #12]
    2680:	mov	r0, r6
    2682:	str.w	r8, [ip, #8]
    2686:	str	r3, [r7, #20]
    2688:	str	r3, [r7, #16]
    268a:	str.w	lr, [r3, #12]
    268e:	str.w	lr, [r3, #8]
    2692:	str	r1, [r3, #4]
    2694:	str	r2, [r3, r2]
    2696:	bl	2c50 <__malloc_unlock>
    269a:	b.n	26dc <_malloc_r+0x190>
    269c:	cmp	r1, #16
    269e:	bhi.n	26e4 <_malloc_r+0x198>
    26a0:	bl	2c4c <__malloc_lock>
    26a4:	movs	r5, #16
    26a6:	movs	r3, #6
    26a8:	movs	r0, #2
    26aa:	ldr	r7, [pc, #504]	; (28a4 <_malloc_r+0x358>)
    26ac:	add.w	r3, r7, r3, lsl #2
    26b0:	sub.w	r2, r3, #8
    26b4:	ldr	r4, [r3, #4]
    26b6:	cmp	r4, r2
    26b8:	beq.w	2946 <_malloc_r+0x3fa>
    26bc:	ldr	r3, [r4, #4]
    26be:	ldr	r1, [r4, #12]
    26c0:	ldr	r5, [r4, #8]
    26c2:	bic.w	r3, r3, #3
    26c6:	add	r3, r4
    26c8:	mov	r0, r6
    26ca:	ldr	r2, [r3, #4]
    26cc:	str	r1, [r5, #12]
    26ce:	orr.w	r2, r2, #1
    26d2:	str	r5, [r1, #8]
    26d4:	str	r2, [r3, #4]
    26d6:	bl	2c50 <__malloc_unlock>
    26da:	adds	r4, #8
    26dc:	mov	r0, r4
    26de:	add	sp, #12
    26e0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    26e4:	movs	r4, #0
    26e6:	movs	r3, #12
    26e8:	mov	r0, r4
    26ea:	str	r3, [r6, #0]
    26ec:	add	sp, #12
    26ee:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    26f2:	movs	r3, #128	; 0x80
    26f4:	mov.w	lr, #64	; 0x40
    26f8:	movs	r0, #63	; 0x3f
    26fa:	b.n	2590 <_malloc_r+0x44>
    26fc:	mov	r0, lr
    26fe:	b.n	25bc <_malloc_r+0x70>
    2700:	add	r3, r4
    2702:	ldr	r1, [r4, #12]
    2704:	ldr	r2, [r3, #4]
    2706:	ldr	r5, [r4, #8]
    2708:	orr.w	r2, r2, #1
    270c:	str	r1, [r5, #12]
    270e:	mov	r0, r6
    2710:	str	r5, [r1, #8]
    2712:	str	r2, [r3, #4]
    2714:	bl	2c50 <__malloc_unlock>
    2718:	adds	r4, #8
    271a:	mov	r0, r4
    271c:	add	sp, #12
    271e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2722:	add	r3, r4
    2724:	mov	r0, r6
    2726:	ldr	r2, [r3, #4]
    2728:	orr.w	r2, r2, #1
    272c:	str	r2, [r3, #4]
    272e:	bl	2c50 <__malloc_unlock>
    2732:	adds	r4, #8
    2734:	mov	r0, r4
    2736:	add	sp, #12
    2738:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    273c:	ldr	r4, [r7, #8]
    273e:	ldr	r3, [r4, #4]
    2740:	bic.w	r8, r3, #3
    2744:	cmp	r8, r5
    2746:	bcc.n	2752 <_malloc_r+0x206>
    2748:	rsb	r3, r5, r8
    274c:	cmp	r3, #15
    274e:	bgt.w	286a <_malloc_r+0x31e>
    2752:	ldr	r3, [pc, #340]	; (28a8 <_malloc_r+0x35c>)
    2754:	ldr.w	r9, [pc, #352]	; 28b8 <_malloc_r+0x36c>
    2758:	ldr	r2, [r3, #0]
    275a:	ldr.w	r3, [r9]
    275e:	adds	r3, #1
    2760:	add	r2, r5
    2762:	add.w	sl, r4, r8
    2766:	beq.w	2a2a <_malloc_r+0x4de>
    276a:	add.w	r2, r2, #4096	; 0x1000
    276e:	adds	r2, #15
    2770:	bic.w	r2, r2, #4080	; 0xff0
    2774:	bic.w	r2, r2, #15
    2778:	mov	r1, r2
    277a:	mov	r0, r6
    277c:	str	r2, [sp, #4]
    277e:	bl	3034 <_sbrk_r>
    2782:	cmp.w	r0, #4294967295
    2786:	mov	fp, r0
    2788:	ldr	r2, [sp, #4]
    278a:	beq.w	2a3e <_malloc_r+0x4f2>
    278e:	cmp	sl, r0
    2790:	bhi.w	298c <_malloc_r+0x440>
    2794:	ldr	r3, [pc, #276]	; (28ac <_malloc_r+0x360>)
    2796:	ldr	r1, [r3, #0]
    2798:	cmp	sl, fp
    279a:	add	r1, r2
    279c:	str	r1, [r3, #0]
    279e:	beq.w	2a48 <_malloc_r+0x4fc>
    27a2:	ldr.w	r0, [r9]
    27a6:	ldr.w	lr, [pc, #272]	; 28b8 <_malloc_r+0x36c>
    27aa:	adds	r0, #1
    27ac:	ittet	ne
    27ae:	rsbne	sl, sl, fp
    27b2:	addne	r1, sl
    27b4:	streq.w	fp, [lr]
    27b8:	strne	r1, [r3, #0]
    27ba:	ands.w	r1, fp, #7
    27be:	beq.w	29f0 <_malloc_r+0x4a4>
    27c2:	rsb	r0, r1, #8
    27c6:	rsb	r1, r1, #4096	; 0x1000
    27ca:	add	fp, r0
    27cc:	adds	r1, #8
    27ce:	add	r2, fp
    27d0:	ubfx	r2, r2, #0, #12
    27d4:	rsb	r9, r2, r1
    27d8:	mov	r1, r9
    27da:	mov	r0, r6
    27dc:	str	r3, [sp, #4]
    27de:	bl	3034 <_sbrk_r>
    27e2:	adds	r3, r0, #1
    27e4:	ldr	r3, [sp, #4]
    27e6:	beq.w	2a68 <_malloc_r+0x51c>
    27ea:	rsb	r2, fp, r0
    27ee:	add	r2, r9
    27f0:	orr.w	r2, r2, #1
    27f4:	ldr	r1, [r3, #0]
    27f6:	str.w	fp, [r7, #8]
    27fa:	add	r1, r9
    27fc:	cmp	r4, r7
    27fe:	str.w	r2, [fp, #4]
    2802:	str	r1, [r3, #0]
    2804:	ldr.w	r9, [pc, #164]	; 28ac <_malloc_r+0x360>
    2808:	beq.n	2838 <_malloc_r+0x2ec>
    280a:	cmp.w	r8, #15
    280e:	bls.w	2a0c <_malloc_r+0x4c0>
    2812:	ldr	r2, [r4, #4]
    2814:	sub.w	r3, r8, #12
    2818:	bic.w	r3, r3, #7
    281c:	adds	r0, r4, r3
    281e:	and.w	r2, r2, #1
    2822:	mov.w	lr, #5
    2826:	orrs	r2, r3
    2828:	cmp	r3, #15
    282a:	str	r2, [r4, #4]
    282c:	str.w	lr, [r0, #4]
    2830:	str.w	lr, [r0, #8]
    2834:	bhi.w	2a70 <_malloc_r+0x524>
    2838:	ldr	r3, [pc, #116]	; (28b0 <_malloc_r+0x364>)
    283a:	ldr	r4, [r7, #8]
    283c:	ldr	r2, [r3, #0]
    283e:	cmp	r1, r2
    2840:	it	hi
    2842:	strhi	r1, [r3, #0]
    2844:	ldr	r3, [pc, #108]	; (28b4 <_malloc_r+0x368>)
    2846:	ldr	r2, [r3, #0]
    2848:	cmp	r1, r2
    284a:	ldr	r2, [r4, #4]
    284c:	it	hi
    284e:	strhi	r1, [r3, #0]
    2850:	bic.w	r2, r2, #3
    2854:	cmp	r5, r2
    2856:	sub.w	r3, r2, r5
    285a:	bhi.n	2860 <_malloc_r+0x314>
    285c:	cmp	r3, #15
    285e:	bgt.n	286a <_malloc_r+0x31e>
    2860:	mov	r0, r6
    2862:	bl	2c50 <__malloc_unlock>
    2866:	movs	r4, #0
    2868:	b.n	26dc <_malloc_r+0x190>
    286a:	adds	r2, r4, r5
    286c:	orr.w	r3, r3, #1
    2870:	orr.w	r5, r5, #1
    2874:	str	r5, [r4, #4]
    2876:	mov	r0, r6
    2878:	str	r2, [r7, #8]
    287a:	str	r3, [r2, #4]
    287c:	bl	2c50 <__malloc_unlock>
    2880:	adds	r4, #8
    2882:	mov	r0, r4
    2884:	add	sp, #12
    2886:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    288a:	cmp	r3, #20
    288c:	bls.n	2972 <_malloc_r+0x426>
    288e:	cmp	r3, #84	; 0x54
    2890:	bhi.w	29dc <_malloc_r+0x490>
    2894:	lsrs	r0, r5, #12
    2896:	add.w	lr, r0, #111	; 0x6f
    289a:	mov.w	r3, lr, lsl #1
    289e:	adds	r0, #110	; 0x6e
    28a0:	b.n	2590 <_malloc_r+0x44>
    28a2:	nop
    28a4:	.word	0x20000be8
    28a8:	.word	0x200012d4
    28ac:	.word	0x200012d8
    28b0:	.word	0x200012d0
    28b4:	.word	0x200012cc
    28b8:	.word	0x20000ff4
    28bc:	lsrs	r2, r3, #9
    28be:	cmp	r2, #4
    28c0:	bls.n	2980 <_malloc_r+0x434>
    28c2:	cmp	r2, #20
    28c4:	bhi.w	2a2e <_malloc_r+0x4e2>
    28c8:	add.w	r1, r2, #92	; 0x5c
    28cc:	lsls	r1, r1, #1
    28ce:	adds	r2, #91	; 0x5b
    28d0:	add.w	ip, r7, r1, lsl #2
    28d4:	ldr.w	r1, [r7, r1, lsl #2]
    28d8:	ldr.w	r8, [pc, #476]	; 2ab8 <_malloc_r+0x56c>
    28dc:	sub.w	ip, ip, #8
    28e0:	cmp	ip, r1
    28e2:	beq.w	29f6 <_malloc_r+0x4aa>
    28e6:	ldr	r2, [r1, #4]
    28e8:	bic.w	r2, r2, #3
    28ec:	cmp	r3, r2
    28ee:	bcs.n	28f6 <_malloc_r+0x3aa>
    28f0:	ldr	r1, [r1, #8]
    28f2:	cmp	ip, r1
    28f4:	bne.n	28e6 <_malloc_r+0x39a>
    28f6:	ldr.w	ip, [r1, #12]
    28fa:	ldr	r2, [r7, #4]
    28fc:	str.w	ip, [r4, #12]
    2900:	str	r1, [r4, #8]
    2902:	str.w	r4, [ip, #8]
    2906:	str	r4, [r1, #12]
    2908:	b.n	261c <_malloc_r+0xd0>
    290a:	adds	r3, r4, r5
    290c:	orr.w	r7, r2, #1
    2910:	orr.w	r5, r5, #1
    2914:	str	r5, [r4, #4]
    2916:	mov	r0, r6
    2918:	str	r3, [r1, #20]
    291a:	str	r3, [r1, #16]
    291c:	str.w	lr, [r3, #12]
    2920:	str.w	lr, [r3, #8]
    2924:	str	r7, [r3, #4]
    2926:	str	r2, [r3, r2]
    2928:	adds	r4, #8
    292a:	bl	2c50 <__malloc_unlock>
    292e:	b.n	26dc <_malloc_r+0x190>
    2930:	ldr	r2, [r1, #4]
    2932:	b.n	261c <_malloc_r+0xd0>
    2934:	add.w	r8, r8, #1
    2938:	tst.w	r8, #3
    293c:	add.w	ip, ip, #8
    2940:	bne.w	2642 <_malloc_r+0xf6>
    2944:	b.n	29a8 <_malloc_r+0x45c>
    2946:	ldr	r4, [r3, #12]
    2948:	cmp	r3, r4
    294a:	it	eq
    294c:	addeq	r0, #2
    294e:	beq.w	25bc <_malloc_r+0x70>
    2952:	b.n	26bc <_malloc_r+0x170>
    2954:	add	r3, r1
    2956:	mov	r4, r1
    2958:	ldr	r2, [r3, #4]
    295a:	ldr	r1, [r1, #12]
    295c:	ldr.w	r5, [r4, #8]!
    2960:	orr.w	r2, r2, #1
    2964:	str	r2, [r3, #4]
    2966:	mov	r0, r6
    2968:	str	r1, [r5, #12]
    296a:	str	r5, [r1, #8]
    296c:	bl	2c50 <__malloc_unlock>
    2970:	b.n	26dc <_malloc_r+0x190>
    2972:	add.w	lr, r3, #92	; 0x5c
    2976:	add.w	r0, r3, #91	; 0x5b
    297a:	mov.w	r3, lr, lsl #1
    297e:	b.n	2590 <_malloc_r+0x44>
    2980:	lsrs	r2, r3, #6
    2982:	add.w	r1, r2, #57	; 0x39
    2986:	lsls	r1, r1, #1
    2988:	adds	r2, #56	; 0x38
    298a:	b.n	28d0 <_malloc_r+0x384>
    298c:	cmp	r4, r7
    298e:	ldr	r3, [pc, #296]	; (2ab8 <_malloc_r+0x56c>)
    2990:	beq.w	2794 <_malloc_r+0x248>
    2994:	ldr	r4, [r3, #8]
    2996:	ldr	r2, [r4, #4]
    2998:	bic.w	r2, r2, #3
    299c:	b.n	2854 <_malloc_r+0x308>
    299e:	ldr.w	r3, [r9], #-8
    29a2:	cmp	r9, r3
    29a4:	bne.w	2aac <_malloc_r+0x560>
    29a8:	tst.w	r0, #3
    29ac:	add.w	r0, r0, #4294967295
    29b0:	bne.n	299e <_malloc_r+0x452>
    29b2:	ldr	r3, [r7, #4]
    29b4:	bic.w	r3, r3, r4
    29b8:	str	r3, [r7, #4]
    29ba:	lsls	r4, r4, #1
    29bc:	cmp	r4, r3
    29be:	bhi.w	273c <_malloc_r+0x1f0>
    29c2:	cmp	r4, #0
    29c4:	beq.w	273c <_malloc_r+0x1f0>
    29c8:	tst	r4, r3
    29ca:	mov	r0, r8
    29cc:	bne.w	263a <_malloc_r+0xee>
    29d0:	lsls	r4, r4, #1
    29d2:	tst	r4, r3
    29d4:	add.w	r0, r0, #4
    29d8:	beq.n	29d0 <_malloc_r+0x484>
    29da:	b.n	263a <_malloc_r+0xee>
    29dc:	cmp.w	r3, #340	; 0x154
    29e0:	bhi.n	2a14 <_malloc_r+0x4c8>
    29e2:	lsrs	r0, r5, #15
    29e4:	add.w	lr, r0, #120	; 0x78
    29e8:	mov.w	r3, lr, lsl #1
    29ec:	adds	r0, #119	; 0x77
    29ee:	b.n	2590 <_malloc_r+0x44>
    29f0:	mov.w	r1, #4096	; 0x1000
    29f4:	b.n	27ce <_malloc_r+0x282>
    29f6:	movs	r1, #1
    29f8:	ldr.w	r3, [r8, #4]
    29fc:	asrs	r2, r2, #2
    29fe:	lsl.w	r2, r1, r2
    2a02:	orrs	r2, r3
    2a04:	str.w	r2, [r8, #4]
    2a08:	mov	r1, ip
    2a0a:	b.n	28fc <_malloc_r+0x3b0>
    2a0c:	movs	r3, #1
    2a0e:	str.w	r3, [fp, #4]
    2a12:	b.n	2860 <_malloc_r+0x314>
    2a14:	movw	r2, #1364	; 0x554
    2a18:	cmp	r3, r2
    2a1a:	bhi.n	2a5e <_malloc_r+0x512>
    2a1c:	lsrs	r0, r5, #18
    2a1e:	add.w	lr, r0, #125	; 0x7d
    2a22:	mov.w	r3, lr, lsl #1
    2a26:	adds	r0, #124	; 0x7c
    2a28:	b.n	2590 <_malloc_r+0x44>
    2a2a:	adds	r2, #16
    2a2c:	b.n	2778 <_malloc_r+0x22c>
    2a2e:	cmp	r2, #84	; 0x54
    2a30:	bhi.n	2a80 <_malloc_r+0x534>
    2a32:	lsrs	r2, r3, #12
    2a34:	add.w	r1, r2, #111	; 0x6f
    2a38:	lsls	r1, r1, #1
    2a3a:	adds	r2, #110	; 0x6e
    2a3c:	b.n	28d0 <_malloc_r+0x384>
    2a3e:	ldr	r4, [r7, #8]
    2a40:	ldr	r2, [r4, #4]
    2a42:	bic.w	r2, r2, #3
    2a46:	b.n	2854 <_malloc_r+0x308>
    2a48:	ubfx	r0, sl, #0, #12
    2a4c:	cmp	r0, #0
    2a4e:	bne.w	27a2 <_malloc_r+0x256>
    2a52:	add	r2, r8
    2a54:	ldr	r3, [r7, #8]
    2a56:	orr.w	r2, r2, #1
    2a5a:	str	r2, [r3, #4]
    2a5c:	b.n	2838 <_malloc_r+0x2ec>
    2a5e:	movs	r3, #254	; 0xfe
    2a60:	mov.w	lr, #127	; 0x7f
    2a64:	movs	r0, #126	; 0x7e
    2a66:	b.n	2590 <_malloc_r+0x44>
    2a68:	movs	r2, #1
    2a6a:	mov.w	r9, #0
    2a6e:	b.n	27f4 <_malloc_r+0x2a8>
    2a70:	add.w	r1, r4, #8
    2a74:	mov	r0, r6
    2a76:	bl	3348 <_free_r>
    2a7a:	ldr.w	r1, [r9]
    2a7e:	b.n	2838 <_malloc_r+0x2ec>
    2a80:	cmp.w	r2, #340	; 0x154
    2a84:	bhi.n	2a92 <_malloc_r+0x546>
    2a86:	lsrs	r2, r3, #15
    2a88:	add.w	r1, r2, #120	; 0x78
    2a8c:	lsls	r1, r1, #1
    2a8e:	adds	r2, #119	; 0x77
    2a90:	b.n	28d0 <_malloc_r+0x384>
    2a92:	movw	r1, #1364	; 0x554
    2a96:	cmp	r2, r1
    2a98:	bhi.n	2aa6 <_malloc_r+0x55a>
    2a9a:	lsrs	r2, r3, #18
    2a9c:	add.w	r1, r2, #125	; 0x7d
    2aa0:	lsls	r1, r1, #1
    2aa2:	adds	r2, #124	; 0x7c
    2aa4:	b.n	28d0 <_malloc_r+0x384>
    2aa6:	movs	r1, #254	; 0xfe
    2aa8:	movs	r2, #126	; 0x7e
    2aaa:	b.n	28d0 <_malloc_r+0x384>
    2aac:	ldr	r3, [r7, #4]
    2aae:	b.n	29ba <_malloc_r+0x46e>
    2ab0:	lsrs	r0, r5, #3
    2ab2:	adds	r3, r0, #1
    2ab4:	lsls	r3, r3, #1
    2ab6:	b.n	26aa <_malloc_r+0x15e>
    2ab8:	.word	0x20000be8

00002abc <__ascii_mbtowc>:
    2abc:	sub	sp, #8
    2abe:	cbz	r1, 2ad4 <__ascii_mbtowc+0x18>
    2ac0:	cbz	r2, 2ada <__ascii_mbtowc+0x1e>
    2ac2:	cbz	r3, 2ae0 <__ascii_mbtowc+0x24>
    2ac4:	ldrb	r3, [r2, #0]
    2ac6:	str	r3, [r1, #0]
    2ac8:	ldrb	r2, [r2, #0]
    2aca:	adds	r0, r2, #0
    2acc:	it	ne
    2ace:	movne	r0, #1
    2ad0:	add	sp, #8
    2ad2:	bx	lr
    2ad4:	add	r1, sp, #4
    2ad6:	cmp	r2, #0
    2ad8:	bne.n	2ac2 <__ascii_mbtowc+0x6>
    2ada:	mov	r0, r2
    2adc:	add	sp, #8
    2ade:	bx	lr
    2ae0:	mvn.w	r0, #1
    2ae4:	b.n	2ad0 <__ascii_mbtowc+0x14>
    2ae6:	nop

00002ae8 <memmove>:
    2ae8:	cmp	r0, r1
    2aea:	push	{r4, r5, r6, r7, lr}
    2aec:	bls.n	2b0a <memmove+0x22>
    2aee:	adds	r3, r1, r2
    2af0:	cmp	r0, r3
    2af2:	bcs.n	2b0a <memmove+0x22>
    2af4:	adds	r1, r0, r2
    2af6:	cmp	r2, #0
    2af8:	beq.n	2b9e <memmove+0xb6>
    2afa:	subs	r2, r3, r2
    2afc:	ldrb.w	r4, [r3, #-1]!
    2b00:	strb.w	r4, [r1, #-1]!
    2b04:	cmp	r3, r2
    2b06:	bne.n	2afc <memmove+0x14>
    2b08:	pop	{r4, r5, r6, r7, pc}
    2b0a:	cmp	r2, #15
    2b0c:	bls.n	2ba0 <memmove+0xb8>
    2b0e:	orr.w	r3, r1, r0
    2b12:	lsls	r3, r3, #30
    2b14:	bne.n	2ba4 <memmove+0xbc>
    2b16:	add.w	r4, r0, #16
    2b1a:	add.w	r3, r1, #16
    2b1e:	mov	r5, r2
    2b20:	ldr.w	r6, [r3, #-16]
    2b24:	str.w	r6, [r4, #-16]
    2b28:	ldr.w	r6, [r3, #-12]
    2b2c:	str.w	r6, [r4, #-12]
    2b30:	ldr.w	r6, [r3, #-8]
    2b34:	str.w	r6, [r4, #-8]
    2b38:	subs	r5, #16
    2b3a:	ldr.w	r6, [r3, #-4]
    2b3e:	str.w	r6, [r4, #-4]
    2b42:	cmp	r5, #15
    2b44:	add.w	r3, r3, #16
    2b48:	add.w	r4, r4, #16
    2b4c:	bhi.n	2b20 <memmove+0x38>
    2b4e:	sub.w	r3, r2, #16
    2b52:	bic.w	r3, r3, #15
    2b56:	and.w	lr, r2, #15
    2b5a:	adds	r3, #16
    2b5c:	cmp.w	lr, #3
    2b60:	add	r1, r3
    2b62:	add	r3, r0
    2b64:	bls.n	2baa <memmove+0xc2>
    2b66:	subs	r6, r3, #4
    2b68:	mov	r5, r1
    2b6a:	mov	r4, lr
    2b6c:	subs	r4, #4
    2b6e:	ldr.w	r7, [r5], #4
    2b72:	str.w	r7, [r6, #4]!
    2b76:	cmp	r4, #3
    2b78:	bhi.n	2b6c <memmove+0x84>
    2b7a:	sub.w	r4, lr, #4
    2b7e:	bic.w	r4, r4, #3
    2b82:	adds	r4, #4
    2b84:	add	r3, r4
    2b86:	add	r1, r4
    2b88:	and.w	r2, r2, #3
    2b8c:	cbz	r2, 2ba8 <memmove+0xc0>
    2b8e:	subs	r3, #1
    2b90:	add	r2, r1
    2b92:	ldrb.w	r4, [r1], #1
    2b96:	strb.w	r4, [r3, #1]!
    2b9a:	cmp	r2, r1
    2b9c:	bne.n	2b92 <memmove+0xaa>
    2b9e:	pop	{r4, r5, r6, r7, pc}
    2ba0:	mov	r3, r0
    2ba2:	b.n	2b8c <memmove+0xa4>
    2ba4:	mov	r3, r0
    2ba6:	b.n	2b8e <memmove+0xa6>
    2ba8:	pop	{r4, r5, r6, r7, pc}
    2baa:	mov	r2, lr
    2bac:	b.n	2b8c <memmove+0xa4>
    2bae:	nop

00002bb0 <memset>:
    2bb0:	push	{r4, r5, r6}
    2bb2:	lsls	r4, r0, #30
    2bb4:	beq.n	2c44 <memset+0x94>
    2bb6:	subs	r4, r2, #1
    2bb8:	cmp	r2, #0
    2bba:	beq.n	2c40 <memset+0x90>
    2bbc:	uxtb	r5, r1
    2bbe:	mov	r3, r0
    2bc0:	b.n	2bc8 <memset+0x18>
    2bc2:	subs	r2, r4, #1
    2bc4:	cbz	r4, 2c40 <memset+0x90>
    2bc6:	mov	r4, r2
    2bc8:	strb.w	r5, [r3], #1
    2bcc:	lsls	r2, r3, #30
    2bce:	bne.n	2bc2 <memset+0x12>
    2bd0:	cmp	r4, #3
    2bd2:	bls.n	2c32 <memset+0x82>
    2bd4:	uxtb	r5, r1
    2bd6:	orr.w	r5, r5, r5, lsl #8
    2bda:	cmp	r4, #15
    2bdc:	orr.w	r5, r5, r5, lsl #16
    2be0:	bls.n	2c16 <memset+0x66>
    2be2:	add.w	r2, r3, #16
    2be6:	mov	r6, r4
    2be8:	subs	r6, #16
    2bea:	cmp	r6, #15
    2bec:	str.w	r5, [r2, #-16]
    2bf0:	str.w	r5, [r2, #-12]
    2bf4:	str.w	r5, [r2, #-8]
    2bf8:	str.w	r5, [r2, #-4]
    2bfc:	add.w	r2, r2, #16
    2c00:	bhi.n	2be8 <memset+0x38>
    2c02:	sub.w	r2, r4, #16
    2c06:	bic.w	r2, r2, #15
    2c0a:	and.w	r4, r4, #15
    2c0e:	adds	r2, #16
    2c10:	cmp	r4, #3
    2c12:	add	r3, r2
    2c14:	bls.n	2c32 <memset+0x82>
    2c16:	mov	r6, r3
    2c18:	mov	r2, r4
    2c1a:	subs	r2, #4
    2c1c:	cmp	r2, #3
    2c1e:	str.w	r5, [r6], #4
    2c22:	bhi.n	2c1a <memset+0x6a>
    2c24:	subs	r2, r4, #4
    2c26:	bic.w	r2, r2, #3
    2c2a:	adds	r2, #4
    2c2c:	add	r3, r2
    2c2e:	and.w	r4, r4, #3
    2c32:	cbz	r4, 2c40 <memset+0x90>
    2c34:	uxtb	r1, r1
    2c36:	add	r4, r3
    2c38:	strb.w	r1, [r3], #1
    2c3c:	cmp	r3, r4
    2c3e:	bne.n	2c38 <memset+0x88>
    2c40:	pop	{r4, r5, r6}
    2c42:	bx	lr
    2c44:	mov	r4, r2
    2c46:	mov	r3, r0
    2c48:	b.n	2bd0 <memset+0x20>
    2c4a:	nop

00002c4c <__malloc_lock>:
    2c4c:	bx	lr
    2c4e:	nop

00002c50 <__malloc_unlock>:
    2c50:	bx	lr
    2c52:	nop

00002c54 <_realloc_r>:
    2c54:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2c58:	mov	r7, r2
    2c5a:	sub	sp, #12
    2c5c:	cmp	r1, #0
    2c5e:	beq.w	2de4 <_realloc_r+0x190>
    2c62:	mov	r6, r1
    2c64:	mov	r9, r0
    2c66:	add.w	r5, r7, #11
    2c6a:	bl	2c4c <__malloc_lock>
    2c6e:	ldr.w	lr, [r6, #-4]
    2c72:	cmp	r5, #22
    2c74:	bic.w	r4, lr, #3
    2c78:	sub.w	r8, r6, #8
    2c7c:	bhi.n	2d00 <_realloc_r+0xac>
    2c7e:	movs	r2, #16
    2c80:	mov	r5, r2
    2c82:	cmp	r7, r5
    2c84:	bhi.n	2d0a <_realloc_r+0xb6>
    2c86:	cmp	r4, r2
    2c88:	bge.n	2d76 <_realloc_r+0x122>
    2c8a:	ldr	r3, [pc, #804]	; (2fb0 <_realloc_r+0x35c>)
    2c8c:	ldr	r1, [r3, #8]
    2c8e:	add.w	r0, r8, r4
    2c92:	cmp	r0, r1
    2c94:	ldr	r1, [r0, #4]
    2c96:	beq.w	2e4c <_realloc_r+0x1f8>
    2c9a:	bic.w	r3, r1, #1
    2c9e:	add	r3, r0
    2ca0:	ldr	r3, [r3, #4]
    2ca2:	lsls	r3, r3, #31
    2ca4:	bpl.n	2da2 <_realloc_r+0x14e>
    2ca6:	tst.w	lr, #1
    2caa:	beq.n	2d18 <_realloc_r+0xc4>
    2cac:	mov	r1, r7
    2cae:	mov	r0, r9
    2cb0:	bl	254c <_malloc_r>
    2cb4:	mov	r7, r0
    2cb6:	cbz	r0, 2cf2 <_realloc_r+0x9e>
    2cb8:	ldr.w	r3, [r6, #-4]
    2cbc:	bic.w	r3, r3, #1
    2cc0:	add	r3, r8
    2cc2:	sub.w	r2, r0, #8
    2cc6:	cmp	r2, r3
    2cc8:	beq.w	2f54 <_realloc_r+0x300>
    2ccc:	subs	r2, r4, #4
    2cce:	cmp	r2, #36	; 0x24
    2cd0:	bhi.w	2f36 <_realloc_r+0x2e2>
    2cd4:	cmp	r2, #19
    2cd6:	bhi.w	2ee2 <_realloc_r+0x28e>
    2cda:	mov	r3, r0
    2cdc:	mov	r2, r6
    2cde:	ldr	r1, [r2, #0]
    2ce0:	str	r1, [r3, #0]
    2ce2:	ldr	r1, [r2, #4]
    2ce4:	str	r1, [r3, #4]
    2ce6:	ldr	r2, [r2, #8]
    2ce8:	str	r2, [r3, #8]
    2cea:	mov	r1, r6
    2cec:	mov	r0, r9
    2cee:	bl	3348 <_free_r>
    2cf2:	mov	r0, r9
    2cf4:	bl	2c50 <__malloc_unlock>
    2cf8:	mov	r0, r7
    2cfa:	add	sp, #12
    2cfc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2d00:	bic.w	r5, r5, #7
    2d04:	cmp	r5, #0
    2d06:	mov	r2, r5
    2d08:	bge.n	2c82 <_realloc_r+0x2e>
    2d0a:	movs	r3, #12
    2d0c:	movs	r0, #0
    2d0e:	str.w	r3, [r9]
    2d12:	add	sp, #12
    2d14:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2d18:	ldr.w	r3, [r6, #-8]
    2d1c:	rsb	sl, r3, r8
    2d20:	ldr.w	r3, [sl, #4]
    2d24:	bic.w	ip, r3, #3
    2d28:	add.w	r3, r4, ip
    2d2c:	cmp	r3, r2
    2d2e:	blt.n	2cac <_realloc_r+0x58>
    2d30:	mov	r7, sl
    2d32:	ldr.w	r1, [sl, #12]
    2d36:	ldr.w	r0, [r7, #8]!
    2d3a:	subs	r2, r4, #4
    2d3c:	cmp	r2, #36	; 0x24
    2d3e:	str	r1, [r0, #12]
    2d40:	str	r0, [r1, #8]
    2d42:	bhi.w	2f74 <_realloc_r+0x320>
    2d46:	cmp	r2, #19
    2d48:	bls.w	2f70 <_realloc_r+0x31c>
    2d4c:	ldr	r1, [r6, #0]
    2d4e:	str.w	r1, [sl, #8]
    2d52:	ldr	r1, [r6, #4]
    2d54:	str.w	r1, [sl, #12]
    2d58:	cmp	r2, #27
    2d5a:	bhi.w	2fb4 <_realloc_r+0x360>
    2d5e:	adds	r6, #8
    2d60:	add.w	r2, sl, #16
    2d64:	ldr	r1, [r6, #0]
    2d66:	str	r1, [r2, #0]
    2d68:	ldr	r1, [r6, #4]
    2d6a:	str	r1, [r2, #4]
    2d6c:	ldr	r1, [r6, #8]
    2d6e:	str	r1, [r2, #8]
    2d70:	mov	r6, r7
    2d72:	mov	r4, r3
    2d74:	mov	r8, sl
    2d76:	subs	r3, r4, r5
    2d78:	cmp	r3, #15
    2d7a:	bhi.n	2db8 <_realloc_r+0x164>
    2d7c:	ldr.w	r3, [r8, #4]
    2d80:	and.w	r3, r3, #1
    2d84:	orrs	r3, r4
    2d86:	add	r4, r8
    2d88:	str.w	r3, [r8, #4]
    2d8c:	ldr	r3, [r4, #4]
    2d8e:	orr.w	r3, r3, #1
    2d92:	str	r3, [r4, #4]
    2d94:	mov	r0, r9
    2d96:	bl	2c50 <__malloc_unlock>
    2d9a:	mov	r0, r6
    2d9c:	add	sp, #12
    2d9e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2da2:	bic.w	r1, r1, #3
    2da6:	add	r1, r4
    2da8:	cmp	r1, r2
    2daa:	blt.n	2df0 <_realloc_r+0x19c>
    2dac:	ldr	r3, [r0, #12]
    2dae:	ldr	r2, [r0, #8]
    2db0:	mov	r4, r1
    2db2:	str	r3, [r2, #12]
    2db4:	str	r2, [r3, #8]
    2db6:	b.n	2d76 <_realloc_r+0x122>
    2db8:	ldr.w	r2, [r8, #4]
    2dbc:	add.w	r1, r8, r5
    2dc0:	and.w	r2, r2, #1
    2dc4:	orrs	r5, r2
    2dc6:	orr.w	r2, r3, #1
    2dca:	add	r3, r1
    2dcc:	str.w	r5, [r8, #4]
    2dd0:	str	r2, [r1, #4]
    2dd2:	ldr	r2, [r3, #4]
    2dd4:	orr.w	r2, r2, #1
    2dd8:	adds	r1, #8
    2dda:	str	r2, [r3, #4]
    2ddc:	mov	r0, r9
    2dde:	bl	3348 <_free_r>
    2de2:	b.n	2d94 <_realloc_r+0x140>
    2de4:	mov	r1, r2
    2de6:	add	sp, #12
    2de8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2dec:	b.w	254c <_malloc_r>
    2df0:	tst.w	lr, #1
    2df4:	bne.w	2cac <_realloc_r+0x58>
    2df8:	ldr.w	r3, [r6, #-8]
    2dfc:	rsb	sl, r3, r8
    2e00:	ldr.w	r3, [sl, #4]
    2e04:	bic.w	ip, r3, #3
    2e08:	add.w	lr, r1, ip
    2e0c:	cmp	lr, r2
    2e0e:	blt.n	2d28 <_realloc_r+0xd4>
    2e10:	ldr	r3, [r0, #12]
    2e12:	ldr	r2, [r0, #8]
    2e14:	mov	r7, sl
    2e16:	str	r3, [r2, #12]
    2e18:	str	r2, [r3, #8]
    2e1a:	ldr.w	r1, [r7, #8]!
    2e1e:	ldr.w	r3, [sl, #12]
    2e22:	str	r3, [r1, #12]
    2e24:	subs	r2, r4, #4
    2e26:	cmp	r2, #36	; 0x24
    2e28:	str	r1, [r3, #8]
    2e2a:	bhi.w	2f60 <_realloc_r+0x30c>
    2e2e:	cmp	r2, #19
    2e30:	bls.n	2ef8 <_realloc_r+0x2a4>
    2e32:	ldr	r3, [r6, #0]
    2e34:	str.w	r3, [sl, #8]
    2e38:	ldr	r3, [r6, #4]
    2e3a:	str.w	r3, [sl, #12]
    2e3e:	cmp	r2, #27
    2e40:	bhi.w	2f84 <_realloc_r+0x330>
    2e44:	adds	r6, #8
    2e46:	add.w	r3, sl, #16
    2e4a:	b.n	2efa <_realloc_r+0x2a6>
    2e4c:	bic.w	fp, r1, #3
    2e50:	add	fp, r4
    2e52:	add.w	r0, r5, #16
    2e56:	cmp	fp, r0
    2e58:	bge.n	2f0e <_realloc_r+0x2ba>
    2e5a:	tst.w	lr, #1
    2e5e:	bne.w	2cac <_realloc_r+0x58>
    2e62:	ldr.w	r1, [r6, #-8]
    2e66:	rsb	sl, r1, r8
    2e6a:	ldr.w	r1, [sl, #4]
    2e6e:	bic.w	ip, r1, #3
    2e72:	add	fp, ip
    2e74:	cmp	r0, fp
    2e76:	bgt.w	2d28 <_realloc_r+0xd4>
    2e7a:	mov	r7, sl
    2e7c:	ldr.w	r1, [sl, #12]
    2e80:	ldr.w	r0, [r7, #8]!
    2e84:	subs	r2, r4, #4
    2e86:	cmp	r2, #36	; 0x24
    2e88:	str	r1, [r0, #12]
    2e8a:	str	r0, [r1, #8]
    2e8c:	bhi.w	2ff8 <_realloc_r+0x3a4>
    2e90:	cmp	r2, #19
    2e92:	bls.w	2fe0 <_realloc_r+0x38c>
    2e96:	ldr	r1, [r6, #0]
    2e98:	str.w	r1, [sl, #8]
    2e9c:	ldr	r1, [r6, #4]
    2e9e:	str.w	r1, [sl, #12]
    2ea2:	cmp	r2, #27
    2ea4:	bhi.w	3006 <_realloc_r+0x3b2>
    2ea8:	adds	r6, #8
    2eaa:	add.w	r2, sl, #16
    2eae:	ldr	r1, [r6, #0]
    2eb0:	str	r1, [r2, #0]
    2eb2:	ldr	r1, [r6, #4]
    2eb4:	str	r1, [r2, #4]
    2eb6:	ldr	r1, [r6, #8]
    2eb8:	str	r1, [r2, #8]
    2eba:	add.w	r1, sl, r5
    2ebe:	rsb	r2, r5, fp
    2ec2:	orr.w	r2, r2, #1
    2ec6:	str	r1, [r3, #8]
    2ec8:	str	r2, [r1, #4]
    2eca:	ldr.w	r3, [sl, #4]
    2ece:	and.w	r3, r3, #1
    2ed2:	orrs	r5, r3
    2ed4:	mov	r0, r9
    2ed6:	str.w	r5, [sl, #4]
    2eda:	bl	2c50 <__malloc_unlock>
    2ede:	mov	r0, r7
    2ee0:	b.n	2d9c <_realloc_r+0x148>
    2ee2:	ldr	r3, [r6, #0]
    2ee4:	str	r3, [r0, #0]
    2ee6:	ldr	r3, [r6, #4]
    2ee8:	str	r3, [r0, #4]
    2eea:	cmp	r2, #27
    2eec:	bhi.n	2f3e <_realloc_r+0x2ea>
    2eee:	add.w	r3, r0, #8
    2ef2:	add.w	r2, r6, #8
    2ef6:	b.n	2cde <_realloc_r+0x8a>
    2ef8:	mov	r3, r7
    2efa:	ldr	r2, [r6, #0]
    2efc:	str	r2, [r3, #0]
    2efe:	ldr	r2, [r6, #4]
    2f00:	str	r2, [r3, #4]
    2f02:	ldr	r2, [r6, #8]
    2f04:	str	r2, [r3, #8]
    2f06:	mov	r6, r7
    2f08:	mov	r4, lr
    2f0a:	mov	r8, sl
    2f0c:	b.n	2d76 <_realloc_r+0x122>
    2f0e:	add.w	r1, r8, r5
    2f12:	rsb	fp, r5, fp
    2f16:	orr.w	r2, fp, #1
    2f1a:	str	r1, [r3, #8]
    2f1c:	str	r2, [r1, #4]
    2f1e:	ldr.w	r3, [r6, #-4]
    2f22:	and.w	r3, r3, #1
    2f26:	orrs	r5, r3
    2f28:	mov	r0, r9
    2f2a:	str.w	r5, [r6, #-4]
    2f2e:	bl	2c50 <__malloc_unlock>
    2f32:	mov	r0, r6
    2f34:	b.n	2d9c <_realloc_r+0x148>
    2f36:	mov	r1, r6
    2f38:	bl	2ae8 <memmove>
    2f3c:	b.n	2cea <_realloc_r+0x96>
    2f3e:	ldr	r3, [r6, #8]
    2f40:	str	r3, [r0, #8]
    2f42:	ldr	r3, [r6, #12]
    2f44:	str	r3, [r0, #12]
    2f46:	cmp	r2, #36	; 0x24
    2f48:	beq.n	2f9c <_realloc_r+0x348>
    2f4a:	add.w	r3, r0, #16
    2f4e:	add.w	r2, r6, #16
    2f52:	b.n	2cde <_realloc_r+0x8a>
    2f54:	ldr.w	r3, [r0, #-4]
    2f58:	bic.w	r3, r3, #3
    2f5c:	add	r4, r3
    2f5e:	b.n	2d76 <_realloc_r+0x122>
    2f60:	mov	r1, r6
    2f62:	mov	r0, r7
    2f64:	mov	r4, lr
    2f66:	mov	r8, sl
    2f68:	bl	2ae8 <memmove>
    2f6c:	mov	r6, r7
    2f6e:	b.n	2d76 <_realloc_r+0x122>
    2f70:	mov	r2, r7
    2f72:	b.n	2d64 <_realloc_r+0x110>
    2f74:	mov	r1, r6
    2f76:	mov	r0, r7
    2f78:	mov	r4, r3
    2f7a:	mov	r8, sl
    2f7c:	bl	2ae8 <memmove>
    2f80:	mov	r6, r7
    2f82:	b.n	2d76 <_realloc_r+0x122>
    2f84:	ldr	r3, [r6, #8]
    2f86:	str.w	r3, [sl, #16]
    2f8a:	ldr	r3, [r6, #12]
    2f8c:	str.w	r3, [sl, #20]
    2f90:	cmp	r2, #36	; 0x24
    2f92:	beq.n	2fcc <_realloc_r+0x378>
    2f94:	adds	r6, #16
    2f96:	add.w	r3, sl, #24
    2f9a:	b.n	2efa <_realloc_r+0x2a6>
    2f9c:	ldr	r3, [r6, #16]
    2f9e:	str	r3, [r0, #16]
    2fa0:	ldr	r3, [r6, #20]
    2fa2:	str	r3, [r0, #20]
    2fa4:	add.w	r2, r6, #24
    2fa8:	add.w	r3, r0, #24
    2fac:	b.n	2cde <_realloc_r+0x8a>
    2fae:	nop
    2fb0:	.word	0x20000be8
    2fb4:	ldr	r1, [r6, #8]
    2fb6:	str.w	r1, [sl, #16]
    2fba:	ldr	r1, [r6, #12]
    2fbc:	str.w	r1, [sl, #20]
    2fc0:	cmp	r2, #36	; 0x24
    2fc2:	beq.n	2fe4 <_realloc_r+0x390>
    2fc4:	adds	r6, #16
    2fc6:	add.w	r2, sl, #24
    2fca:	b.n	2d64 <_realloc_r+0x110>
    2fcc:	ldr	r3, [r6, #16]
    2fce:	str.w	r3, [sl, #24]
    2fd2:	ldr	r3, [r6, #20]
    2fd4:	str.w	r3, [sl, #28]
    2fd8:	adds	r6, #24
    2fda:	add.w	r3, sl, #32
    2fde:	b.n	2efa <_realloc_r+0x2a6>
    2fe0:	mov	r2, r7
    2fe2:	b.n	2eae <_realloc_r+0x25a>
    2fe4:	ldr	r2, [r6, #16]
    2fe6:	str.w	r2, [sl, #24]
    2fea:	ldr	r2, [r6, #20]
    2fec:	str.w	r2, [sl, #28]
    2ff0:	adds	r6, #24
    2ff2:	add.w	r2, sl, #32
    2ff6:	b.n	2d64 <_realloc_r+0x110>
    2ff8:	mov	r1, r6
    2ffa:	mov	r0, r7
    2ffc:	str	r3, [sp, #4]
    2ffe:	bl	2ae8 <memmove>
    3002:	ldr	r3, [sp, #4]
    3004:	b.n	2eba <_realloc_r+0x266>
    3006:	ldr	r1, [r6, #8]
    3008:	str.w	r1, [sl, #16]
    300c:	ldr	r1, [r6, #12]
    300e:	str.w	r1, [sl, #20]
    3012:	cmp	r2, #36	; 0x24
    3014:	beq.n	301e <_realloc_r+0x3ca>
    3016:	adds	r6, #16
    3018:	add.w	r2, sl, #24
    301c:	b.n	2eae <_realloc_r+0x25a>
    301e:	ldr	r2, [r6, #16]
    3020:	str.w	r2, [sl, #24]
    3024:	ldr	r2, [r6, #20]
    3026:	str.w	r2, [sl, #28]
    302a:	adds	r6, #24
    302c:	add.w	r2, sl, #32
    3030:	b.n	2eae <_realloc_r+0x25a>
    3032:	nop

00003034 <_sbrk_r>:
    3034:	push	{r3, r4, r5, lr}
    3036:	ldr	r4, [pc, #28]	; (3054 <_sbrk_r+0x20>)
    3038:	movs	r3, #0
    303a:	mov	r5, r0
    303c:	mov	r0, r1
    303e:	str	r3, [r4, #0]
    3040:	bl	f70 <_sbrk>
    3044:	adds	r3, r0, #1
    3046:	beq.n	304a <_sbrk_r+0x16>
    3048:	pop	{r3, r4, r5, pc}
    304a:	ldr	r3, [r4, #0]
    304c:	cmp	r3, #0
    304e:	beq.n	3048 <_sbrk_r+0x14>
    3050:	str	r3, [r5, #0]
    3052:	pop	{r3, r4, r5, pc}
    3054:	.word	0x20003280
	...

00003080 <strlen>:
    3080:	pld	[r0]
    3084:	strd	r4, r5, [sp, #-8]!
    3088:	bic.w	r1, r0, #7
    308c:	mvn.w	ip, #0
    3090:	ands.w	r4, r0, #7
    3094:	pld	[r1, #32]
    3098:	bne.w	312e <strlen+0xae>
    309c:	mov.w	r4, #0
    30a0:	mvn.w	r0, #7
    30a4:	ldrd	r2, r3, [r1]
    30a8:	pld	[r1, #64]	; 0x40
    30ac:	add.w	r0, r0, #8
    30b0:	uadd8	r2, r2, ip
    30b4:	sel	r2, r4, ip
    30b8:	uadd8	r3, r3, ip
    30bc:	sel	r3, r2, ip
    30c0:	cbnz	r3, 3116 <strlen+0x96>
    30c2:	ldrd	r2, r3, [r1, #8]
    30c6:	uadd8	r2, r2, ip
    30ca:	add.w	r0, r0, #8
    30ce:	sel	r2, r4, ip
    30d2:	uadd8	r3, r3, ip
    30d6:	sel	r3, r2, ip
    30da:	cbnz	r3, 3116 <strlen+0x96>
    30dc:	ldrd	r2, r3, [r1, #16]
    30e0:	uadd8	r2, r2, ip
    30e4:	add.w	r0, r0, #8
    30e8:	sel	r2, r4, ip
    30ec:	uadd8	r3, r3, ip
    30f0:	sel	r3, r2, ip
    30f4:	cbnz	r3, 3116 <strlen+0x96>
    30f6:	ldrd	r2, r3, [r1, #24]
    30fa:	add.w	r1, r1, #32
    30fe:	uadd8	r2, r2, ip
    3102:	add.w	r0, r0, #8
    3106:	sel	r2, r4, ip
    310a:	uadd8	r3, r3, ip
    310e:	sel	r3, r2, ip
    3112:	cmp	r3, #0
    3114:	beq.n	30a4 <strlen+0x24>
    3116:	cmp	r2, #0
    3118:	itt	eq
    311a:	addeq	r0, #4
    311c:	moveq	r2, r3
    311e:	rev	r2, r2
    3120:	clz	r2, r2
    3124:	ldrd	r4, r5, [sp], #8
    3128:	add.w	r0, r0, r2, lsr #3
    312c:	bx	lr
    312e:	ldrd	r2, r3, [r1]
    3132:	and.w	r5, r4, #3
    3136:	rsb	r0, r4, #0
    313a:	mov.w	r5, r5, lsl #3
    313e:	tst.w	r4, #4
    3142:	pld	[r1, #64]	; 0x40
    3146:	lsl.w	r5, ip, r5
    314a:	orn	r2, r2, r5
    314e:	itt	ne
    3150:	ornne	r3, r3, r5
    3154:	movne	r2, ip
    3156:	mov.w	r4, #0
    315a:	b.n	30b0 <strlen+0x30>

0000315c <_vdprintf_r>:
    315c:	push	{r4, r5, r6, r7, lr}
    315e:	sub.w	sp, sp, #532	; 0x214
    3162:	add	r5, sp, #16
    3164:	str	r3, [sp, #0]
    3166:	mov	r7, r1
    3168:	mov	r3, r2
    316a:	mov.w	r4, #512	; 0x200
    316e:	add	r2, sp, #12
    3170:	mov	r1, r5
    3172:	str	r4, [sp, #12]
    3174:	mov	r6, r0
    3176:	bl	3c04 <_vasnprintf_r>
    317a:	cbz	r0, 31a0 <_vdprintf_r+0x44>
    317c:	mov	r4, r0
    317e:	mov	r2, r0
    3180:	mov	r1, r7
    3182:	ldr	r3, [sp, #12]
    3184:	mov	r0, r6
    3186:	bl	31dc <_write_r>
    318a:	cmp	r4, r5
    318c:	str	r0, [sp, #12]
    318e:	beq.n	319a <_vdprintf_r+0x3e>
    3190:	mov	r0, r6
    3192:	mov	r1, r4
    3194:	bl	3348 <_free_r>
    3198:	ldr	r0, [sp, #12]
    319a:	add.w	sp, sp, #532	; 0x214
    319e:	pop	{r4, r5, r6, r7, pc}
    31a0:	mov.w	r0, #4294967295
    31a4:	b.n	319a <_vdprintf_r+0x3e>
    31a6:	nop

000031a8 <vdprintf>:
    31a8:	push	{r4}
    31aa:	ldr	r4, [pc, #16]	; (31bc <vdprintf+0x14>)
    31ac:	mov	r3, r2
    31ae:	mov	r2, r1
    31b0:	mov	r1, r0
    31b2:	ldr	r0, [r4, #0]
    31b4:	ldr.w	r4, [sp], #4
    31b8:	b.w	315c <_vdprintf_r>
    31bc:	.word	0x20000a78

000031c0 <__ascii_wctomb>:
    31c0:	cbz	r1, 31cc <__ascii_wctomb+0xc>
    31c2:	cmp	r2, #255	; 0xff
    31c4:	bhi.n	31d0 <__ascii_wctomb+0x10>
    31c6:	strb	r2, [r1, #0]
    31c8:	movs	r0, #1
    31ca:	bx	lr
    31cc:	mov	r0, r1
    31ce:	bx	lr
    31d0:	movs	r3, #138	; 0x8a
    31d2:	str	r3, [r0, #0]
    31d4:	mov.w	r0, #4294967295
    31d8:	bx	lr
    31da:	nop

000031dc <_write_r>:
    31dc:	push	{r4, r5, r6, lr}
    31de:	mov	r5, r1
    31e0:	ldr	r4, [pc, #32]	; (3204 <_write_r+0x28>)
    31e2:	mov	r1, r2
    31e4:	mov	r6, r0
    31e6:	mov	r2, r3
    31e8:	mov	r0, r5
    31ea:	movs	r3, #0
    31ec:	str	r3, [r4, #0]
    31ee:	bl	e8c <_write>
    31f2:	adds	r3, r0, #1
    31f4:	beq.n	31f8 <_write_r+0x1c>
    31f6:	pop	{r4, r5, r6, pc}
    31f8:	ldr	r3, [r4, #0]
    31fa:	cmp	r3, #0
    31fc:	beq.n	31f6 <_write_r+0x1a>
    31fe:	str	r3, [r6, #0]
    3200:	pop	{r4, r5, r6, pc}
    3202:	nop
    3204:	.word	0x20003280

00003208 <__register_exitproc>:
    3208:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    320c:	ldr	r4, [pc, #148]	; (32a4 <__register_exitproc+0x9c>)
    320e:	ldr	r5, [r4, #0]
    3210:	ldr.w	r4, [r5, #328]	; 0x148
    3214:	mov	r6, r0
    3216:	mov	r8, r1
    3218:	mov	sl, r2
    321a:	mov	r9, r3
    321c:	cbz	r4, 3290 <__register_exitproc+0x88>
    321e:	ldr	r0, [r4, #4]
    3220:	cmp	r0, #31
    3222:	bgt.n	3254 <__register_exitproc+0x4c>
    3224:	adds	r3, r0, #1
    3226:	cbz	r6, 3246 <__register_exitproc+0x3e>
    3228:	add.w	r5, r4, r0, lsl #2
    322c:	movs	r2, #1
    322e:	str.w	sl, [r5, #136]	; 0x88
    3232:	ldr.w	r1, [r4, #392]	; 0x188
    3236:	lsls	r2, r0
    3238:	orrs	r1, r2
    323a:	cmp	r6, #2
    323c:	str.w	r1, [r4, #392]	; 0x188
    3240:	str.w	r9, [r5, #264]	; 0x108
    3244:	beq.n	3284 <__register_exitproc+0x7c>
    3246:	adds	r0, #2
    3248:	str	r3, [r4, #4]
    324a:	str.w	r8, [r4, r0, lsl #2]
    324e:	movs	r0, #0
    3250:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3254:	ldr	r3, [pc, #80]	; (32a8 <__register_exitproc+0xa0>)
    3256:	cbz	r3, 329a <__register_exitproc+0x92>
    3258:	mov.w	r0, #400	; 0x190
    325c:	bl	252c <malloc>
    3260:	mov	r4, r0
    3262:	cbz	r0, 329a <__register_exitproc+0x92>
    3264:	ldr.w	r3, [r5, #328]	; 0x148
    3268:	movs	r7, #0
    326a:	stmia.w	r0, {r3, r7}
    326e:	str.w	r4, [r5, #328]	; 0x148
    3272:	mov	r0, r7
    3274:	movs	r3, #1
    3276:	str.w	r7, [r4, #392]	; 0x188
    327a:	str.w	r7, [r4, #396]	; 0x18c
    327e:	cmp	r6, #0
    3280:	beq.n	3246 <__register_exitproc+0x3e>
    3282:	b.n	3228 <__register_exitproc+0x20>
    3284:	ldr.w	r1, [r4, #396]	; 0x18c
    3288:	orrs	r2, r1
    328a:	str.w	r2, [r4, #396]	; 0x18c
    328e:	b.n	3246 <__register_exitproc+0x3e>
    3290:	add.w	r4, r5, #332	; 0x14c
    3294:	str.w	r4, [r5, #328]	; 0x148
    3298:	b.n	321e <__register_exitproc+0x16>
    329a:	mov.w	r0, #4294967295
    329e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    32a2:	nop
    32a4:	.word	0x20000378
    32a8:	.word	0x0000252d

000032ac <_malloc_trim_r>:
    32ac:	push	{r3, r4, r5, r6, r7, lr}
    32ae:	ldr	r7, [pc, #140]	; (333c <_malloc_trim_r+0x90>)
    32b0:	mov	r4, r1
    32b2:	mov	r6, r0
    32b4:	bl	2c4c <__malloc_lock>
    32b8:	ldr	r3, [r7, #8]
    32ba:	ldr	r5, [r3, #4]
    32bc:	bic.w	r5, r5, #3
    32c0:	subs	r1, r5, r4
    32c2:	addw	r1, r1, #4079	; 0xfef
    32c6:	bic.w	r1, r1, #4080	; 0xff0
    32ca:	bic.w	r1, r1, #15
    32ce:	sub.w	r4, r1, #4096	; 0x1000
    32d2:	cmp.w	r4, #4096	; 0x1000
    32d6:	blt.n	32e8 <_malloc_trim_r+0x3c>
    32d8:	movs	r1, #0
    32da:	mov	r0, r6
    32dc:	bl	3034 <_sbrk_r>
    32e0:	ldr	r3, [r7, #8]
    32e2:	add	r3, r5
    32e4:	cmp	r0, r3
    32e6:	beq.n	32f2 <_malloc_trim_r+0x46>
    32e8:	mov	r0, r6
    32ea:	bl	2c50 <__malloc_unlock>
    32ee:	movs	r0, #0
    32f0:	pop	{r3, r4, r5, r6, r7, pc}
    32f2:	negs	r1, r4
    32f4:	mov	r0, r6
    32f6:	bl	3034 <_sbrk_r>
    32fa:	adds	r0, #1
    32fc:	beq.n	331a <_malloc_trim_r+0x6e>
    32fe:	ldr	r3, [pc, #64]	; (3340 <_malloc_trim_r+0x94>)
    3300:	ldr	r2, [r7, #8]
    3302:	ldr	r1, [r3, #0]
    3304:	subs	r5, r5, r4
    3306:	orr.w	r5, r5, #1
    330a:	mov	r0, r6
    330c:	subs	r1, r1, r4
    330e:	str	r5, [r2, #4]
    3310:	str	r1, [r3, #0]
    3312:	bl	2c50 <__malloc_unlock>
    3316:	movs	r0, #1
    3318:	pop	{r3, r4, r5, r6, r7, pc}
    331a:	movs	r1, #0
    331c:	mov	r0, r6
    331e:	bl	3034 <_sbrk_r>
    3322:	ldr	r2, [r7, #8]
    3324:	subs	r3, r0, r2
    3326:	cmp	r3, #15
    3328:	ble.n	32e8 <_malloc_trim_r+0x3c>
    332a:	ldr	r4, [pc, #24]	; (3344 <_malloc_trim_r+0x98>)
    332c:	ldr	r1, [pc, #16]	; (3340 <_malloc_trim_r+0x94>)
    332e:	ldr	r4, [r4, #0]
    3330:	orr.w	r3, r3, #1
    3334:	subs	r0, r0, r4
    3336:	str	r3, [r2, #4]
    3338:	str	r0, [r1, #0]
    333a:	b.n	32e8 <_malloc_trim_r+0x3c>
    333c:	.word	0x20000be8
    3340:	.word	0x200012d8
    3344:	.word	0x20000ff4

00003348 <_free_r>:
    3348:	cmp	r1, #0
    334a:	beq.n	33d8 <_free_r+0x90>
    334c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3350:	mov	r5, r1
    3352:	mov	r8, r0
    3354:	bl	2c4c <__malloc_lock>
    3358:	ldr.w	r7, [r5, #-4]
    335c:	ldr	r1, [pc, #424]	; (3508 <_free_r+0x1c0>)
    335e:	bic.w	r3, r7, #1
    3362:	sub.w	r4, r5, #8
    3366:	adds	r2, r4, r3
    3368:	ldr	r6, [r1, #8]
    336a:	ldr	r0, [r2, #4]
    336c:	cmp	r2, r6
    336e:	bic.w	r0, r0, #3
    3372:	beq.n	343a <_free_r+0xf2>
    3374:	lsls	r6, r7, #31
    3376:	str	r0, [r2, #4]
    3378:	bmi.n	3392 <_free_r+0x4a>
    337a:	ldr.w	r7, [r5, #-8]
    337e:	subs	r4, r4, r7
    3380:	add.w	lr, r1, #8
    3384:	ldr	r5, [r4, #8]
    3386:	cmp	r5, lr
    3388:	add	r3, r7
    338a:	beq.n	346c <_free_r+0x124>
    338c:	ldr	r7, [r4, #12]
    338e:	str	r7, [r5, #12]
    3390:	str	r5, [r7, #8]
    3392:	adds	r5, r2, r0
    3394:	ldr	r5, [r5, #4]
    3396:	lsls	r5, r5, #31
    3398:	bpl.n	3420 <_free_r+0xd8>
    339a:	orr.w	r2, r3, #1
    339e:	str	r2, [r4, #4]
    33a0:	str	r3, [r4, r3]
    33a2:	cmp.w	r3, #512	; 0x200
    33a6:	bcs.n	33da <_free_r+0x92>
    33a8:	lsrs	r3, r3, #3
    33aa:	adds	r2, r3, #1
    33ac:	ldr	r5, [r1, #4]
    33ae:	ldr.w	r7, [r1, r2, lsl #3]
    33b2:	str	r7, [r4, #8]
    33b4:	movs	r0, #1
    33b6:	asrs	r3, r3, #2
    33b8:	lsl.w	r3, r0, r3
    33bc:	add.w	r0, r1, r2, lsl #3
    33c0:	orrs	r5, r3
    33c2:	subs	r0, #8
    33c4:	str	r0, [r4, #12]
    33c6:	str	r5, [r1, #4]
    33c8:	str.w	r4, [r1, r2, lsl #3]
    33cc:	str	r4, [r7, #12]
    33ce:	mov	r0, r8
    33d0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    33d4:	b.w	2c50 <__malloc_unlock>
    33d8:	bx	lr
    33da:	lsrs	r2, r3, #9
    33dc:	cmp	r2, #4
    33de:	bhi.n	3488 <_free_r+0x140>
    33e0:	lsrs	r2, r3, #6
    33e2:	add.w	r7, r2, #57	; 0x39
    33e6:	lsls	r7, r7, #1
    33e8:	add.w	r5, r2, #56	; 0x38
    33ec:	add.w	r0, r1, r7, lsl #2
    33f0:	ldr.w	r2, [r1, r7, lsl #2]
    33f4:	ldr	r1, [pc, #272]	; (3508 <_free_r+0x1c0>)
    33f6:	subs	r0, #8
    33f8:	cmp	r0, r2
    33fa:	beq.n	3498 <_free_r+0x150>
    33fc:	ldr	r1, [r2, #4]
    33fe:	bic.w	r1, r1, #3
    3402:	cmp	r3, r1
    3404:	bcs.n	340c <_free_r+0xc4>
    3406:	ldr	r2, [r2, #8]
    3408:	cmp	r0, r2
    340a:	bne.n	33fc <_free_r+0xb4>
    340c:	ldr	r0, [r2, #12]
    340e:	str	r0, [r4, #12]
    3410:	str	r2, [r4, #8]
    3412:	str	r4, [r0, #8]
    3414:	str	r4, [r2, #12]
    3416:	mov	r0, r8
    3418:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    341c:	b.w	2c50 <__malloc_unlock>
    3420:	ldr	r5, [r2, #8]
    3422:	ldr	r7, [pc, #232]	; (350c <_free_r+0x1c4>)
    3424:	cmp	r5, r7
    3426:	add	r3, r0
    3428:	beq.n	34aa <_free_r+0x162>
    342a:	ldr	r0, [r2, #12]
    342c:	str	r0, [r5, #12]
    342e:	orr.w	r2, r3, #1
    3432:	str	r5, [r0, #8]
    3434:	str	r2, [r4, #4]
    3436:	str	r3, [r4, r3]
    3438:	b.n	33a2 <_free_r+0x5a>
    343a:	lsls	r7, r7, #31
    343c:	add	r3, r0
    343e:	bmi.n	3450 <_free_r+0x108>
    3440:	ldr.w	r2, [r5, #-8]
    3444:	subs	r4, r4, r2
    3446:	add	r3, r2
    3448:	ldr	r0, [r4, #8]
    344a:	ldr	r2, [r4, #12]
    344c:	str	r2, [r0, #12]
    344e:	str	r0, [r2, #8]
    3450:	ldr	r2, [pc, #188]	; (3510 <_free_r+0x1c8>)
    3452:	ldr	r2, [r2, #0]
    3454:	orr.w	r0, r3, #1
    3458:	cmp	r3, r2
    345a:	str	r0, [r4, #4]
    345c:	str	r4, [r1, #8]
    345e:	bcc.n	33ce <_free_r+0x86>
    3460:	ldr	r3, [pc, #176]	; (3514 <_free_r+0x1cc>)
    3462:	mov	r0, r8
    3464:	ldr	r1, [r3, #0]
    3466:	bl	32ac <_malloc_trim_r>
    346a:	b.n	33ce <_free_r+0x86>
    346c:	adds	r1, r2, r0
    346e:	ldr	r1, [r1, #4]
    3470:	lsls	r1, r1, #31
    3472:	bmi.n	34fe <_free_r+0x1b6>
    3474:	ldr	r1, [r2, #8]
    3476:	ldr	r2, [r2, #12]
    3478:	str	r2, [r1, #12]
    347a:	add	r3, r0
    347c:	orr.w	r0, r3, #1
    3480:	str	r1, [r2, #8]
    3482:	str	r0, [r4, #4]
    3484:	str	r3, [r4, r3]
    3486:	b.n	33ce <_free_r+0x86>
    3488:	cmp	r2, #20
    348a:	bhi.n	34bc <_free_r+0x174>
    348c:	add.w	r7, r2, #92	; 0x5c
    3490:	lsls	r7, r7, #1
    3492:	add.w	r5, r2, #91	; 0x5b
    3496:	b.n	33ec <_free_r+0xa4>
    3498:	asrs	r2, r5, #2
    349a:	ldr	r3, [r1, #4]
    349c:	movs	r5, #1
    349e:	lsl.w	r2, r5, r2
    34a2:	orrs	r3, r2
    34a4:	str	r3, [r1, #4]
    34a6:	mov	r2, r0
    34a8:	b.n	340e <_free_r+0xc6>
    34aa:	orr.w	r2, r3, #1
    34ae:	str	r4, [r1, #20]
    34b0:	str	r4, [r1, #16]
    34b2:	str	r5, [r4, #12]
    34b4:	str	r5, [r4, #8]
    34b6:	str	r2, [r4, #4]
    34b8:	str	r3, [r4, r3]
    34ba:	b.n	33ce <_free_r+0x86>
    34bc:	cmp	r2, #84	; 0x54
    34be:	bhi.n	34ce <_free_r+0x186>
    34c0:	lsrs	r2, r3, #12
    34c2:	add.w	r7, r2, #111	; 0x6f
    34c6:	lsls	r7, r7, #1
    34c8:	add.w	r5, r2, #110	; 0x6e
    34cc:	b.n	33ec <_free_r+0xa4>
    34ce:	cmp.w	r2, #340	; 0x154
    34d2:	bhi.n	34e2 <_free_r+0x19a>
    34d4:	lsrs	r2, r3, #15
    34d6:	add.w	r7, r2, #120	; 0x78
    34da:	lsls	r7, r7, #1
    34dc:	add.w	r5, r2, #119	; 0x77
    34e0:	b.n	33ec <_free_r+0xa4>
    34e2:	movw	r0, #1364	; 0x554
    34e6:	cmp	r2, r0
    34e8:	bhi.n	34f8 <_free_r+0x1b0>
    34ea:	lsrs	r2, r3, #18
    34ec:	add.w	r7, r2, #125	; 0x7d
    34f0:	lsls	r7, r7, #1
    34f2:	add.w	r5, r2, #124	; 0x7c
    34f6:	b.n	33ec <_free_r+0xa4>
    34f8:	movs	r7, #254	; 0xfe
    34fa:	movs	r5, #126	; 0x7e
    34fc:	b.n	33ec <_free_r+0xa4>
    34fe:	orr.w	r2, r3, #1
    3502:	str	r2, [r4, #4]
    3504:	str	r3, [r4, r3]
    3506:	b.n	33ce <_free_r+0x86>
    3508:	.word	0x20000be8
    350c:	.word	0x20000bf0
    3510:	.word	0x20000ff0
    3514:	.word	0x200012d4

00003518 <_localeconv_r>:
    3518:	ldr	r2, [pc, #16]	; (352c <_localeconv_r+0x14>)
    351a:	ldr	r3, [pc, #20]	; (3530 <_localeconv_r+0x18>)
    351c:	ldr	r2, [r2, #0]
    351e:	ldr	r0, [r2, #52]	; 0x34
    3520:	cmp	r0, #0
    3522:	it	eq
    3524:	moveq	r0, r3
    3526:	adds	r0, #240	; 0xf0
    3528:	bx	lr
    352a:	nop
    352c:	.word	0x20000a78
    3530:	.word	0x20000a7c
	...

00003540 <memchr>:
    3540:	and.w	r1, r1, #255	; 0xff
    3544:	cmp	r2, #16
    3546:	blt.n	35a0 <memchr+0x60>
    3548:	tst.w	r0, #7
    354c:	beq.n	3560 <memchr+0x20>
    354e:	ldrb.w	r3, [r0], #1
    3552:	subs	r2, #1
    3554:	cmp	r3, r1
    3556:	beq.n	35b4 <memchr+0x74>
    3558:	tst.w	r0, #7
    355c:	cbz	r2, 35b0 <memchr+0x70>
    355e:	bne.n	354e <memchr+0xe>
    3560:	push	{r4, r5, r6, r7}
    3562:	orr.w	r1, r1, r1, lsl #8
    3566:	orr.w	r1, r1, r1, lsl #16
    356a:	bic.w	r4, r2, #7
    356e:	mvns.w	r7, #0
    3572:	movs	r3, #0
    3574:	ldrd	r5, r6, [r0], #8
    3578:	subs	r4, #8
    357a:	eor.w	r5, r5, r1
    357e:	eor.w	r6, r6, r1
    3582:	uadd8	r5, r5, r7
    3586:	sel	r5, r3, r7
    358a:	uadd8	r6, r6, r7
    358e:	sel	r6, r5, r7
    3592:	cbnz	r6, 35b8 <memchr+0x78>
    3594:	bne.n	3574 <memchr+0x34>
    3596:	pop	{r4, r5, r6, r7}
    3598:	and.w	r1, r1, #255	; 0xff
    359c:	and.w	r2, r2, #7
    35a0:	cbz	r2, 35b0 <memchr+0x70>
    35a2:	ldrb.w	r3, [r0], #1
    35a6:	subs	r2, #1
    35a8:	eor.w	r3, r3, r1
    35ac:	cbz	r3, 35b4 <memchr+0x74>
    35ae:	bne.n	35a2 <memchr+0x62>
    35b0:	movs	r0, #0
    35b2:	bx	lr
    35b4:	subs	r0, #1
    35b6:	bx	lr
    35b8:	cmp	r5, #0
    35ba:	itte	eq
    35bc:	moveq	r5, r6
    35be:	subeq	r0, #3
    35c0:	subne	r0, #7
    35c2:	tst.w	r5, #1
    35c6:	bne.n	35d8 <memchr+0x98>
    35c8:	adds	r0, #1
    35ca:	tst.w	r5, #256	; 0x100
    35ce:	ittt	eq
    35d0:	addeq	r0, #1
    35d2:	tsteq.w	r5, #98304	; 0x18000
    35d6:	addeq	r0, #1
    35d8:	pop	{r4, r5, r6, r7}
    35da:	subs	r0, #1
    35dc:	bx	lr
    35de:	nop

000035e0 <_Balloc>:
    35e0:	ldr	r3, [r0, #76]	; 0x4c
    35e2:	push	{r4, r5, r6, lr}
    35e4:	mov	r5, r0
    35e6:	mov	r4, r1
    35e8:	cbz	r3, 35fe <_Balloc+0x1e>
    35ea:	ldr.w	r0, [r3, r4, lsl #2]
    35ee:	cbz	r0, 3612 <_Balloc+0x32>
    35f0:	ldr	r2, [r0, #0]
    35f2:	str.w	r2, [r3, r4, lsl #2]
    35f6:	movs	r3, #0
    35f8:	str	r3, [r0, #16]
    35fa:	str	r3, [r0, #12]
    35fc:	pop	{r4, r5, r6, pc}
    35fe:	movs	r2, #33	; 0x21
    3600:	movs	r1, #4
    3602:	bl	3c64 <_calloc_r>
    3606:	str	r0, [r5, #76]	; 0x4c
    3608:	mov	r3, r0
    360a:	cmp	r0, #0
    360c:	bne.n	35ea <_Balloc+0xa>
    360e:	movs	r0, #0
    3610:	pop	{r4, r5, r6, pc}
    3612:	movs	r1, #1
    3614:	lsl.w	r6, r1, r4
    3618:	adds	r2, r6, #5
    361a:	mov	r0, r5
    361c:	lsls	r2, r2, #2
    361e:	bl	3c64 <_calloc_r>
    3622:	cmp	r0, #0
    3624:	beq.n	360e <_Balloc+0x2e>
    3626:	str	r4, [r0, #4]
    3628:	str	r6, [r0, #8]
    362a:	b.n	35f6 <_Balloc+0x16>

0000362c <_Bfree>:
    362c:	cbz	r1, 363c <_Bfree+0x10>
    362e:	ldr	r3, [r0, #76]	; 0x4c
    3630:	ldr	r2, [r1, #4]
    3632:	ldr.w	r0, [r3, r2, lsl #2]
    3636:	str	r0, [r1, #0]
    3638:	str.w	r1, [r3, r2, lsl #2]
    363c:	bx	lr
    363e:	nop

00003640 <__multadd>:
    3640:	push	{r4, r5, r6, r7, lr}
    3642:	ldr	r4, [r1, #16]
    3644:	sub	sp, #12
    3646:	mov	r5, r1
    3648:	mov	r6, r0
    364a:	add.w	lr, r1, #20
    364e:	movs	r7, #0
    3650:	ldr.w	r0, [lr]
    3654:	uxth	r1, r0
    3656:	mla	r1, r2, r1, r3
    365a:	lsrs	r3, r1, #16
    365c:	lsrs	r0, r0, #16
    365e:	mla	r3, r2, r0, r3
    3662:	uxth	r1, r1
    3664:	adds	r7, #1
    3666:	add.w	r1, r1, r3, lsl #16
    366a:	cmp	r4, r7
    366c:	str.w	r1, [lr], #4
    3670:	mov.w	r3, r3, lsr #16
    3674:	bgt.n	3650 <__multadd+0x10>
    3676:	cbz	r3, 3688 <__multadd+0x48>
    3678:	ldr	r2, [r5, #8]
    367a:	cmp	r4, r2
    367c:	bge.n	368e <__multadd+0x4e>
    367e:	add.w	r2, r5, r4, lsl #2
    3682:	adds	r4, #1
    3684:	str	r3, [r2, #20]
    3686:	str	r4, [r5, #16]
    3688:	mov	r0, r5
    368a:	add	sp, #12
    368c:	pop	{r4, r5, r6, r7, pc}
    368e:	ldr	r1, [r5, #4]
    3690:	str	r3, [sp, #4]
    3692:	adds	r1, #1
    3694:	mov	r0, r6
    3696:	bl	35e0 <_Balloc>
    369a:	ldr	r2, [r5, #16]
    369c:	adds	r2, #2
    369e:	add.w	r1, r5, #12
    36a2:	mov	r7, r0
    36a4:	lsls	r2, r2, #2
    36a6:	adds	r0, #12
    36a8:	bl	2334 <memcpy>
    36ac:	ldr	r2, [r6, #76]	; 0x4c
    36ae:	ldr	r1, [r5, #4]
    36b0:	ldr	r3, [sp, #4]
    36b2:	ldr.w	r0, [r2, r1, lsl #2]
    36b6:	str	r0, [r5, #0]
    36b8:	str.w	r5, [r2, r1, lsl #2]
    36bc:	mov	r5, r7
    36be:	b.n	367e <__multadd+0x3e>

000036c0 <__hi0bits>:
    36c0:	lsrs	r3, r0, #16
    36c2:	lsls	r3, r3, #16
    36c4:	cbnz	r3, 36f4 <__hi0bits+0x34>
    36c6:	lsls	r0, r0, #16
    36c8:	movs	r3, #16
    36ca:	tst.w	r0, #4278190080	; 0xff000000
    36ce:	itt	eq
    36d0:	lsleq	r0, r0, #8
    36d2:	addeq	r3, #8
    36d4:	tst.w	r0, #4026531840	; 0xf0000000
    36d8:	itt	eq
    36da:	lsleq	r0, r0, #4
    36dc:	addeq	r3, #4
    36de:	tst.w	r0, #3221225472	; 0xc0000000
    36e2:	itt	eq
    36e4:	lsleq	r0, r0, #2
    36e6:	addeq	r3, #2
    36e8:	cmp	r0, #0
    36ea:	blt.n	36fc <__hi0bits+0x3c>
    36ec:	lsls	r2, r0, #1
    36ee:	bmi.n	36f8 <__hi0bits+0x38>
    36f0:	movs	r0, #32
    36f2:	bx	lr
    36f4:	movs	r3, #0
    36f6:	b.n	36ca <__hi0bits+0xa>
    36f8:	adds	r0, r3, #1
    36fa:	bx	lr
    36fc:	mov	r0, r3
    36fe:	bx	lr

00003700 <__lo0bits>:
    3700:	ldr	r3, [r0, #0]
    3702:	ands.w	r2, r3, #7
    3706:	beq.n	3718 <__lo0bits+0x18>
    3708:	lsls	r1, r3, #31
    370a:	bmi.n	374e <__lo0bits+0x4e>
    370c:	lsls	r2, r3, #30
    370e:	bmi.n	3752 <__lo0bits+0x52>
    3710:	lsrs	r3, r3, #2
    3712:	str	r3, [r0, #0]
    3714:	movs	r0, #2
    3716:	bx	lr
    3718:	uxth	r1, r3
    371a:	cbnz	r1, 3720 <__lo0bits+0x20>
    371c:	lsrs	r3, r3, #16
    371e:	movs	r2, #16
    3720:	tst.w	r3, #255	; 0xff
    3724:	itt	eq
    3726:	lsreq	r3, r3, #8
    3728:	addeq	r2, #8
    372a:	lsls	r1, r3, #28
    372c:	itt	eq
    372e:	lsreq	r3, r3, #4
    3730:	addeq	r2, #4
    3732:	lsls	r1, r3, #30
    3734:	itt	eq
    3736:	lsreq	r3, r3, #2
    3738:	addeq	r2, #2
    373a:	lsls	r1, r3, #31
    373c:	bmi.n	3748 <__lo0bits+0x48>
    373e:	lsrs	r3, r3, #1
    3740:	bne.n	3746 <__lo0bits+0x46>
    3742:	movs	r0, #32
    3744:	bx	lr
    3746:	adds	r2, #1
    3748:	str	r3, [r0, #0]
    374a:	mov	r0, r2
    374c:	bx	lr
    374e:	movs	r0, #0
    3750:	bx	lr
    3752:	lsrs	r3, r3, #1
    3754:	str	r3, [r0, #0]
    3756:	movs	r0, #1
    3758:	bx	lr
    375a:	nop

0000375c <__i2b>:
    375c:	push	{r4, lr}
    375e:	mov	r4, r1
    3760:	movs	r1, #1
    3762:	bl	35e0 <_Balloc>
    3766:	movs	r2, #1
    3768:	str	r4, [r0, #20]
    376a:	str	r2, [r0, #16]
    376c:	pop	{r4, pc}
    376e:	nop

00003770 <__multiply>:
    3770:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3774:	ldr	r5, [r1, #16]
    3776:	ldr	r7, [r2, #16]
    3778:	cmp	r5, r7
    377a:	sub	sp, #12
    377c:	mov	r4, r1
    377e:	mov	r6, r2
    3780:	bge.n	378c <__multiply+0x1c>
    3782:	mov	r2, r5
    3784:	mov	r4, r6
    3786:	mov	r5, r7
    3788:	mov	r6, r1
    378a:	mov	r7, r2
    378c:	ldr	r3, [r4, #8]
    378e:	ldr	r1, [r4, #4]
    3790:	add.w	r8, r5, r7
    3794:	cmp	r8, r3
    3796:	it	gt
    3798:	addgt	r1, #1
    379a:	bl	35e0 <_Balloc>
    379e:	add.w	ip, r0, #20
    37a2:	add.w	r9, ip, r8, lsl #2
    37a6:	cmp	ip, r9
    37a8:	str	r0, [sp, #0]
    37aa:	bcs.n	37b8 <__multiply+0x48>
    37ac:	mov	r3, ip
    37ae:	movs	r1, #0
    37b0:	str.w	r1, [r3], #4
    37b4:	cmp	r9, r3
    37b6:	bhi.n	37b0 <__multiply+0x40>
    37b8:	add.w	r2, r6, #20
    37bc:	add.w	sl, r2, r7, lsl #2
    37c0:	add.w	r3, r4, #20
    37c4:	cmp	r2, sl
    37c6:	add.w	lr, r3, r5, lsl #2
    37ca:	bcs.n	3876 <__multiply+0x106>
    37cc:	str.w	r9, [sp, #4]
    37d0:	mov	r9, r3
    37d2:	ldr.w	r3, [r2], #4
    37d6:	uxth.w	fp, r3
    37da:	cmp.w	fp, #0
    37de:	beq.n	3822 <__multiply+0xb2>
    37e0:	movs	r0, #0
    37e2:	mov	r7, r9
    37e4:	mov	r6, ip
    37e6:	mov	r5, r0
    37e8:	b.n	37ec <__multiply+0x7c>
    37ea:	mov	r6, r3
    37ec:	ldr.w	r4, [r7], #4
    37f0:	ldr	r0, [r6, #0]
    37f2:	uxth	r1, r4
    37f4:	uxth	r3, r0
    37f6:	mla	r1, fp, r1, r3
    37fa:	lsrs	r4, r4, #16
    37fc:	lsrs	r0, r0, #16
    37fe:	adds	r3, r1, r5
    3800:	mla	r0, fp, r4, r0
    3804:	add.w	r0, r0, r3, lsr #16
    3808:	uxth	r1, r3
    380a:	mov	r3, r6
    380c:	orr.w	r1, r1, r0, lsl #16
    3810:	cmp	lr, r7
    3812:	mov.w	r5, r0, lsr #16
    3816:	str.w	r1, [r3], #4
    381a:	bhi.n	37ea <__multiply+0x7a>
    381c:	str	r5, [r6, #4]
    381e:	ldr.w	r3, [r2, #-4]
    3822:	movs.w	fp, r3, lsr #16
    3826:	beq.n	386a <__multiply+0xfa>
    3828:	ldr.w	r3, [ip]
    382c:	mov	r7, ip
    382e:	mov	r0, r3
    3830:	mov	r5, r9
    3832:	movs	r1, #0
    3834:	b.n	3838 <__multiply+0xc8>
    3836:	mov	r7, r6
    3838:	ldrh	r4, [r5, #0]
    383a:	lsrs	r0, r0, #16
    383c:	mla	r0, fp, r4, r0
    3840:	add	r1, r0
    3842:	uxth	r4, r3
    3844:	mov	r6, r7
    3846:	orr.w	r3, r4, r1, lsl #16
    384a:	str.w	r3, [r6], #4
    384e:	ldr	r0, [r7, #4]
    3850:	ldr.w	r4, [r5], #4
    3854:	uxth	r3, r0
    3856:	lsrs	r4, r4, #16
    3858:	mla	r4, fp, r4, r3
    385c:	add.w	r3, r4, r1, lsr #16
    3860:	cmp	lr, r5
    3862:	mov.w	r1, r3, lsr #16
    3866:	bhi.n	3836 <__multiply+0xc6>
    3868:	str	r3, [r7, #4]
    386a:	cmp	sl, r2
    386c:	add.w	ip, ip, #4
    3870:	bhi.n	37d2 <__multiply+0x62>
    3872:	ldr.w	r9, [sp, #4]
    3876:	cmp.w	r8, #0
    387a:	ble.n	3894 <__multiply+0x124>
    387c:	ldr.w	r3, [r9, #-4]
    3880:	sub.w	r9, r9, #4
    3884:	cbz	r3, 388e <__multiply+0x11e>
    3886:	b.n	3894 <__multiply+0x124>
    3888:	ldr.w	r3, [r9, #-4]!
    388c:	cbnz	r3, 3894 <__multiply+0x124>
    388e:	subs.w	r8, r8, #1
    3892:	bne.n	3888 <__multiply+0x118>
    3894:	ldr	r0, [sp, #0]
    3896:	str.w	r8, [r0, #16]
    389a:	add	sp, #12
    389c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000038a0 <__pow5mult>:
    38a0:	ands.w	r3, r2, #3
    38a4:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    38a8:	mov	r4, r2
    38aa:	mov	r7, r0
    38ac:	bne.n	390c <__pow5mult+0x6c>
    38ae:	mov	r6, r1
    38b0:	asrs	r4, r4, #2
    38b2:	beq.n	38ee <__pow5mult+0x4e>
    38b4:	ldr	r5, [r7, #72]	; 0x48
    38b6:	cbz	r5, 391e <__pow5mult+0x7e>
    38b8:	lsls	r3, r4, #31
    38ba:	mov.w	r8, #0
    38be:	bmi.n	38ce <__pow5mult+0x2e>
    38c0:	asrs	r4, r4, #1
    38c2:	beq.n	38ee <__pow5mult+0x4e>
    38c4:	ldr	r0, [r5, #0]
    38c6:	cbz	r0, 38f4 <__pow5mult+0x54>
    38c8:	mov	r5, r0
    38ca:	lsls	r3, r4, #31
    38cc:	bpl.n	38c0 <__pow5mult+0x20>
    38ce:	mov	r2, r5
    38d0:	mov	r1, r6
    38d2:	mov	r0, r7
    38d4:	bl	3770 <__multiply>
    38d8:	cbz	r6, 3908 <__pow5mult+0x68>
    38da:	ldr	r2, [r6, #4]
    38dc:	ldr	r3, [r7, #76]	; 0x4c
    38de:	asrs	r4, r4, #1
    38e0:	ldr.w	r1, [r3, r2, lsl #2]
    38e4:	str	r1, [r6, #0]
    38e6:	str.w	r6, [r3, r2, lsl #2]
    38ea:	mov	r6, r0
    38ec:	bne.n	38c4 <__pow5mult+0x24>
    38ee:	mov	r0, r6
    38f0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    38f4:	mov	r2, r5
    38f6:	mov	r1, r5
    38f8:	mov	r0, r7
    38fa:	bl	3770 <__multiply>
    38fe:	str	r0, [r5, #0]
    3900:	str.w	r8, [r0]
    3904:	mov	r5, r0
    3906:	b.n	38ca <__pow5mult+0x2a>
    3908:	mov	r6, r0
    390a:	b.n	38c0 <__pow5mult+0x20>
    390c:	subs	r2, r3, #1
    390e:	ldr	r5, [pc, #44]	; (393c <__pow5mult+0x9c>)
    3910:	movs	r3, #0
    3912:	ldr.w	r2, [r5, r2, lsl #2]
    3916:	bl	3640 <__multadd>
    391a:	mov	r6, r0
    391c:	b.n	38b0 <__pow5mult+0x10>
    391e:	movs	r1, #1
    3920:	mov	r0, r7
    3922:	bl	35e0 <_Balloc>
    3926:	movw	r1, #625	; 0x271
    392a:	movs	r2, #1
    392c:	movs	r3, #0
    392e:	str	r1, [r0, #20]
    3930:	str	r2, [r0, #16]
    3932:	mov	r5, r0
    3934:	str	r0, [r7, #72]	; 0x48
    3936:	str	r3, [r0, #0]
    3938:	b.n	38b8 <__pow5mult+0x18>
    393a:	nop
    393c:	.word	0x20000580

00003940 <__lshift>:
    3940:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3944:	mov	r9, r2
    3946:	ldr	r2, [r1, #16]
    3948:	ldr	r3, [r1, #8]
    394a:	mov.w	r4, r9, asr #5
    394e:	add.w	r8, r4, r2
    3952:	add.w	r5, r8, #1
    3956:	cmp	r5, r3
    3958:	mov	r6, r1
    395a:	mov	sl, r0
    395c:	ldr	r1, [r1, #4]
    395e:	ble.n	396a <__lshift+0x2a>
    3960:	lsls	r3, r3, #1
    3962:	cmp	r5, r3
    3964:	add.w	r1, r1, #1
    3968:	bgt.n	3960 <__lshift+0x20>
    396a:	mov	r0, sl
    396c:	bl	35e0 <_Balloc>
    3970:	cmp	r4, #0
    3972:	add.w	r2, r0, #20
    3976:	ble.n	39ea <__lshift+0xaa>
    3978:	add.w	r3, r2, r4, lsl #2
    397c:	movs	r1, #0
    397e:	str.w	r1, [r2], #4
    3982:	cmp	r3, r2
    3984:	bne.n	397e <__lshift+0x3e>
    3986:	ldr	r4, [r6, #16]
    3988:	add.w	r1, r6, #20
    398c:	ands.w	r9, r9, #31
    3990:	add.w	lr, r1, r4, lsl #2
    3994:	beq.n	39da <__lshift+0x9a>
    3996:	rsb	r2, r9, #32
    399a:	movs	r4, #0
    399c:	ldr	r7, [r1, #0]
    399e:	lsl.w	ip, r7, r9
    39a2:	orr.w	r4, ip, r4
    39a6:	mov	ip, r3
    39a8:	str.w	r4, [r3], #4
    39ac:	ldr.w	r4, [r1], #4
    39b0:	cmp	lr, r1
    39b2:	lsr.w	r4, r4, r2
    39b6:	bhi.n	399c <__lshift+0x5c>
    39b8:	str.w	r4, [ip, #4]
    39bc:	cbz	r4, 39c2 <__lshift+0x82>
    39be:	add.w	r5, r8, #2
    39c2:	ldr.w	r3, [sl, #76]	; 0x4c
    39c6:	ldr	r2, [r6, #4]
    39c8:	subs	r5, #1
    39ca:	ldr.w	r1, [r3, r2, lsl #2]
    39ce:	str	r5, [r0, #16]
    39d0:	str	r1, [r6, #0]
    39d2:	str.w	r6, [r3, r2, lsl #2]
    39d6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    39da:	subs	r3, #4
    39dc:	ldr.w	r2, [r1], #4
    39e0:	str.w	r2, [r3, #4]!
    39e4:	cmp	lr, r1
    39e6:	bhi.n	39dc <__lshift+0x9c>
    39e8:	b.n	39c2 <__lshift+0x82>
    39ea:	mov	r3, r2
    39ec:	b.n	3986 <__lshift+0x46>
    39ee:	nop

000039f0 <__mcmp>:
    39f0:	ldr	r2, [r0, #16]
    39f2:	ldr	r3, [r1, #16]
    39f4:	subs	r2, r2, r3
    39f6:	bne.n	3a20 <__mcmp+0x30>
    39f8:	lsls	r3, r3, #2
    39fa:	adds	r0, #20
    39fc:	adds	r1, #20
    39fe:	add	r1, r3
    3a00:	push	{r4}
    3a02:	add	r3, r0
    3a04:	b.n	3a0a <__mcmp+0x1a>
    3a06:	cmp	r0, r3
    3a08:	bcs.n	3a24 <__mcmp+0x34>
    3a0a:	ldr.w	r4, [r3, #-4]!
    3a0e:	ldr.w	r2, [r1, #-4]!
    3a12:	cmp	r4, r2
    3a14:	beq.n	3a06 <__mcmp+0x16>
    3a16:	bcc.n	3a2c <__mcmp+0x3c>
    3a18:	movs	r0, #1
    3a1a:	ldr.w	r4, [sp], #4
    3a1e:	bx	lr
    3a20:	mov	r0, r2
    3a22:	bx	lr
    3a24:	movs	r0, #0
    3a26:	ldr.w	r4, [sp], #4
    3a2a:	bx	lr
    3a2c:	mov.w	r0, #4294967295
    3a30:	b.n	3a1a <__mcmp+0x2a>
    3a32:	nop

00003a34 <__mdiff>:
    3a34:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3a38:	ldr	r3, [r1, #16]
    3a3a:	mov	r7, r1
    3a3c:	ldr	r1, [r2, #16]
    3a3e:	subs	r3, r3, r1
    3a40:	cmp	r3, #0
    3a42:	mov	r8, r2
    3a44:	bne.n	3a76 <__mdiff+0x42>
    3a46:	lsls	r1, r1, #2
    3a48:	add.w	r2, r7, #20
    3a4c:	add.w	r5, r8, #20
    3a50:	adds	r3, r2, r1
    3a52:	add	r1, r5
    3a54:	b.n	3a5a <__mdiff+0x26>
    3a56:	cmp	r2, r3
    3a58:	bcs.n	3b18 <__mdiff+0xe4>
    3a5a:	ldr.w	r6, [r3, #-4]!
    3a5e:	ldr.w	r4, [r1, #-4]!
    3a62:	cmp	r6, r4
    3a64:	beq.n	3a56 <__mdiff+0x22>
    3a66:	bcs.n	3b2a <__mdiff+0xf6>
    3a68:	mov	r3, r7
    3a6a:	mov	r4, r2
    3a6c:	mov	r7, r8
    3a6e:	mov.w	r9, #1
    3a72:	mov	r8, r3
    3a74:	b.n	3a84 <__mdiff+0x50>
    3a76:	blt.n	3b34 <__mdiff+0x100>
    3a78:	add.w	r5, r7, #20
    3a7c:	add.w	r4, r2, #20
    3a80:	mov.w	r9, #0
    3a84:	ldr	r1, [r7, #4]
    3a86:	bl	35e0 <_Balloc>
    3a8a:	ldr.w	r3, [r8, #16]
    3a8e:	ldr	r6, [r7, #16]
    3a90:	str.w	r9, [r0, #12]
    3a94:	add.w	ip, r4, r3, lsl #2
    3a98:	mov	lr, r4
    3a9a:	add.w	r7, r5, r6, lsl #2
    3a9e:	add.w	r4, r0, #20
    3aa2:	movs	r3, #0
    3aa4:	ldr.w	r1, [lr], #4
    3aa8:	ldr.w	r8, [r5], #4
    3aac:	uxth	r2, r1
    3aae:	uxtah	r3, r3, r8
    3ab2:	lsrs	r1, r1, #16
    3ab4:	subs	r2, r3, r2
    3ab6:	rsb	r3, r1, r8, lsr #16
    3aba:	add.w	r3, r3, r2, asr #16
    3abe:	uxth	r2, r2
    3ac0:	orr.w	r2, r2, r3, lsl #16
    3ac4:	cmp	ip, lr
    3ac6:	str.w	r2, [r4], #4
    3aca:	mov.w	r3, r3, asr #16
    3ace:	bhi.n	3aa4 <__mdiff+0x70>
    3ad0:	cmp	r7, r5
    3ad2:	bls.n	3b04 <__mdiff+0xd0>
    3ad4:	mov	ip, r4
    3ad6:	mov	r1, r5
    3ad8:	ldr.w	lr, [r1], #4
    3adc:	uxtah	r2, r3, lr
    3ae0:	asrs	r3, r2, #16
    3ae2:	add.w	r3, r3, lr, lsr #16
    3ae6:	uxth	r2, r2
    3ae8:	orr.w	r2, r2, r3, lsl #16
    3aec:	cmp	r7, r1
    3aee:	str.w	r2, [ip], #4
    3af2:	mov.w	r3, r3, asr #16
    3af6:	bhi.n	3ad8 <__mdiff+0xa4>
    3af8:	mvns	r5, r5
    3afa:	add	r5, r7
    3afc:	bic.w	r5, r5, #3
    3b00:	adds	r5, #4
    3b02:	add	r4, r5
    3b04:	subs	r4, #4
    3b06:	cbnz	r2, 3b12 <__mdiff+0xde>
    3b08:	ldr.w	r3, [r4, #-4]!
    3b0c:	subs	r6, #1
    3b0e:	cmp	r3, #0
    3b10:	beq.n	3b08 <__mdiff+0xd4>
    3b12:	str	r6, [r0, #16]
    3b14:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    3b18:	movs	r1, #0
    3b1a:	bl	35e0 <_Balloc>
    3b1e:	movs	r2, #1
    3b20:	movs	r3, #0
    3b22:	str	r2, [r0, #16]
    3b24:	str	r3, [r0, #20]
    3b26:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    3b2a:	mov	r4, r5
    3b2c:	mov.w	r9, #0
    3b30:	mov	r5, r2
    3b32:	b.n	3a84 <__mdiff+0x50>
    3b34:	mov	r3, r7
    3b36:	add.w	r4, r7, #20
    3b3a:	add.w	r5, r8, #20
    3b3e:	mov	r7, r8
    3b40:	mov.w	r9, #1
    3b44:	mov	r8, r3
    3b46:	b.n	3a84 <__mdiff+0x50>

00003b48 <__d2b>:
    3b48:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3b4c:	vmov	r6, r7, d0
    3b50:	sub	sp, #12
    3b52:	mov	r8, r1
    3b54:	movs	r1, #1
    3b56:	mov	r4, r7
    3b58:	ubfx	r5, r7, #20, #11
    3b5c:	mov	r7, r2
    3b5e:	bl	35e0 <_Balloc>
    3b62:	ubfx	r4, r4, #0, #20
    3b66:	mov	r9, r0
    3b68:	cbz	r5, 3b6e <__d2b+0x26>
    3b6a:	orr.w	r4, r4, #1048576	; 0x100000
    3b6e:	str	r4, [sp, #4]
    3b70:	cbz	r6, 3bba <__d2b+0x72>
    3b72:	add	r0, sp, #8
    3b74:	str.w	r6, [r0, #-8]!
    3b78:	bl	3700 <__lo0bits>
    3b7c:	cmp	r0, #0
    3b7e:	bne.n	3bea <__d2b+0xa2>
    3b80:	ldmia.w	sp, {r2, r3}
    3b84:	str.w	r2, [r9, #20]
    3b88:	cmp	r3, #0
    3b8a:	ite	eq
    3b8c:	moveq	r1, #1
    3b8e:	movne	r1, #2
    3b90:	str.w	r3, [r9, #24]
    3b94:	str.w	r1, [r9, #16]
    3b98:	cbnz	r5, 3bd2 <__d2b+0x8a>
    3b9a:	add.w	r3, r9, r1, lsl #2
    3b9e:	subw	r0, r0, #1074	; 0x432
    3ba2:	str.w	r0, [r8]
    3ba6:	ldr	r0, [r3, #16]
    3ba8:	bl	36c0 <__hi0bits>
    3bac:	rsb	r0, r0, r1, lsl #5
    3bb0:	str	r0, [r7, #0]
    3bb2:	mov	r0, r9
    3bb4:	add	sp, #12
    3bb6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3bba:	add	r0, sp, #4
    3bbc:	bl	3700 <__lo0bits>
    3bc0:	ldr	r3, [sp, #4]
    3bc2:	str.w	r3, [r9, #20]
    3bc6:	movs	r1, #1
    3bc8:	adds	r0, #32
    3bca:	str.w	r1, [r9, #16]
    3bce:	cmp	r5, #0
    3bd0:	beq.n	3b9a <__d2b+0x52>
    3bd2:	subw	r5, r5, #1075	; 0x433
    3bd6:	add	r5, r0
    3bd8:	rsb	r0, r0, #53	; 0x35
    3bdc:	str.w	r5, [r8]
    3be0:	str	r0, [r7, #0]
    3be2:	mov	r0, r9
    3be4:	add	sp, #12
    3be6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3bea:	ldmia.w	sp, {r2, r3}
    3bee:	rsb	r1, r0, #32
    3bf2:	lsl.w	r1, r3, r1
    3bf6:	orrs	r2, r1
    3bf8:	lsrs	r3, r0
    3bfa:	str	r3, [sp, #4]
    3bfc:	str.w	r2, [r9, #20]
    3c00:	b.n	3b88 <__d2b+0x40>
    3c02:	nop

00003c04 <_vasnprintf_r>:
    3c04:	push	{r4, r5, r6, lr}
    3c06:	mov	r5, r2
    3c08:	sub	sp, #104	; 0x68
    3c0a:	ldr	r4, [r2, #0]
    3c0c:	cbz	r1, 3c12 <_vasnprintf_r+0xe>
    3c0e:	cmp	r4, #0
    3c10:	bne.n	3c48 <_vasnprintf_r+0x44>
    3c12:	movs	r4, #0
    3c14:	mov.w	r2, #648	; 0x288
    3c18:	strh.w	r2, [sp, #12]
    3c1c:	str	r4, [sp, #0]
    3c1e:	str	r4, [sp, #16]
    3c20:	mov	r2, r3
    3c22:	movw	r6, #65535	; 0xffff
    3c26:	ldr	r3, [sp, #120]	; 0x78
    3c28:	str	r4, [sp, #8]
    3c2a:	mov	r1, sp
    3c2c:	str	r4, [sp, #20]
    3c2e:	strh.w	r6, [sp, #14]
    3c32:	bl	4a78 <_svfprintf_r>
    3c36:	cmp	r0, #0
    3c38:	blt.n	3c5e <_vasnprintf_r+0x5a>
    3c3a:	ldr	r3, [sp, #0]
    3c3c:	str	r0, [r5, #0]
    3c3e:	movs	r2, #0
    3c40:	strb	r2, [r3, #0]
    3c42:	ldr	r0, [sp, #16]
    3c44:	add	sp, #104	; 0x68
    3c46:	pop	{r4, r5, r6, pc}
    3c48:	mov.w	r2, #1544	; 0x608
    3c4c:	str	r1, [sp, #0]
    3c4e:	str	r1, [sp, #16]
    3c50:	strh.w	r2, [sp, #12]
    3c54:	bge.n	3c20 <_vasnprintf_r+0x1c>
    3c56:	movs	r3, #139	; 0x8b
    3c58:	str	r3, [r0, #0]
    3c5a:	movs	r0, #0
    3c5c:	b.n	3c44 <_vasnprintf_r+0x40>
    3c5e:	movs	r0, #0
    3c60:	b.n	3c44 <_vasnprintf_r+0x40>
    3c62:	nop

00003c64 <_calloc_r>:
    3c64:	push	{r4, lr}
    3c66:	mul.w	r1, r2, r1
    3c6a:	bl	254c <_malloc_r>
    3c6e:	mov	r4, r0
    3c70:	cbz	r0, 3caa <_calloc_r+0x46>
    3c72:	ldr.w	r2, [r0, #-4]
    3c76:	bic.w	r2, r2, #3
    3c7a:	subs	r2, #4
    3c7c:	cmp	r2, #36	; 0x24
    3c7e:	bhi.n	3cb2 <_calloc_r+0x4e>
    3c80:	cmp	r2, #19
    3c82:	bls.n	3cae <_calloc_r+0x4a>
    3c84:	movs	r3, #0
    3c86:	cmp	r2, #27
    3c88:	str	r3, [r0, #0]
    3c8a:	str	r3, [r0, #4]
    3c8c:	bls.n	3cbc <_calloc_r+0x58>
    3c8e:	cmp	r2, #36	; 0x24
    3c90:	str	r3, [r0, #8]
    3c92:	str	r3, [r0, #12]
    3c94:	iteee	ne
    3c96:	addne.w	r2, r0, #16
    3c9a:	streq	r3, [r0, #16]
    3c9c:	streq	r3, [r0, #20]
    3c9e:	addeq.w	r2, r0, #24
    3ca2:	movs	r3, #0
    3ca4:	str	r3, [r2, #0]
    3ca6:	str	r3, [r2, #4]
    3ca8:	str	r3, [r2, #8]
    3caa:	mov	r0, r4
    3cac:	pop	{r4, pc}
    3cae:	mov	r2, r0
    3cb0:	b.n	3ca2 <_calloc_r+0x3e>
    3cb2:	movs	r1, #0
    3cb4:	bl	2bb0 <memset>
    3cb8:	mov	r0, r4
    3cba:	pop	{r4, pc}
    3cbc:	add.w	r2, r0, #8
    3cc0:	b.n	3ca2 <_calloc_r+0x3e>
    3cc2:	nop

00003cc4 <quorem>:
    3cc4:	ldr	r2, [r0, #16]
    3cc6:	ldr	r3, [r1, #16]
    3cc8:	cmp	r3, r2
    3cca:	bgt.w	3de8 <quorem+0x124>
    3cce:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3cd2:	add.w	r8, r3, #4294967295
    3cd6:	add.w	r7, r1, #20
    3cda:	add.w	fp, r0, #20
    3cde:	ldr.w	r2, [r7, r8, lsl #2]
    3ce2:	ldr.w	r3, [fp, r8, lsl #2]
    3ce6:	mov.w	r4, r8, lsl #2
    3cea:	sub	sp, #12
    3cec:	adds	r2, #1
    3cee:	udiv	r9, r3, r2
    3cf2:	add.w	r3, fp, r4
    3cf6:	str	r4, [sp, #0]
    3cf8:	add.w	sl, r7, r4
    3cfc:	str	r3, [sp, #4]
    3cfe:	cmp.w	r9, #0
    3d02:	beq.n	3d78 <quorem+0xb4>
    3d04:	movs	r5, #0
    3d06:	mov	ip, r7
    3d08:	mov	lr, fp
    3d0a:	mov	r3, r5
    3d0c:	ldr.w	r6, [ip], #4
    3d10:	ldr.w	r2, [lr]
    3d14:	uxth	r4, r6
    3d16:	mla	r5, r9, r4, r5
    3d1a:	lsrs	r6, r6, #16
    3d1c:	lsrs	r4, r5, #16
    3d1e:	mla	r4, r9, r6, r4
    3d22:	uxth	r5, r5
    3d24:	subs	r3, r3, r5
    3d26:	uxth	r6, r4
    3d28:	uxtah	r3, r3, r2
    3d2c:	rsb	r6, r6, r2, lsr #16
    3d30:	add.w	r6, r6, r3, asr #16
    3d34:	uxth	r3, r3
    3d36:	orr.w	r3, r3, r6, lsl #16
    3d3a:	cmp	sl, ip
    3d3c:	str.w	r3, [lr], #4
    3d40:	mov.w	r5, r4, lsr #16
    3d44:	mov.w	r3, r6, asr #16
    3d48:	bcs.n	3d0c <quorem+0x48>
    3d4a:	ldr	r3, [sp, #0]
    3d4c:	ldr.w	r3, [fp, r3]
    3d50:	cbnz	r3, 3d78 <quorem+0xb4>
    3d52:	ldr	r4, [sp, #4]
    3d54:	subs	r3, r4, #4
    3d56:	cmp	fp, r3
    3d58:	bcs.n	3d74 <quorem+0xb0>
    3d5a:	ldr.w	r3, [r4, #-4]
    3d5e:	cbnz	r3, 3d74 <quorem+0xb0>
    3d60:	sub.w	r3, r4, #8
    3d64:	b.n	3d6c <quorem+0xa8>
    3d66:	ldr	r2, [r3, #0]
    3d68:	subs	r3, #4
    3d6a:	cbnz	r2, 3d74 <quorem+0xb0>
    3d6c:	cmp	fp, r3
    3d6e:	add.w	r8, r8, #4294967295
    3d72:	bcc.n	3d66 <quorem+0xa2>
    3d74:	str.w	r8, [r0, #16]
    3d78:	mov	r4, r0
    3d7a:	bl	39f0 <__mcmp>
    3d7e:	cmp	r0, #0
    3d80:	blt.n	3de0 <quorem+0x11c>
    3d82:	add.w	r9, r9, #1
    3d86:	mov	r5, fp
    3d88:	movs	r3, #0
    3d8a:	ldr.w	r1, [r7], #4
    3d8e:	ldr	r0, [r5, #0]
    3d90:	uxth	r2, r1
    3d92:	subs	r2, r3, r2
    3d94:	lsrs	r1, r1, #16
    3d96:	uxtah	r2, r2, r0
    3d9a:	rsb	r3, r1, r0, lsr #16
    3d9e:	add.w	r3, r3, r2, asr #16
    3da2:	uxth	r1, r2
    3da4:	orr.w	r1, r1, r3, lsl #16
    3da8:	cmp	sl, r7
    3daa:	str.w	r1, [r5], #4
    3dae:	mov.w	r3, r3, asr #16
    3db2:	bcs.n	3d8a <quorem+0xc6>
    3db4:	ldr.w	r2, [fp, r8, lsl #2]
    3db8:	add.w	r3, fp, r8, lsl #2
    3dbc:	cbnz	r2, 3de0 <quorem+0x11c>
    3dbe:	subs	r2, r3, #4
    3dc0:	cmp	fp, r2
    3dc2:	bcs.n	3ddc <quorem+0x118>
    3dc4:	ldr.w	r2, [r3, #-4]
    3dc8:	cbnz	r2, 3ddc <quorem+0x118>
    3dca:	subs	r3, #8
    3dcc:	b.n	3dd4 <quorem+0x110>
    3dce:	ldr	r2, [r3, #0]
    3dd0:	subs	r3, #4
    3dd2:	cbnz	r2, 3ddc <quorem+0x118>
    3dd4:	cmp	fp, r3
    3dd6:	add.w	r8, r8, #4294967295
    3dda:	bcc.n	3dce <quorem+0x10a>
    3ddc:	str.w	r8, [r4, #16]
    3de0:	mov	r0, r9
    3de2:	add	sp, #12
    3de4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3de8:	movs	r0, #0
    3dea:	bx	lr
    3dec:	movs	r0, r0
	...

00003df0 <_dtoa_r>:
    3df0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3df4:	vmov	r6, r7, d0
    3df8:	sub	sp, #76	; 0x4c
    3dfa:	ldr	r5, [r0, #64]	; 0x40
    3dfc:	str	r1, [sp, #4]
    3dfe:	mov	r4, r0
    3e00:	mov	r8, r2
    3e02:	str	r3, [sp, #16]
    3e04:	vmov	sl, s0
    3e08:	mov	fp, r7
    3e0a:	cbz	r5, 3e20 <_dtoa_r+0x30>
    3e0c:	ldr	r2, [r0, #68]	; 0x44
    3e0e:	str	r2, [r5, #4]
    3e10:	movs	r3, #1
    3e12:	lsls	r3, r2
    3e14:	str	r3, [r5, #8]
    3e16:	mov	r1, r5
    3e18:	bl	362c <_Bfree>
    3e1c:	movs	r3, #0
    3e1e:	str	r3, [r4, #64]	; 0x40
    3e20:	cmp.w	fp, #0
    3e24:	mov	r6, fp
    3e26:	blt.n	3e92 <_dtoa_r+0xa2>
    3e28:	ldr	r2, [sp, #112]	; 0x70
    3e2a:	movs	r3, #0
    3e2c:	str	r3, [r2, #0]
    3e2e:	ldr	r3, [pc, #784]	; (4140 <_dtoa_r+0x350>)
    3e30:	mov	r2, r3
    3e32:	ands	r3, r6
    3e34:	cmp	r3, r2
    3e36:	beq.n	3e64 <_dtoa_r+0x74>
    3e38:	vmov	d7, sl, fp
    3e3c:	vcmp.f64	d7, #0.0
    3e40:	vmrs	APSR_nzcv, fpscr
    3e44:	strd	sl, fp, [sp, #8]
    3e48:	bne.n	3ea0 <_dtoa_r+0xb0>
    3e4a:	ldr	r2, [sp, #16]
    3e4c:	movs	r3, #1
    3e4e:	str	r3, [r2, #0]
    3e50:	ldr	r3, [sp, #116]	; 0x74
    3e52:	cmp	r3, #0
    3e54:	beq.w	3fc6 <_dtoa_r+0x1d6>
    3e58:	ldr	r0, [pc, #744]	; (4144 <_dtoa_r+0x354>)
    3e5a:	str	r0, [r3, #0]
    3e5c:	subs	r0, #1
    3e5e:	add	sp, #76	; 0x4c
    3e60:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3e64:	ldr	r2, [sp, #16]
    3e66:	movw	r3, #9999	; 0x270f
    3e6a:	str	r3, [r2, #0]
    3e6c:	cmp.w	sl, #0
    3e70:	beq.w	3f98 <_dtoa_r+0x1a8>
    3e74:	ldr	r0, [pc, #720]	; (4148 <_dtoa_r+0x358>)
    3e76:	ldr	r3, [sp, #116]	; 0x74
    3e78:	cmp	r3, #0
    3e7a:	beq.n	3e5e <_dtoa_r+0x6e>
    3e7c:	ldrb	r3, [r0, #3]
    3e7e:	cmp	r3, #0
    3e80:	beq.w	3fca <_dtoa_r+0x1da>
    3e84:	add.w	r3, r0, #8
    3e88:	ldr	r2, [sp, #116]	; 0x74
    3e8a:	str	r3, [r2, #0]
    3e8c:	add	sp, #76	; 0x4c
    3e8e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3e92:	ldr	r2, [sp, #112]	; 0x70
    3e94:	movs	r3, #1
    3e96:	bic.w	r6, fp, #2147483648	; 0x80000000
    3e9a:	str	r3, [r2, #0]
    3e9c:	mov	fp, r6
    3e9e:	b.n	3e2e <_dtoa_r+0x3e>
    3ea0:	add	r1, sp, #68	; 0x44
    3ea2:	add	r2, sp, #64	; 0x40
    3ea4:	vldr	d0, [sp, #8]
    3ea8:	mov	r0, r4
    3eaa:	bl	3b48 <__d2b>
    3eae:	lsrs	r1, r6, #20
    3eb0:	str	r0, [sp, #28]
    3eb2:	bne.n	3faa <_dtoa_r+0x1ba>
    3eb4:	ldr	r0, [sp, #64]	; 0x40
    3eb6:	ldr	r1, [sp, #68]	; 0x44
    3eb8:	add	r1, r0
    3eba:	addw	r3, r1, #1074	; 0x432
    3ebe:	cmp	r3, #32
    3ec0:	ble.w	4346 <_dtoa_r+0x556>
    3ec4:	rsb	r3, r3, #64	; 0x40
    3ec8:	addw	r2, r1, #1042	; 0x412
    3ecc:	lsls	r6, r3
    3ece:	lsr.w	r3, sl, r2
    3ed2:	orrs	r3, r6
    3ed4:	vmov	s15, r3
    3ed8:	vcvt.f64.u32	d7, s15
    3edc:	movs	r5, #1
    3ede:	vmov	r2, r3, d7
    3ee2:	subs	r1, #1
    3ee4:	sub.w	r3, r3, #32505856	; 0x1f00000
    3ee8:	str	r5, [sp, #40]	; 0x28
    3eea:	vmov	d7, r2, r3
    3eee:	vmov.f64	d6, #120	; 0x3fc00000  1.5
    3ef2:	vldr	d4, [pc, #564]	; 4128 <_dtoa_r+0x338>
    3ef6:	vsub.f64	d6, d7, d6
    3efa:	vldr	d7, [pc, #564]	; 4130 <_dtoa_r+0x340>
    3efe:	vldr	d5, [pc, #568]	; 4138 <_dtoa_r+0x348>
    3f02:	vfma.f64	d7, d6, d4
    3f06:	vmov	s13, r1
    3f0a:	vcvt.f64.s32	d6, s13
    3f0e:	vfma.f64	d7, d6, d5
    3f12:	vcvt.s32.f64	s13, d7
    3f16:	vcmpe.f64	d7, #0.0
    3f1a:	vmrs	APSR_nzcv, fpscr
    3f1e:	vstr	s13, [sp, #8]
    3f22:	bmi.w	415e <_dtoa_r+0x36e>
    3f26:	ldr	r5, [sp, #8]
    3f28:	cmp	r5, #22
    3f2a:	bhi.w	4158 <_dtoa_r+0x368>
    3f2e:	ldr	r3, [pc, #540]	; (414c <_dtoa_r+0x35c>)
    3f30:	add.w	r3, r3, r5, lsl #3
    3f34:	vldr	d7, [r3]
    3f38:	vmov	d6, sl, fp
    3f3c:	vcmpe.f64	d7, d6
    3f40:	vmrs	APSR_nzcv, fpscr
    3f44:	ble.w	4354 <_dtoa_r+0x564>
    3f48:	subs	r3, r5, #1
    3f4a:	str	r3, [sp, #8]
    3f4c:	movs	r3, #0
    3f4e:	str	r3, [sp, #48]	; 0x30
    3f50:	subs	r1, r0, r1
    3f52:	subs.w	r9, r1, #1
    3f56:	bmi.w	4188 <_dtoa_r+0x398>
    3f5a:	movs	r3, #0
    3f5c:	str	r3, [sp, #24]
    3f5e:	ldr	r3, [sp, #8]
    3f60:	cmp	r3, #0
    3f62:	blt.w	4176 <_dtoa_r+0x386>
    3f66:	add	r9, r3
    3f68:	str	r3, [sp, #44]	; 0x2c
    3f6a:	movs	r3, #0
    3f6c:	str	r3, [sp, #20]
    3f6e:	ldr	r3, [sp, #4]
    3f70:	cmp	r3, #9
    3f72:	bhi.n	3fce <_dtoa_r+0x1de>
    3f74:	cmp	r3, #5
    3f76:	ble.w	4a38 <_dtoa_r+0xc48>
    3f7a:	subs	r3, #4
    3f7c:	str	r3, [sp, #4]
    3f7e:	movs	r3, #0
    3f80:	str	r3, [sp, #56]	; 0x38
    3f82:	ldr	r3, [sp, #4]
    3f84:	subs	r3, #2
    3f86:	cmp	r3, #3
    3f88:	bhi.w	4a4a <_dtoa_r+0xc5a>
    3f8c:	tbh	[pc, r3, lsl #1]
    3f90:	.word	0x01e502a9
    3f94:	.word	0x03c802b5
    3f98:	ldr	r3, [pc, #428]	; (4148 <_dtoa_r+0x358>)
    3f9a:	ldr	r2, [pc, #436]	; (4150 <_dtoa_r+0x360>)
    3f9c:	ubfx	r0, r6, #0, #20
    3fa0:	cmp	r0, #0
    3fa2:	ite	ne
    3fa4:	movne	r0, r3
    3fa6:	moveq	r0, r2
    3fa8:	b.n	3e76 <_dtoa_r+0x86>
    3faa:	ldrd	r2, r3, [sp, #8]
    3fae:	ubfx	r0, r3, #0, #20
    3fb2:	orr.w	r3, r0, #1069547520	; 0x3fc00000
    3fb6:	movs	r5, #0
    3fb8:	subw	r1, r1, #1023	; 0x3ff
    3fbc:	orr.w	r3, r3, #3145728	; 0x300000
    3fc0:	ldr	r0, [sp, #64]	; 0x40
    3fc2:	str	r5, [sp, #40]	; 0x28
    3fc4:	b.n	3eea <_dtoa_r+0xfa>
    3fc6:	ldr	r0, [pc, #396]	; (4154 <_dtoa_r+0x364>)
    3fc8:	b.n	3e5e <_dtoa_r+0x6e>
    3fca:	adds	r3, r0, #3
    3fcc:	b.n	3e88 <_dtoa_r+0x98>
    3fce:	movs	r1, #0
    3fd0:	str	r1, [r4, #68]	; 0x44
    3fd2:	mov	r0, r4
    3fd4:	mov	r8, r1
    3fd6:	str	r1, [sp, #4]
    3fd8:	bl	35e0 <_Balloc>
    3fdc:	mov.w	r7, #4294967295
    3fe0:	movs	r3, #1
    3fe2:	str	r0, [sp, #32]
    3fe4:	str	r0, [r4, #64]	; 0x40
    3fe6:	str	r7, [sp, #52]	; 0x34
    3fe8:	str	r3, [sp, #36]	; 0x24
    3fea:	ldr	r3, [sp, #68]	; 0x44
    3fec:	cmp	r3, #0
    3fee:	blt.n	40e6 <_dtoa_r+0x2f6>
    3ff0:	ldr	r2, [sp, #8]
    3ff2:	cmp	r2, #14
    3ff4:	bgt.n	40e6 <_dtoa_r+0x2f6>
    3ff6:	ldr	r3, [pc, #340]	; (414c <_dtoa_r+0x35c>)
    3ff8:	cmp.w	r8, #0
    3ffc:	add.w	r3, r3, r2, lsl #3
    4000:	vldr	d4, [r3]
    4004:	blt.w	4510 <_dtoa_r+0x720>
    4008:	vneg.f64	d2, d4
    400c:	vmov	d7, sl, fp
    4010:	vdiv.f64	d6, d7, d4
    4014:	vcvt.s32.f64	s12, d6
    4018:	ldr	r2, [sp, #32]
    401a:	vmov	r3, s12
    401e:	cmp	r7, #1
    4020:	add.w	r3, r3, #48	; 0x30
    4024:	vcvt.f64.s32	d5, s12
    4028:	add.w	fp, r2, #1
    402c:	strb	r3, [r2, #0]
    402e:	vfma.f64	d7, d2, d5
    4032:	beq.n	407a <_dtoa_r+0x28a>
    4034:	vmov.f64	d3, #36	; 0x41200000  10.0
    4038:	vmul.f64	d7, d7, d3
    403c:	vcmp.f64	d7, #0.0
    4040:	vmrs	APSR_nzcv, fpscr
    4044:	beq.n	40bc <_dtoa_r+0x2cc>
    4046:	ldr	r2, [sp, #32]
    4048:	b.n	4058 <_dtoa_r+0x268>
    404a:	vmul.f64	d7, d7, d3
    404e:	vcmp.f64	d7, #0.0
    4052:	vmrs	APSR_nzcv, fpscr
    4056:	beq.n	40bc <_dtoa_r+0x2cc>
    4058:	vdiv.f64	d6, d7, d4
    405c:	vcvt.s32.f64	s12, d6
    4060:	vmov	r3, s12
    4064:	adds	r3, #48	; 0x30
    4066:	strb.w	r3, [fp], #1
    406a:	rsb	r3, r2, fp
    406e:	cmp	r3, r7
    4070:	vcvt.f64.s32	d5, s12
    4074:	vfma.f64	d7, d2, d5
    4078:	bne.n	404a <_dtoa_r+0x25a>
    407a:	vadd.f64	d7, d7, d7
    407e:	vcmpe.f64	d4, d7
    4082:	vmrs	APSR_nzcv, fpscr
    4086:	bmi.n	409a <_dtoa_r+0x2aa>
    4088:	vcmp.f64	d4, d7
    408c:	vmrs	APSR_nzcv, fpscr
    4090:	bne.n	40bc <_dtoa_r+0x2cc>
    4092:	vmov	r3, s12
    4096:	lsls	r3, r3, #31
    4098:	bpl.n	40bc <_dtoa_r+0x2cc>
    409a:	ldrb.w	r0, [fp, #-1]
    409e:	ldr	r2, [sp, #32]
    40a0:	add.w	r3, fp, #4294967295
    40a4:	b.n	40b0 <_dtoa_r+0x2c0>
    40a6:	cmp	r2, r3
    40a8:	beq.w	4876 <_dtoa_r+0xa86>
    40ac:	ldrb.w	r0, [r3, #-1]!
    40b0:	cmp	r0, #57	; 0x39
    40b2:	add.w	fp, r3, #1
    40b6:	beq.n	40a6 <_dtoa_r+0x2b6>
    40b8:	adds	r0, #1
    40ba:	strb	r0, [r3, #0]
    40bc:	ldr	r1, [sp, #28]
    40be:	mov	r0, r4
    40c0:	bl	362c <_Bfree>
    40c4:	movs	r2, #0
    40c6:	ldr	r3, [sp, #8]
    40c8:	strb.w	r2, [fp]
    40cc:	ldr	r2, [sp, #16]
    40ce:	adds	r3, #1
    40d0:	str	r3, [r2, #0]
    40d2:	ldr	r3, [sp, #116]	; 0x74
    40d4:	cmp	r3, #0
    40d6:	beq.w	47a6 <_dtoa_r+0x9b6>
    40da:	ldr	r0, [sp, #32]
    40dc:	str.w	fp, [r3]
    40e0:	add	sp, #76	; 0x4c
    40e2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    40e6:	ldr	r2, [sp, #36]	; 0x24
    40e8:	cmp	r2, #0
    40ea:	beq.n	4194 <_dtoa_r+0x3a4>
    40ec:	ldr	r2, [sp, #4]
    40ee:	cmp	r2, #1
    40f0:	ble.w	4550 <_dtoa_r+0x760>
    40f4:	ldr	r1, [sp, #20]
    40f6:	subs	r2, r7, #1
    40f8:	cmp	r1, r2
    40fa:	blt.w	47ac <_dtoa_r+0x9bc>
    40fe:	subs	r3, r1, r2
    4100:	str	r3, [sp, #56]	; 0x38
    4102:	cmp	r7, #0
    4104:	ldr	r3, [sp, #24]
    4106:	blt.w	4952 <_dtoa_r+0xb62>
    410a:	str	r3, [sp, #40]	; 0x28
    410c:	mov	r3, r7
    410e:	ldr	r2, [sp, #24]
    4110:	movs	r1, #1
    4112:	add	r2, r3
    4114:	mov	r0, r4
    4116:	str	r2, [sp, #24]
    4118:	add	r9, r3
    411a:	bl	375c <__i2b>
    411e:	mov	r6, r0
    4120:	b.n	419e <_dtoa_r+0x3ae>
    4122:	nop
    4124:	nop.w
    4128:	.word	0x636f4361
    412c:	.word	0x3fd287a7
    4130:	.word	0x8b60c8b3
    4134:	.word	0x3fc68a28
    4138:	.word	0x509f79fb
    413c:	.word	0x3fd34413
    4140:	.word	0x7ff00000
    4144:	.word	0x2000059d
    4148:	.word	0x20000598
    414c:	.word	0x20000490
    4150:	.word	0x2000058c
    4154:	.word	0x2000059c
    4158:	movs	r3, #1
    415a:	str	r3, [sp, #48]	; 0x30
    415c:	b.n	3f50 <_dtoa_r+0x160>
    415e:	vcvt.f64.s32	d6, s13
    4162:	vcmp.f64	d7, d6
    4166:	vmrs	APSR_nzcv, fpscr
    416a:	beq.w	3f26 <_dtoa_r+0x136>
    416e:	ldr	r3, [sp, #8]
    4170:	subs	r3, #1
    4172:	str	r3, [sp, #8]
    4174:	b.n	3f26 <_dtoa_r+0x136>
    4176:	ldr	r2, [sp, #24]
    4178:	ldr	r3, [sp, #8]
    417a:	subs	r2, r2, r3
    417c:	negs	r3, r3
    417e:	str	r3, [sp, #20]
    4180:	movs	r3, #0
    4182:	str	r2, [sp, #24]
    4184:	str	r3, [sp, #44]	; 0x2c
    4186:	b.n	3f6e <_dtoa_r+0x17e>
    4188:	rsb	r3, r9, #0
    418c:	str	r3, [sp, #24]
    418e:	mov.w	r9, #0
    4192:	b.n	3f5e <_dtoa_r+0x16e>
    4194:	ldr	r3, [sp, #20]
    4196:	str	r3, [sp, #56]	; 0x38
    4198:	ldr	r6, [sp, #36]	; 0x24
    419a:	ldr	r3, [sp, #24]
    419c:	str	r3, [sp, #40]	; 0x28
    419e:	ldr	r1, [sp, #40]	; 0x28
    41a0:	mov	r3, r1
    41a2:	cbz	r1, 41be <_dtoa_r+0x3ce>
    41a4:	cmp.w	r9, #0
    41a8:	ble.n	41be <_dtoa_r+0x3ce>
    41aa:	cmp	r1, r9
    41ac:	ldr	r2, [sp, #24]
    41ae:	it	ge
    41b0:	movge	r3, r9
    41b2:	subs	r2, r2, r3
    41b4:	str	r2, [sp, #24]
    41b6:	subs	r2, r1, r3
    41b8:	str	r2, [sp, #40]	; 0x28
    41ba:	rsb	r9, r3, r9
    41be:	ldr	r3, [sp, #20]
    41c0:	cmp	r3, #0
    41c2:	ble.w	46c6 <_dtoa_r+0x8d6>
    41c6:	ldr	r2, [sp, #36]	; 0x24
    41c8:	cmp	r2, #0
    41ca:	beq.w	4502 <_dtoa_r+0x712>
    41ce:	ldr	r2, [sp, #56]	; 0x38
    41d0:	cmp	r2, #0
    41d2:	beq.w	4502 <_dtoa_r+0x712>
    41d6:	mov	r1, r6
    41d8:	mov	r0, r4
    41da:	bl	38a0 <__pow5mult>
    41de:	ldr	r2, [sp, #28]
    41e0:	mov	r1, r0
    41e2:	mov	r6, r0
    41e4:	mov	r0, r4
    41e6:	bl	3770 <__multiply>
    41ea:	ldr	r1, [sp, #28]
    41ec:	mov	r5, r0
    41ee:	mov	r0, r4
    41f0:	bl	362c <_Bfree>
    41f4:	ldr	r3, [sp, #20]
    41f6:	ldr	r2, [sp, #56]	; 0x38
    41f8:	subs	r3, r3, r2
    41fa:	str	r3, [sp, #20]
    41fc:	bne.w	4500 <_dtoa_r+0x710>
    4200:	movs	r1, #1
    4202:	mov	r0, r4
    4204:	bl	375c <__i2b>
    4208:	ldr	r3, [sp, #44]	; 0x2c
    420a:	str	r0, [sp, #20]
    420c:	cmp	r3, #0
    420e:	beq.w	456a <_dtoa_r+0x77a>
    4212:	mov	r1, r0
    4214:	mov	r2, r3
    4216:	mov	r0, r4
    4218:	bl	38a0 <__pow5mult>
    421c:	ldr	r3, [sp, #4]
    421e:	str	r0, [sp, #20]
    4220:	cmp	r3, #1
    4222:	ble.w	4726 <_dtoa_r+0x936>
    4226:	movs	r3, #0
    4228:	str	r3, [sp, #28]
    422a:	ldr	r2, [sp, #20]
    422c:	ldr	r3, [r2, #16]
    422e:	add.w	r3, r2, r3, lsl #2
    4232:	ldr	r0, [r3, #16]
    4234:	bl	36c0 <__hi0bits>
    4238:	rsb	r0, r0, #32
    423c:	add	r0, r9
    423e:	ands.w	r0, r0, #31
    4242:	beq.w	4566 <_dtoa_r+0x776>
    4246:	rsb	r3, r0, #32
    424a:	cmp	r3, #4
    424c:	ble.w	4a40 <_dtoa_r+0xc50>
    4250:	rsb	r0, r0, #28
    4254:	ldr	r3, [sp, #24]
    4256:	add	r3, r0
    4258:	str	r3, [sp, #24]
    425a:	ldr	r3, [sp, #40]	; 0x28
    425c:	add	r3, r0
    425e:	str	r3, [sp, #40]	; 0x28
    4260:	add	r9, r0
    4262:	ldr	r3, [sp, #24]
    4264:	cmp	r3, #0
    4266:	ble.n	4274 <_dtoa_r+0x484>
    4268:	mov	r1, r5
    426a:	mov	r2, r3
    426c:	mov	r0, r4
    426e:	bl	3940 <__lshift>
    4272:	mov	r5, r0
    4274:	cmp.w	r9, #0
    4278:	ble.n	4286 <_dtoa_r+0x496>
    427a:	mov	r2, r9
    427c:	ldr	r1, [sp, #20]
    427e:	mov	r0, r4
    4280:	bl	3940 <__lshift>
    4284:	str	r0, [sp, #20]
    4286:	ldr	r3, [sp, #48]	; 0x30
    4288:	cmp	r3, #0
    428a:	bne.w	4690 <_dtoa_r+0x8a0>
    428e:	cmp	r7, #0
    4290:	ble.w	46d4 <_dtoa_r+0x8e4>
    4294:	ldr	r3, [sp, #36]	; 0x24
    4296:	cmp	r3, #0
    4298:	bne.w	4592 <_dtoa_r+0x7a2>
    429c:	ldr.w	fp, [sp, #32]
    42a0:	ldr.w	sl, [sp, #20]
    42a4:	mov	r8, fp
    42a6:	b.n	42ae <_dtoa_r+0x4be>
    42a8:	bl	3640 <__multadd>
    42ac:	mov	r5, r0
    42ae:	mov	r1, sl
    42b0:	mov	r0, r5
    42b2:	bl	3cc4 <quorem>
    42b6:	add.w	r9, r0, #48	; 0x30
    42ba:	strb.w	r9, [r8], #1
    42be:	rsb	r3, fp, r8
    42c2:	cmp	r3, r7
    42c4:	mov.w	r2, #10
    42c8:	mov.w	r3, #0
    42cc:	mov	r1, r5
    42ce:	mov	r0, r4
    42d0:	blt.n	42a8 <_dtoa_r+0x4b8>
    42d2:	ldr	r3, [sp, #32]
    42d4:	cmp	r7, #1
    42d6:	ite	ge
    42d8:	addge	r3, r3, r7
    42da:	addlt	r3, #1
    42dc:	mov	fp, r3
    42de:	mov.w	sl, #0
    42e2:	mov	r1, r5
    42e4:	movs	r2, #1
    42e6:	mov	r0, r4
    42e8:	bl	3940 <__lshift>
    42ec:	ldr	r1, [sp, #20]
    42ee:	str	r0, [sp, #28]
    42f0:	bl	39f0 <__mcmp>
    42f4:	cmp	r0, #0
    42f6:	ble.w	4812 <_dtoa_r+0xa22>
    42fa:	ldrb.w	r2, [fp, #-1]
    42fe:	ldr	r1, [sp, #32]
    4300:	add.w	r3, fp, #4294967295
    4304:	b.n	4310 <_dtoa_r+0x520>
    4306:	cmp	r3, r1
    4308:	beq.w	4712 <_dtoa_r+0x922>
    430c:	ldrb.w	r2, [r3, #-1]!
    4310:	cmp	r2, #57	; 0x39
    4312:	add.w	fp, r3, #1
    4316:	beq.n	4306 <_dtoa_r+0x516>
    4318:	adds	r2, #1
    431a:	strb	r2, [r3, #0]
    431c:	ldr	r1, [sp, #20]
    431e:	mov	r0, r4
    4320:	bl	362c <_Bfree>
    4324:	cmp	r6, #0
    4326:	beq.w	40bc <_dtoa_r+0x2cc>
    432a:	cmp.w	sl, #0
    432e:	beq.n	433c <_dtoa_r+0x54c>
    4330:	cmp	sl, r6
    4332:	beq.n	433c <_dtoa_r+0x54c>
    4334:	mov	r1, sl
    4336:	mov	r0, r4
    4338:	bl	362c <_Bfree>
    433c:	mov	r1, r6
    433e:	mov	r0, r4
    4340:	bl	362c <_Bfree>
    4344:	b.n	40bc <_dtoa_r+0x2cc>
    4346:	rsb	r3, r3, #32
    434a:	lsl.w	r3, sl, r3
    434e:	vmov	s15, r3
    4352:	b.n	3ed8 <_dtoa_r+0xe8>
    4354:	movs	r3, #0
    4356:	str	r3, [sp, #48]	; 0x30
    4358:	b.n	3f50 <_dtoa_r+0x160>
    435a:	movs	r3, #0
    435c:	str	r3, [sp, #36]	; 0x24
    435e:	ldr	r3, [sp, #8]
    4360:	add	r3, r8
    4362:	adds	r7, r3, #1
    4364:	cmp	r7, #0
    4366:	str	r3, [sp, #52]	; 0x34
    4368:	ble.w	47c6 <_dtoa_r+0x9d6>
    436c:	mov	r6, r7
    436e:	mov	r5, r7
    4370:	movs	r1, #0
    4372:	cmp	r6, #23
    4374:	str	r1, [r4, #68]	; 0x44
    4376:	bls.n	438e <_dtoa_r+0x59e>
    4378:	movs	r2, #1
    437a:	movs	r3, #4
    437c:	lsls	r3, r3, #1
    437e:	add.w	r0, r3, #20
    4382:	cmp	r0, r6
    4384:	mov	r1, r2
    4386:	add.w	r2, r2, #1
    438a:	bls.n	437c <_dtoa_r+0x58c>
    438c:	str	r1, [r4, #68]	; 0x44
    438e:	mov	r0, r4
    4390:	bl	35e0 <_Balloc>
    4394:	cmp	r5, #14
    4396:	str	r0, [sp, #32]
    4398:	str	r0, [r4, #64]	; 0x40
    439a:	bhi.w	3fea <_dtoa_r+0x1fa>
    439e:	ldr	r3, [sp, #56]	; 0x38
    43a0:	cmp	r3, #0
    43a2:	beq.w	3fea <_dtoa_r+0x1fa>
    43a6:	ldr	r1, [sp, #8]
    43a8:	cmp	r1, #0
    43aa:	strd	sl, fp, [sp, #56]	; 0x38
    43ae:	ble.w	4834 <_dtoa_r+0xa44>
    43b2:	ldr	r3, [pc, #792]	; (46cc <_dtoa_r+0x8dc>)
    43b4:	and.w	r2, r1, #15
    43b8:	add.w	r2, r3, r2, lsl #3
    43bc:	asrs	r3, r1, #4
    43be:	lsls	r6, r3, #27
    43c0:	vldr	d6, [r2]
    43c4:	bpl.w	47be <_dtoa_r+0x9ce>
    43c8:	ldr	r2, [pc, #772]	; (46d0 <_dtoa_r+0x8e0>)
    43ca:	vldr	d7, [r2, #32]
    43ce:	vmov	d4, sl, fp
    43d2:	and.w	r3, r3, #15
    43d6:	movs	r1, #3
    43d8:	vdiv.f64	d5, d4, d7
    43dc:	cbz	r3, 43f6 <_dtoa_r+0x606>
    43de:	ldr	r2, [pc, #752]	; (46d0 <_dtoa_r+0x8e0>)
    43e0:	lsls	r5, r3, #31
    43e2:	bpl.n	43ee <_dtoa_r+0x5fe>
    43e4:	vldr	d7, [r2]
    43e8:	adds	r1, #1
    43ea:	vmul.f64	d6, d6, d7
    43ee:	asrs	r3, r3, #1
    43f0:	add.w	r2, r2, #8
    43f4:	bne.n	43e0 <_dtoa_r+0x5f0>
    43f6:	vdiv.f64	d4, d5, d6
    43fa:	ldr	r3, [sp, #48]	; 0x30
    43fc:	cbz	r3, 440e <_dtoa_r+0x61e>
    43fe:	vmov.f64	d7, #112	; 0x3f800000  1.0
    4402:	vcmpe.f64	d4, d7
    4406:	vmrs	APSR_nzcv, fpscr
    440a:	bmi.w	497c <_dtoa_r+0xb8c>
    440e:	vmov	s15, r1
    4412:	vcvt.f64.s32	d6, s15
    4416:	vmov.f64	d7, #28	; 0x40e00000  7.0
    441a:	vfma.f64	d7, d6, d4
    441e:	vmov	r2, r3, d7
    4422:	sub.w	r3, r3, #54525952	; 0x3400000
    4426:	cmp	r7, #0
    4428:	beq.w	4778 <_dtoa_r+0x988>
    442c:	ldr	r6, [sp, #8]
    442e:	mov	r1, r7
    4430:	ldr	r0, [sp, #36]	; 0x24
    4432:	cmp	r0, #0
    4434:	beq.w	48d2 <_dtoa_r+0xae2>
    4438:	vmov.f64	d3, #96	; 0x3f000000  0.5
    443c:	ldr	r0, [pc, #652]	; (46cc <_dtoa_r+0x8dc>)
    443e:	ldr	r5, [sp, #32]
    4440:	add.w	r0, r0, r1, lsl #3
    4444:	vldr	d6, [r0, #-8]
    4448:	vcvt.s32.f64	s14, d4
    444c:	vdiv.f64	d5, d3, d6
    4450:	vmov	r0, s14
    4454:	vmov	d6, r2, r3
    4458:	adds	r0, #48	; 0x30
    445a:	uxtb	r0, r0
    445c:	vsub.f64	d5, d5, d6
    4460:	vcvt.f64.s32	d7, s14
    4464:	vsub.f64	d7, d4, d7
    4468:	vcmpe.f64	d5, d7
    446c:	vmrs	APSR_nzcv, fpscr
    4470:	strb	r0, [r5, #0]
    4472:	add.w	fp, r5, #1
    4476:	bgt.n	44de <_dtoa_r+0x6ee>
    4478:	vmov.f64	d3, #112	; 0x3f800000  1.0
    447c:	vsub.f64	d6, d3, d7
    4480:	vcmpe.f64	d5, d6
    4484:	vmrs	APSR_nzcv, fpscr
    4488:	bgt.w	49e8 <_dtoa_r+0xbf8>
    448c:	cmp	r1, #1
    448e:	ble.w	482c <_dtoa_r+0xa3c>
    4492:	vmov.f64	d4, #36	; 0x41200000  10.0
    4496:	ldr	r3, [sp, #32]
    4498:	add	r1, r3
    449a:	b.n	44b2 <_dtoa_r+0x6c2>
    449c:	vsub.f64	d6, d3, d7
    44a0:	vcmpe.f64	d6, d5
    44a4:	vmrs	APSR_nzcv, fpscr
    44a8:	bmi.w	49e8 <_dtoa_r+0xbf8>
    44ac:	cmp	fp, r1
    44ae:	beq.w	482c <_dtoa_r+0xa3c>
    44b2:	vmul.f64	d7, d7, d4
    44b6:	vmul.f64	d5, d5, d4
    44ba:	vcvt.s32.f64	s12, d7
    44be:	vmov	r3, s12
    44c2:	add.w	r0, r3, #48	; 0x30
    44c6:	uxtb	r0, r0
    44c8:	vcvt.f64.s32	d6, s12
    44cc:	vsub.f64	d7, d7, d6
    44d0:	vcmpe.f64	d7, d5
    44d4:	vmrs	APSR_nzcv, fpscr
    44d8:	strb.w	r0, [fp], #1
    44dc:	bpl.n	449c <_dtoa_r+0x6ac>
    44de:	str	r6, [sp, #8]
    44e0:	b.n	40bc <_dtoa_r+0x2cc>
    44e2:	movs	r3, #0
    44e4:	str	r3, [sp, #36]	; 0x24
    44e6:	cmp.w	r8, #0
    44ea:	ble.w	47ce <_dtoa_r+0x9de>
    44ee:	mov	r6, r8
    44f0:	mov	r5, r8
    44f2:	str.w	r8, [sp, #52]	; 0x34
    44f6:	mov	r7, r8
    44f8:	b.n	4370 <_dtoa_r+0x580>
    44fa:	movs	r3, #1
    44fc:	str	r3, [sp, #36]	; 0x24
    44fe:	b.n	44e6 <_dtoa_r+0x6f6>
    4500:	str	r5, [sp, #28]
    4502:	ldr	r2, [sp, #20]
    4504:	ldr	r1, [sp, #28]
    4506:	mov	r0, r4
    4508:	bl	38a0 <__pow5mult>
    450c:	mov	r5, r0
    450e:	b.n	4200 <_dtoa_r+0x410>
    4510:	cmp	r7, #0
    4512:	bgt.w	4008 <_dtoa_r+0x218>
    4516:	bne.w	479e <_dtoa_r+0x9ae>
    451a:	vmov.f64	d7, #20	; 0x40a00000  5.0
    451e:	vmul.f64	d4, d4, d7
    4522:	vmov	d7, sl, fp
    4526:	vcmpe.f64	d4, d7
    452a:	vmrs	APSR_nzcv, fpscr
    452e:	mov	r6, r7
    4530:	str	r7, [sp, #20]
    4532:	blt.w	4700 <_dtoa_r+0x910>
    4536:	mvn.w	r3, r8
    453a:	ldr.w	fp, [sp, #32]
    453e:	str	r3, [sp, #8]
    4540:	ldr	r1, [sp, #20]
    4542:	mov	r0, r4
    4544:	bl	362c <_Bfree>
    4548:	cmp	r6, #0
    454a:	beq.w	40bc <_dtoa_r+0x2cc>
    454e:	b.n	433c <_dtoa_r+0x54c>
    4550:	ldr	r2, [sp, #40]	; 0x28
    4552:	cmp	r2, #0
    4554:	beq.w	495c <_dtoa_r+0xb6c>
    4558:	ldr	r2, [sp, #20]
    455a:	str	r2, [sp, #56]	; 0x38
    455c:	ldr	r2, [sp, #24]
    455e:	str	r2, [sp, #40]	; 0x28
    4560:	addw	r3, r3, #1075	; 0x433
    4564:	b.n	410e <_dtoa_r+0x31e>
    4566:	movs	r0, #28
    4568:	b.n	4254 <_dtoa_r+0x464>
    456a:	ldr	r3, [sp, #4]
    456c:	cmp	r3, #1
    456e:	ble.w	49f2 <_dtoa_r+0xc02>
    4572:	ldr	r3, [sp, #44]	; 0x2c
    4574:	str	r3, [sp, #28]
    4576:	movs	r0, #1
    4578:	b.n	423c <_dtoa_r+0x44c>
    457a:	mov	r1, r6
    457c:	movs	r3, #0
    457e:	movs	r2, #10
    4580:	mov	r0, r4
    4582:	bl	3640 <__multadd>
    4586:	ldr	r3, [sp, #52]	; 0x34
    4588:	cmp	r3, #0
    458a:	mov	r6, r0
    458c:	ble.w	4a2a <_dtoa_r+0xc3a>
    4590:	mov	r7, r3
    4592:	ldr	r3, [sp, #40]	; 0x28
    4594:	cmp	r3, #0
    4596:	ble.n	45a4 <_dtoa_r+0x7b4>
    4598:	mov	r1, r6
    459a:	mov	r2, r3
    459c:	mov	r0, r4
    459e:	bl	3940 <__lshift>
    45a2:	mov	r6, r0
    45a4:	ldr	r3, [sp, #28]
    45a6:	cmp	r3, #0
    45a8:	bne.w	4888 <_dtoa_r+0xa98>
    45ac:	mov	r8, r6
    45ae:	ldr	r3, [sp, #32]
    45b0:	subs	r7, #1
    45b2:	adds	r2, r3, r7
    45b4:	str	r2, [sp, #36]	; 0x24
    45b6:	and.w	r2, sl, #1
    45ba:	str	r2, [sp, #40]	; 0x28
    45bc:	mov	r7, r3
    45be:	ldr.w	fp, [sp, #20]
    45c2:	mov	r0, r5
    45c4:	mov	r1, fp
    45c6:	bl	3cc4 <quorem>
    45ca:	mov	r1, r6
    45cc:	mov	sl, r0
    45ce:	mov	r0, r5
    45d0:	bl	39f0 <__mcmp>
    45d4:	mov	r2, r8
    45d6:	mov	r1, fp
    45d8:	mov	r9, r0
    45da:	mov	r0, r4
    45dc:	bl	3a34 <__mdiff>
    45e0:	ldr	r3, [r0, #12]
    45e2:	mov	fp, r0
    45e4:	add.w	r2, sl, #48	; 0x30
    45e8:	cmp	r3, #0
    45ea:	bne.n	4680 <_dtoa_r+0x890>
    45ec:	mov	r1, r0
    45ee:	mov	r0, r5
    45f0:	str	r2, [sp, #28]
    45f2:	bl	39f0 <__mcmp>
    45f6:	mov	r1, fp
    45f8:	str	r0, [sp, #24]
    45fa:	mov	r0, r4
    45fc:	bl	362c <_Bfree>
    4600:	ldr	r3, [sp, #24]
    4602:	ldr	r2, [sp, #28]
    4604:	cbnz	r3, 4612 <_dtoa_r+0x822>
    4606:	ldr	r1, [sp, #4]
    4608:	cbnz	r1, 4612 <_dtoa_r+0x822>
    460a:	ldr	r1, [sp, #40]	; 0x28
    460c:	cmp	r1, #0
    460e:	beq.w	49fc <_dtoa_r+0xc0c>
    4612:	cmp.w	r9, #0
    4616:	blt.w	47d8 <_dtoa_r+0x9e8>
    461a:	bne.n	4628 <_dtoa_r+0x838>
    461c:	ldr	r1, [sp, #4]
    461e:	cbnz	r1, 4628 <_dtoa_r+0x838>
    4620:	ldr	r1, [sp, #40]	; 0x28
    4622:	cmp	r1, #0
    4624:	beq.w	47d8 <_dtoa_r+0x9e8>
    4628:	cmp	r3, #0
    462a:	bgt.w	48b0 <_dtoa_r+0xac0>
    462e:	ldr	r3, [sp, #36]	; 0x24
    4630:	strb	r2, [r7, #0]
    4632:	add.w	r9, r7, #1
    4636:	cmp	r7, r3
    4638:	mov	fp, r9
    463a:	beq.w	48ca <_dtoa_r+0xada>
    463e:	mov	r1, r5
    4640:	movs	r3, #0
    4642:	movs	r2, #10
    4644:	mov	r0, r4
    4646:	bl	3640 <__multadd>
    464a:	cmp	r6, r8
    464c:	mov	r5, r0
    464e:	mov	r1, r6
    4650:	mov.w	r3, #0
    4654:	mov.w	r2, #10
    4658:	mov	r0, r4
    465a:	beq.n	4674 <_dtoa_r+0x884>
    465c:	bl	3640 <__multadd>
    4660:	mov	r1, r8
    4662:	mov	r6, r0
    4664:	movs	r3, #0
    4666:	movs	r2, #10
    4668:	mov	r0, r4
    466a:	bl	3640 <__multadd>
    466e:	mov	r7, r9
    4670:	mov	r8, r0
    4672:	b.n	45be <_dtoa_r+0x7ce>
    4674:	bl	3640 <__multadd>
    4678:	mov	r7, r9
    467a:	mov	r6, r0
    467c:	mov	r8, r0
    467e:	b.n	45be <_dtoa_r+0x7ce>
    4680:	mov	r1, r0
    4682:	mov	r0, r4
    4684:	str	r2, [sp, #24]
    4686:	bl	362c <_Bfree>
    468a:	movs	r3, #1
    468c:	ldr	r2, [sp, #24]
    468e:	b.n	4612 <_dtoa_r+0x822>
    4690:	ldr	r1, [sp, #20]
    4692:	mov	r0, r5
    4694:	bl	39f0 <__mcmp>
    4698:	cmp	r0, #0
    469a:	bge.w	428e <_dtoa_r+0x49e>
    469e:	mov	r1, r5
    46a0:	ldr	r5, [sp, #8]
    46a2:	movs	r3, #0
    46a4:	subs	r5, #1
    46a6:	movs	r2, #10
    46a8:	mov	r0, r4
    46aa:	str	r5, [sp, #8]
    46ac:	bl	3640 <__multadd>
    46b0:	ldr	r3, [sp, #36]	; 0x24
    46b2:	mov	r5, r0
    46b4:	cmp	r3, #0
    46b6:	bne.w	457a <_dtoa_r+0x78a>
    46ba:	ldr	r3, [sp, #52]	; 0x34
    46bc:	cmp	r3, #0
    46be:	ble.w	4a1c <_dtoa_r+0xc2c>
    46c2:	mov	r7, r3
    46c4:	b.n	429c <_dtoa_r+0x4ac>
    46c6:	ldr	r5, [sp, #28]
    46c8:	b.n	4200 <_dtoa_r+0x410>
    46ca:	nop
    46cc:	.word	0x20000490
    46d0:	.word	0x20000558
    46d4:	ldr	r3, [sp, #4]
    46d6:	cmp	r3, #2
    46d8:	ble.w	4294 <_dtoa_r+0x4a4>
    46dc:	cmp	r7, #0
    46de:	bne.w	49b4 <_dtoa_r+0xbc4>
    46e2:	mov	r3, r7
    46e4:	ldr	r1, [sp, #20]
    46e6:	movs	r2, #5
    46e8:	mov	r0, r4
    46ea:	bl	3640 <__multadd>
    46ee:	mov	r1, r0
    46f0:	str	r0, [sp, #20]
    46f2:	mov	r0, r5
    46f4:	bl	39f0 <__mcmp>
    46f8:	cmp	r0, #0
    46fa:	str	r5, [sp, #28]
    46fc:	ble.w	4536 <_dtoa_r+0x746>
    4700:	ldr	r2, [sp, #8]
    4702:	ldr	r1, [sp, #32]
    4704:	movs	r3, #49	; 0x31
    4706:	adds	r2, #1
    4708:	str	r2, [sp, #8]
    470a:	strb	r3, [r1, #0]
    470c:	add.w	fp, r1, #1
    4710:	b.n	4540 <_dtoa_r+0x750>
    4712:	ldr	r2, [sp, #8]
    4714:	adds	r2, #1
    4716:	str	r2, [sp, #8]
    4718:	ldr	r2, [sp, #32]
    471a:	movs	r3, #49	; 0x31
    471c:	strb	r3, [r2, #0]
    471e:	b.n	431c <_dtoa_r+0x52c>
    4720:	movs	r3, #1
    4722:	str	r3, [sp, #36]	; 0x24
    4724:	b.n	435e <_dtoa_r+0x56e>
    4726:	cmp.w	sl, #0
    472a:	bne.w	4226 <_dtoa_r+0x436>
    472e:	ubfx	r3, fp, #0, #20
    4732:	cmp	r3, #0
    4734:	bne.w	496e <_dtoa_r+0xb7e>
    4738:	bic.w	r3, fp, #2147483648	; 0x80000000
    473c:	lsrs	r3, r3, #20
    473e:	lsls	r3, r3, #20
    4740:	cmp	r3, #0
    4742:	beq.w	49ee <_dtoa_r+0xbfe>
    4746:	ldr	r3, [sp, #24]
    4748:	adds	r3, #1
    474a:	str	r3, [sp, #24]
    474c:	movs	r3, #1
    474e:	add.w	r9, r9, #1
    4752:	str	r3, [sp, #28]
    4754:	ldr	r3, [sp, #44]	; 0x2c
    4756:	movs	r0, #1
    4758:	cmp	r3, #0
    475a:	beq.w	423c <_dtoa_r+0x44c>
    475e:	b.n	422a <_dtoa_r+0x43a>
    4760:	vmov	s15, r1
    4764:	vcvt.f64.s32	d6, s15
    4768:	vmov.f64	d7, #28	; 0x40e00000  7.0
    476c:	vfma.f64	d7, d4, d6
    4770:	vmov	r2, r3, d7
    4774:	sub.w	r3, r3, #54525952	; 0x3400000
    4778:	vmov	d6, r2, r3
    477c:	vmov.f64	d7, #20	; 0x40a00000  5.0
    4780:	vsub.f64	d7, d4, d7
    4784:	vcmpe.f64	d7, d6
    4788:	vmrs	APSR_nzcv, fpscr
    478c:	bgt.w	494a <_dtoa_r+0xb5a>
    4790:	vneg.f64	d6, d6
    4794:	vcmpe.f64	d7, d6
    4798:	vmrs	APSR_nzcv, fpscr
    479c:	bpl.n	482c <_dtoa_r+0xa3c>
    479e:	movs	r3, #0
    47a0:	str	r3, [sp, #20]
    47a2:	mov	r6, r3
    47a4:	b.n	4536 <_dtoa_r+0x746>
    47a6:	ldr	r0, [sp, #32]
    47a8:	b.w	3e5e <_dtoa_r+0x6e>
    47ac:	ldr	r3, [sp, #20]
    47ae:	ldr	r1, [sp, #44]	; 0x2c
    47b0:	str	r2, [sp, #20]
    47b2:	subs	r3, r2, r3
    47b4:	add	r1, r3
    47b6:	movs	r3, #0
    47b8:	str	r1, [sp, #44]	; 0x2c
    47ba:	str	r3, [sp, #56]	; 0x38
    47bc:	b.n	4102 <_dtoa_r+0x312>
    47be:	vldr	d5, [sp, #56]	; 0x38
    47c2:	movs	r1, #2
    47c4:	b.n	43dc <_dtoa_r+0x5ec>
    47c6:	mov	r5, r7
    47c8:	movs	r1, #0
    47ca:	str	r1, [r4, #68]	; 0x44
    47cc:	b.n	438e <_dtoa_r+0x59e>
    47ce:	movs	r5, #1
    47d0:	str	r5, [sp, #52]	; 0x34
    47d2:	mov	r7, r5
    47d4:	mov	r8, r5
    47d6:	b.n	47c8 <_dtoa_r+0x9d8>
    47d8:	cmp	r3, #0
    47da:	mov	r9, r2
    47dc:	ble.n	4802 <_dtoa_r+0xa12>
    47de:	mov	r1, r5
    47e0:	movs	r2, #1
    47e2:	mov	r0, r4
    47e4:	bl	3940 <__lshift>
    47e8:	ldr	r1, [sp, #20]
    47ea:	mov	r5, r0
    47ec:	bl	39f0 <__mcmp>
    47f0:	cmp	r0, #0
    47f2:	ble.w	4a0e <_dtoa_r+0xc1e>
    47f6:	cmp.w	r9, #57	; 0x39
    47fa:	beq.w	49b8 <_dtoa_r+0xbc8>
    47fe:	add.w	r9, sl, #49	; 0x31
    4802:	mov	sl, r6
    4804:	strb.w	r9, [r7]
    4808:	add.w	fp, r7, #1
    480c:	mov	r6, r8
    480e:	str	r5, [sp, #28]
    4810:	b.n	431c <_dtoa_r+0x52c>
    4812:	bne.n	481e <_dtoa_r+0xa2e>
    4814:	tst.w	r9, #1
    4818:	beq.n	481e <_dtoa_r+0xa2e>
    481a:	b.n	42fa <_dtoa_r+0x50a>
    481c:	mov	fp, r2
    481e:	ldrb.w	r3, [fp, #-1]
    4822:	cmp	r3, #48	; 0x30
    4824:	add.w	r2, fp, #4294967295
    4828:	beq.n	481c <_dtoa_r+0xa2c>
    482a:	b.n	431c <_dtoa_r+0x52c>
    482c:	ldrd	sl, fp, [sp, #56]	; 0x38
    4830:	b.w	3fea <_dtoa_r+0x1fa>
    4834:	ldr	r3, [sp, #8]
    4836:	negs	r3, r3
    4838:	cmp	r3, #0
    483a:	beq.w	4974 <_dtoa_r+0xb84>
    483e:	ldr	r2, [pc, #556]	; (4a6c <_dtoa_r+0xc7c>)
    4840:	and.w	r1, r3, #15
    4844:	add.w	r2, r2, r1, lsl #3
    4848:	vldr	d7, [r2]
    484c:	vldr	d6, [sp, #56]	; 0x38
    4850:	asrs	r3, r3, #4
    4852:	vmul.f64	d4, d6, d7
    4856:	beq.w	4a26 <_dtoa_r+0xc36>
    485a:	ldr	r2, [pc, #532]	; (4a70 <_dtoa_r+0xc80>)
    485c:	movs	r1, #2
    485e:	lsls	r0, r3, #31
    4860:	bpl.n	486c <_dtoa_r+0xa7c>
    4862:	vldr	d7, [r2]
    4866:	adds	r1, #1
    4868:	vmul.f64	d4, d4, d7
    486c:	asrs	r3, r3, #1
    486e:	add.w	r2, r2, #8
    4872:	bne.n	485e <_dtoa_r+0xa6e>
    4874:	b.n	43fa <_dtoa_r+0x60a>
    4876:	ldr	r1, [sp, #32]
    4878:	movs	r2, #48	; 0x30
    487a:	strb	r2, [r1, #0]
    487c:	ldr	r2, [sp, #8]
    487e:	ldrb.w	r0, [fp, #-1]
    4882:	adds	r2, #1
    4884:	str	r2, [sp, #8]
    4886:	b.n	40b8 <_dtoa_r+0x2c8>
    4888:	ldr	r1, [r6, #4]
    488a:	mov	r0, r4
    488c:	bl	35e0 <_Balloc>
    4890:	ldr	r3, [r6, #16]
    4892:	adds	r2, r3, #2
    4894:	mov	r8, r0
    4896:	lsls	r2, r2, #2
    4898:	add.w	r1, r6, #12
    489c:	adds	r0, #12
    489e:	bl	2334 <memcpy>
    48a2:	mov	r1, r8
    48a4:	movs	r2, #1
    48a6:	mov	r0, r4
    48a8:	bl	3940 <__lshift>
    48ac:	mov	r8, r0
    48ae:	b.n	45ae <_dtoa_r+0x7be>
    48b0:	cmp	r2, #57	; 0x39
    48b2:	beq.w	49b8 <_dtoa_r+0xbc8>
    48b6:	add.w	r9, r2, #1
    48ba:	mov	sl, r6
    48bc:	strb.w	r9, [r7]
    48c0:	add.w	fp, r7, #1
    48c4:	mov	r6, r8
    48c6:	str	r5, [sp, #28]
    48c8:	b.n	431c <_dtoa_r+0x52c>
    48ca:	mov	sl, r6
    48cc:	mov	r9, r2
    48ce:	mov	r6, r8
    48d0:	b.n	42e2 <_dtoa_r+0x4f2>
    48d2:	ldr	r0, [pc, #408]	; (4a6c <_dtoa_r+0xc7c>)
    48d4:	vcvt.s32.f64	s12, d4
    48d8:	subs	r5, r1, #1
    48da:	add.w	r0, r0, r5, lsl #3
    48de:	vmov	d7, r2, r3
    48e2:	vldr	d3, [r0]
    48e6:	vmov	r3, s12
    48ea:	vmul.f64	d3, d3, d7
    48ee:	ldr	r0, [sp, #32]
    48f0:	adds	r3, #48	; 0x30
    48f2:	cmp	r1, #1
    48f4:	vcvt.f64.s32	d6, s12
    48f8:	strb	r3, [r0, #0]
    48fa:	add.w	fp, r0, #1
    48fe:	vsub.f64	d7, d4, d6
    4902:	beq.n	492e <_dtoa_r+0xb3e>
    4904:	vmov.f64	d5, #36	; 0x41200000  10.0
    4908:	ldr	r3, [sp, #32]
    490a:	add	r1, r3
    490c:	mov	r3, fp
    490e:	vmul.f64	d7, d7, d5
    4912:	vcvt.s32.f64	s12, d7
    4916:	vmov	r2, s12
    491a:	adds	r2, #48	; 0x30
    491c:	strb.w	r2, [r3], #1
    4920:	cmp	r1, r3
    4922:	vcvt.f64.s32	d6, s12
    4926:	vsub.f64	d7, d7, d6
    492a:	bne.n	490e <_dtoa_r+0xb1e>
    492c:	add	fp, r5
    492e:	vmov.f64	d6, #96	; 0x3f000000  0.5
    4932:	vadd.f64	d5, d3, d6
    4936:	vcmpe.f64	d5, d7
    493a:	vmrs	APSR_nzcv, fpscr
    493e:	bpl.n	49c8 <_dtoa_r+0xbd8>
    4940:	str	r6, [sp, #8]
    4942:	ldrb.w	r0, [fp, #-1]
    4946:	b.w	409e <_dtoa_r+0x2ae>
    494a:	movs	r3, #0
    494c:	str	r3, [sp, #20]
    494e:	mov	r6, r3
    4950:	b.n	4700 <_dtoa_r+0x910>
    4952:	subs	r3, r3, r7
    4954:	str	r3, [sp, #40]	; 0x28
    4956:	movs	r3, #0
    4958:	b.w	410e <_dtoa_r+0x31e>
    495c:	ldr	r2, [sp, #20]
    495e:	ldr	r3, [sp, #64]	; 0x40
    4960:	str	r2, [sp, #56]	; 0x38
    4962:	ldr	r2, [sp, #24]
    4964:	str	r2, [sp, #40]	; 0x28
    4966:	rsb	r3, r3, #54	; 0x36
    496a:	b.w	410e <_dtoa_r+0x31e>
    496e:	movs	r3, #0
    4970:	str	r3, [sp, #28]
    4972:	b.n	4754 <_dtoa_r+0x964>
    4974:	vldr	d4, [sp, #56]	; 0x38
    4978:	movs	r1, #2
    497a:	b.n	43fa <_dtoa_r+0x60a>
    497c:	cmp	r7, #0
    497e:	beq.w	4760 <_dtoa_r+0x970>
    4982:	ldr	r0, [sp, #52]	; 0x34
    4984:	cmp	r0, #0
    4986:	ble.w	482c <_dtoa_r+0xa3c>
    498a:	vmov.f64	d5, #36	; 0x41200000  10.0
    498e:	vmov.f64	d7, #28	; 0x40e00000  7.0
    4992:	adds	r1, #1
    4994:	vmov	s13, r1
    4998:	vmul.f64	d4, d4, d5
    499c:	ldr	r3, [sp, #8]
    499e:	vcvt.f64.s32	d6, s13
    49a2:	subs	r6, r3, #1
    49a4:	vfma.f64	d7, d4, d6
    49a8:	vmov	r2, r3, d7
    49ac:	mov	r1, r0
    49ae:	sub.w	r3, r3, #54525952	; 0x3400000
    49b2:	b.n	4430 <_dtoa_r+0x640>
    49b4:	str	r5, [sp, #28]
    49b6:	b.n	4536 <_dtoa_r+0x746>
    49b8:	movs	r2, #57	; 0x39
    49ba:	mov	sl, r6
    49bc:	str	r5, [sp, #28]
    49be:	mov	r6, r8
    49c0:	strb	r2, [r7, #0]
    49c2:	add.w	fp, r7, #1
    49c6:	b.n	42fe <_dtoa_r+0x50e>
    49c8:	vsub.f64	d6, d6, d3
    49cc:	vcmpe.f64	d6, d7
    49d0:	vmrs	APSR_nzcv, fpscr
    49d4:	bgt.n	49da <_dtoa_r+0xbea>
    49d6:	b.n	482c <_dtoa_r+0xa3c>
    49d8:	mov	fp, r2
    49da:	ldrb.w	r3, [fp, #-1]
    49de:	cmp	r3, #48	; 0x30
    49e0:	add.w	r2, fp, #4294967295
    49e4:	beq.n	49d8 <_dtoa_r+0xbe8>
    49e6:	b.n	44de <_dtoa_r+0x6ee>
    49e8:	str	r6, [sp, #8]
    49ea:	b.w	409e <_dtoa_r+0x2ae>
    49ee:	str	r3, [sp, #28]
    49f0:	b.n	4754 <_dtoa_r+0x964>
    49f2:	cmp.w	sl, #0
    49f6:	bne.w	4572 <_dtoa_r+0x782>
    49fa:	b.n	472e <_dtoa_r+0x93e>
    49fc:	cmp	r2, #57	; 0x39
    49fe:	mov	fp, r9
    4a00:	mov	r9, r2
    4a02:	beq.n	49b8 <_dtoa_r+0xbc8>
    4a04:	cmp.w	fp, #0
    4a08:	bgt.w	47fe <_dtoa_r+0xa0e>
    4a0c:	b.n	4802 <_dtoa_r+0xa12>
    4a0e:	bne.w	4802 <_dtoa_r+0xa12>
    4a12:	tst.w	r9, #1
    4a16:	beq.w	4802 <_dtoa_r+0xa12>
    4a1a:	b.n	47f6 <_dtoa_r+0xa06>
    4a1c:	ldr	r3, [sp, #4]
    4a1e:	cmp	r3, #2
    4a20:	bgt.n	4a34 <_dtoa_r+0xc44>
    4a22:	ldr	r7, [sp, #52]	; 0x34
    4a24:	b.n	429c <_dtoa_r+0x4ac>
    4a26:	movs	r1, #2
    4a28:	b.n	43fa <_dtoa_r+0x60a>
    4a2a:	ldr	r3, [sp, #4]
    4a2c:	cmp	r3, #2
    4a2e:	bgt.n	4a34 <_dtoa_r+0xc44>
    4a30:	ldr	r7, [sp, #52]	; 0x34
    4a32:	b.n	4592 <_dtoa_r+0x7a2>
    4a34:	ldr	r7, [sp, #52]	; 0x34
    4a36:	b.n	46dc <_dtoa_r+0x8ec>
    4a38:	movs	r3, #1
    4a3a:	str	r3, [sp, #56]	; 0x38
    4a3c:	b.w	3f82 <_dtoa_r+0x192>
    4a40:	beq.w	4262 <_dtoa_r+0x472>
    4a44:	rsb	r0, r0, #60	; 0x3c
    4a48:	b.n	4254 <_dtoa_r+0x464>
    4a4a:	movs	r5, #0
    4a4c:	str	r5, [r4, #68]	; 0x44
    4a4e:	mov	r1, r5
    4a50:	mov	r0, r4
    4a52:	bl	35e0 <_Balloc>
    4a56:	mov.w	r7, #4294967295
    4a5a:	movs	r3, #1
    4a5c:	str	r0, [sp, #32]
    4a5e:	mov	r8, r5
    4a60:	str	r0, [r4, #64]	; 0x40
    4a62:	str	r7, [sp, #52]	; 0x34
    4a64:	str	r3, [sp, #36]	; 0x24
    4a66:	b.w	3fea <_dtoa_r+0x1fa>
    4a6a:	nop
    4a6c:	.word	0x20000490
    4a70:	.word	0x20000558
    4a74:	.word	0x00000000

00004a78 <_svfprintf_r>:
    4a78:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a7c:	vpush	{d8-d10}
    4a80:	sub	sp, #228	; 0xe4
    4a82:	mov	r4, r1
    4a84:	str	r1, [sp, #12]
    4a86:	mov	sl, r2
    4a88:	str	r3, [sp, #36]	; 0x24
    4a8a:	str	r0, [sp, #20]
    4a8c:	bl	3518 <_localeconv_r>
    4a90:	ldr	r3, [r0, #0]
    4a92:	str	r3, [sp, #64]	; 0x40
    4a94:	mov	r0, r3
    4a96:	bl	3080 <strlen>
    4a9a:	ldrh	r3, [r4, #12]
    4a9c:	str	r0, [sp, #60]	; 0x3c
    4a9e:	lsls	r1, r3, #24
    4aa0:	bpl.n	4aaa <_svfprintf_r+0x32>
    4aa2:	ldr	r3, [r4, #16]
    4aa4:	cmp	r3, #0
    4aa6:	beq.w	5ba4 <_svfprintf_r+0x112c>
    4aaa:	movs	r3, #0
    4aac:	vldr	d8, [pc, #656]	; 4d40 <_svfprintf_r+0x2c8>
    4ab0:	vldr	d9, [pc, #660]	; 4d48 <_svfprintf_r+0x2d0>
    4ab4:	str	r3, [sp, #52]	; 0x34
    4ab6:	str	r3, [sp, #116]	; 0x74
    4ab8:	str	r3, [sp, #112]	; 0x70
    4aba:	str	r3, [sp, #68]	; 0x44
    4abc:	str	r3, [sp, #24]
    4abe:	add	r3, sp, #160	; 0xa0
    4ac0:	str	r3, [sp, #108]	; 0x6c
    4ac2:	mov	r9, r3
    4ac4:	ldrb.w	r3, [sl]
    4ac8:	mov	r4, sl
    4aca:	cbz	r3, 4b08 <_svfprintf_r+0x90>
    4acc:	cmp	r3, #37	; 0x25
    4ace:	bne.n	4ad6 <_svfprintf_r+0x5e>
    4ad0:	b.n	4b08 <_svfprintf_r+0x90>
    4ad2:	cmp	r3, #37	; 0x25
    4ad4:	beq.n	4ade <_svfprintf_r+0x66>
    4ad6:	ldrb.w	r3, [r4, #1]!
    4ada:	cmp	r3, #0
    4adc:	bne.n	4ad2 <_svfprintf_r+0x5a>
    4ade:	rsb	r5, sl, r4
    4ae2:	cbz	r5, 4b08 <_svfprintf_r+0x90>
    4ae4:	ldr	r3, [sp, #112]	; 0x70
    4ae6:	ldr	r2, [sp, #116]	; 0x74
    4ae8:	str.w	sl, [r9]
    4aec:	adds	r3, #1
    4aee:	add	r2, r5
    4af0:	cmp	r3, #7
    4af2:	str.w	r5, [r9, #4]
    4af6:	str	r2, [sp, #116]	; 0x74
    4af8:	str	r3, [sp, #112]	; 0x70
    4afa:	bgt.w	4c44 <_svfprintf_r+0x1cc>
    4afe:	add.w	r9, r9, #8
    4b02:	ldr	r3, [sp, #24]
    4b04:	add	r3, r5
    4b06:	str	r3, [sp, #24]
    4b08:	ldrb	r3, [r4, #0]
    4b0a:	cmp	r3, #0
    4b0c:	beq.w	4c56 <_svfprintf_r+0x1de>
    4b10:	movs	r3, #0
    4b12:	mov	r2, r3
    4b14:	strb.w	r3, [sp, #79]	; 0x4f
    4b18:	mov	r1, r3
    4b1a:	str	r3, [sp, #28]
    4b1c:	mov	fp, r3
    4b1e:	mov.w	r8, #4294967295
    4b22:	ldrb	r3, [r4, #1]
    4b24:	add.w	sl, r4, #1
    4b28:	mov	r5, r8
    4b2a:	add.w	sl, sl, #1
    4b2e:	sub.w	r0, r3, #32
    4b32:	cmp	r0, #88	; 0x58
    4b34:	bhi.w	5328 <_svfprintf_r+0x8b0>
    4b38:	tbh	[pc, r0, lsl #1]
    4b3c:	.word	0x03f60363
    4b40:	.word	0x036b03f6
    4b44:	.word	0x03f603f6
    4b48:	.word	0x03f603f6
    4b4c:	.word	0x03f603f6
    4b50:	.word	0x037e0370
    4b54:	.word	0x005d03f6
    4b58:	.word	0x03f600df
    4b5c:	.word	0x010c00fb
    4b60:	.word	0x010c010c
    4b64:	.word	0x010c010c
    4b68:	.word	0x010c010c
    4b6c:	.word	0x010c010c
    4b70:	.word	0x03f603f6
    4b74:	.word	0x03f603f6
    4b78:	.word	0x03f603f6
    4b7c:	.word	0x03f603f6
    4b80:	.word	0x03f603f6
    4b84:	.word	0x015e011c
    4b88:	.word	0x015e03f6
    4b8c:	.word	0x03f603f6
    4b90:	.word	0x03f603f6
    4b94:	.word	0x03f602a1
    4b98:	.word	0x02a603f6
    4b9c:	.word	0x03f603f6
    4ba0:	.word	0x03f603f6
    4ba4:	.word	0x02d803f6
    4ba8:	.word	0x03f603f6
    4bac:	.word	0x03f60305
    4bb0:	.word	0x03f603f6
    4bb4:	.word	0x03f603f6
    4bb8:	.word	0x03f603f6
    4bbc:	.word	0x03f603f6
    4bc0:	.word	0x034303f6
    4bc4:	.word	0x015e0356
    4bc8:	.word	0x015e015e
    4bcc:	.word	0x0356035e
    4bd0:	.word	0x03f603f6
    4bd4:	.word	0x03f603a4
    4bd8:	.word	0x00a203b1
    4bdc:	.word	0x03c30062
    4be0:	.word	0x03c803f6
    4be4:	.word	0x038303f6
    4be8:	.word	0x03f603f6
    4bec:	.short	0x038b
    4bee:	ldr	r0, [sp, #28]
    4bf0:	str	r3, [sp, #36]	; 0x24
    4bf2:	negs	r0, r0
    4bf4:	str	r0, [sp, #28]
    4bf6:	orr.w	fp, fp, #4
    4bfa:	ldrb.w	r3, [sl]
    4bfe:	b.n	4b2a <_svfprintf_r+0xb2>
    4c00:	mov	r8, r5
    4c02:	ldr	r0, [sp, #36]	; 0x24
    4c04:	movs	r1, #0
    4c06:	movs	r3, #48	; 0x30
    4c08:	movs	r2, #120	; 0x78
    4c0a:	cmp	r8, r1
    4c0c:	strb.w	r3, [sp, #80]	; 0x50
    4c10:	ldr	r4, [r0, #0]
    4c12:	strb.w	r2, [sp, #81]	; 0x51
    4c16:	add.w	r7, r0, #4
    4c1a:	mov.w	r5, #0
    4c1e:	strb.w	r1, [sp, #79]	; 0x4f
    4c22:	orr.w	r3, fp, #2
    4c26:	blt.w	5362 <_svfprintf_r+0x8ea>
    4c2a:	bic.w	r3, fp, #128	; 0x80
    4c2e:	orr.w	fp, r3, #2
    4c32:	orrs.w	r3, r4, r5
    4c36:	str	r7, [sp, #36]	; 0x24
    4c38:	beq.w	530e <_svfprintf_r+0x896>
    4c3c:	mov	r7, r1
    4c3e:	str	r2, [sp, #48]	; 0x30
    4c40:	ldr	r0, [pc, #268]	; (4d50 <_svfprintf_r+0x2d8>)
    4c42:	b.n	51a2 <_svfprintf_r+0x72a>
    4c44:	add	r2, sp, #108	; 0x6c
    4c46:	ldr	r1, [sp, #12]
    4c48:	ldr	r0, [sp, #20]
    4c4a:	bl	5fe8 <__ssprint_r>
    4c4e:	cbnz	r0, 4c64 <_svfprintf_r+0x1ec>
    4c50:	add.w	r9, sp, #160	; 0xa0
    4c54:	b.n	4b02 <_svfprintf_r+0x8a>
    4c56:	ldr	r3, [sp, #116]	; 0x74
    4c58:	cbz	r3, 4c64 <_svfprintf_r+0x1ec>
    4c5a:	ldr	r0, [sp, #20]
    4c5c:	ldr	r1, [sp, #12]
    4c5e:	add	r2, sp, #108	; 0x6c
    4c60:	bl	5fe8 <__ssprint_r>
    4c64:	ldr	r3, [sp, #12]
    4c66:	ldrh	r3, [r3, #12]
    4c68:	tst.w	r3, #64	; 0x40
    4c6c:	ldr	r3, [sp, #24]
    4c6e:	it	ne
    4c70:	movne.w	r3, #4294967295
    4c74:	mov	r0, r3
    4c76:	add	sp, #228	; 0xe4
    4c78:	vpop	{d8-d10}
    4c7c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4c80:	str	r3, [sp, #48]	; 0x30
    4c82:	mov	r8, r5
    4c84:	cmp	r2, #0
    4c86:	bne.w	5fbe <_svfprintf_r+0x1546>
    4c8a:	ands.w	r3, fp, #32
    4c8e:	beq.w	509e <_svfprintf_r+0x626>
    4c92:	ldr	r7, [sp, #36]	; 0x24
    4c94:	adds	r7, #7
    4c96:	bic.w	r3, r7, #7
    4c9a:	movs	r7, #0
    4c9c:	add.w	r2, r3, #8
    4ca0:	cmp	r8, r7
    4ca2:	str	r2, [sp, #36]	; 0x24
    4ca4:	ldrd	r4, r5, [r3]
    4ca8:	strb.w	r7, [sp, #79]	; 0x4f
    4cac:	blt.w	596c <_svfprintf_r+0xef4>
    4cb0:	orrs.w	r3, r4, r5
    4cb4:	bic.w	fp, fp, #128	; 0x80
    4cb8:	beq.w	5352 <_svfprintf_r+0x8da>
    4cbc:	add	r6, sp, #160	; 0xa0
    4cbe:	lsrs	r2, r4, #3
    4cc0:	orr.w	r2, r2, r5, lsl #29
    4cc4:	lsrs	r1, r5, #3
    4cc6:	and.w	r3, r4, #7
    4cca:	mov	r5, r1
    4ccc:	mov	r4, r2
    4cce:	adds	r3, #48	; 0x30
    4cd0:	orrs.w	r2, r4, r5
    4cd4:	strb.w	r3, [r6, #-1]!
    4cd8:	bne.n	4cbe <_svfprintf_r+0x246>
    4cda:	tst.w	fp, #1
    4cde:	beq.w	5130 <_svfprintf_r+0x6b8>
    4ce2:	cmp	r3, #48	; 0x30
    4ce4:	beq.w	5130 <_svfprintf_r+0x6b8>
    4ce8:	movs	r2, #48	; 0x30
    4cea:	subs	r3, r6, #1
    4cec:	strb.w	r2, [r6, #-1]
    4cf0:	add	r2, sp, #160	; 0xa0
    4cf2:	subs	r2, r2, r3
    4cf4:	str	r2, [sp, #32]
    4cf6:	mov	r6, r3
    4cf8:	b.n	5136 <_svfprintf_r+0x6be>
    4cfa:	ldrb.w	r3, [sl]
    4cfe:	cmp	r3, #42	; 0x2a
    4d00:	add.w	r4, sl, #1
    4d04:	beq.w	5f66 <_svfprintf_r+0x14ee>
    4d08:	sub.w	r0, r3, #48	; 0x30
    4d0c:	cmp	r0, #9
    4d0e:	it	ls
    4d10:	movls	r5, #0
    4d12:	bhi.w	5ec0 <_svfprintf_r+0x1448>
    4d16:	ldrb.w	r3, [r4], #1
    4d1a:	add.w	r5, r5, r5, lsl #2
    4d1e:	add.w	r5, r0, r5, lsl #1
    4d22:	sub.w	r0, r3, #48	; 0x30
    4d26:	cmp	r0, #9
    4d28:	bls.n	4d16 <_svfprintf_r+0x29e>
    4d2a:	orr.w	r5, r5, r5, asr #31
    4d2e:	mov	sl, r4
    4d30:	b.n	4b2e <_svfprintf_r+0xb6>
    4d32:	orr.w	fp, fp, #128	; 0x80
    4d36:	ldrb.w	r3, [sl]
    4d3a:	b.n	4b2a <_svfprintf_r+0xb2>
    4d3c:	nop.w
	...
    4d48:	.word	0xffffffff
    4d4c:	.word	0x7fefffff
    4d50:	.word	0x200005d4
    4d54:	sub.w	r0, r3, #48	; 0x30
    4d58:	movs	r3, #0
    4d5a:	mov	r4, r3
    4d5c:	ldrb.w	r3, [sl], #1
    4d60:	add.w	r4, r4, r4, lsl #2
    4d64:	add.w	r4, r0, r4, lsl #1
    4d68:	sub.w	r0, r3, #48	; 0x30
    4d6c:	cmp	r0, #9
    4d6e:	bls.n	4d5c <_svfprintf_r+0x2e4>
    4d70:	str	r4, [sp, #28]
    4d72:	b.n	4b2e <_svfprintf_r+0xb6>
    4d74:	str	r3, [sp, #48]	; 0x30
    4d76:	mov	r8, r5
    4d78:	cmp	r2, #0
    4d7a:	bne.w	5fd6 <_svfprintf_r+0x155e>
    4d7e:	orr.w	fp, fp, #16
    4d82:	tst.w	fp, #32
    4d86:	beq.w	5790 <_svfprintf_r+0xd18>
    4d8a:	ldr	r7, [sp, #36]	; 0x24
    4d8c:	adds	r7, #7
    4d8e:	bic.w	r7, r7, #7
    4d92:	ldrd	r2, r3, [r7]
    4d96:	add.w	r1, r7, #8
    4d9a:	str	r1, [sp, #36]	; 0x24
    4d9c:	mov	r4, r2
    4d9e:	mov	r5, r3
    4da0:	cmp	r2, #0
    4da2:	sbcs.w	r3, r3, #0
    4da6:	blt.w	5818 <_svfprintf_r+0xda0>
    4daa:	cmp.w	r8, #0
    4dae:	ldrb.w	r7, [sp, #79]	; 0x4f
    4db2:	blt.w	5120 <_svfprintf_r+0x6a8>
    4db6:	orrs.w	r3, r4, r5
    4dba:	bic.w	fp, fp, #128	; 0x80
    4dbe:	beq.w	55ae <_svfprintf_r+0xb36>
    4dc2:	cmp	r5, #0
    4dc4:	it	eq
    4dc6:	cmpeq	r4, #10
    4dc8:	bcc.w	5128 <_svfprintf_r+0x6b0>
    4dcc:	add	r6, sp, #160	; 0xa0
    4dce:	mov	r0, r4
    4dd0:	mov	r1, r5
    4dd2:	movs	r2, #10
    4dd4:	movs	r3, #0
    4dd6:	bl	60e8 <__aeabi_uldivmod>
    4dda:	adds	r2, #48	; 0x30
    4ddc:	strb.w	r2, [r6, #-1]!
    4de0:	mov	r0, r4
    4de2:	mov	r1, r5
    4de4:	movs	r3, #0
    4de6:	movs	r2, #10
    4de8:	bl	60e8 <__aeabi_uldivmod>
    4dec:	mov	r4, r0
    4dee:	mov	r5, r1
    4df0:	orrs.w	r3, r4, r5
    4df4:	bne.n	4dce <_svfprintf_r+0x356>
    4df6:	b.n	5130 <_svfprintf_r+0x6b8>
    4df8:	str	r3, [sp, #48]	; 0x30
    4dfa:	mov	r8, r5
    4dfc:	cmp	r2, #0
    4dfe:	bne.w	5fce <_svfprintf_r+0x1556>
    4e02:	ldr	r7, [sp, #36]	; 0x24
    4e04:	tst.w	fp, #8
    4e08:	add.w	r7, r7, #7
    4e0c:	beq.w	5a90 <_svfprintf_r+0x1018>
    4e10:	bic.w	r3, r7, #7
    4e14:	vldr	d8, [r3]
    4e18:	add.w	r2, r3, #8
    4e1c:	str	r2, [sp, #36]	; 0x24
    4e1e:	vabs.f64	d7, d8
    4e22:	vcmp.f64	d7, d9
    4e26:	vmrs	APSR_nzcv, fpscr
    4e2a:	ble.w	59a6 <_svfprintf_r+0xf2e>
    4e2e:	vcmpe.f64	d8, #0.0
    4e32:	vmrs	APSR_nzcv, fpscr
    4e36:	bmi.w	5dce <_svfprintf_r+0x1356>
    4e3a:	ldrb.w	r7, [sp, #79]	; 0x4f
    4e3e:	ldr	r6, [pc, #668]	; (50dc <_svfprintf_r+0x664>)
    4e40:	ldr	r3, [pc, #668]	; (50e0 <_svfprintf_r+0x668>)
    4e42:	ldr	r1, [sp, #48]	; 0x30
    4e44:	movs	r2, #3
    4e46:	mov.w	r8, #0
    4e4a:	str	r2, [sp, #16]
    4e4c:	bic.w	fp, fp, #128	; 0x80
    4e50:	cmp	r1, #71	; 0x47
    4e52:	it	le
    4e54:	movle	r6, r3
    4e56:	str	r2, [sp, #32]
    4e58:	str.w	r8, [sp, #56]	; 0x38
    4e5c:	cbz	r7, 4e64 <_svfprintf_r+0x3ec>
    4e5e:	ldr	r3, [sp, #16]
    4e60:	adds	r3, #1
    4e62:	str	r3, [sp, #16]
    4e64:	ands.w	r3, fp, #2
    4e68:	str	r3, [sp, #40]	; 0x28
    4e6a:	beq.n	4e72 <_svfprintf_r+0x3fa>
    4e6c:	ldr	r3, [sp, #16]
    4e6e:	adds	r3, #2
    4e70:	str	r3, [sp, #16]
    4e72:	ands.w	r3, fp, #132	; 0x84
    4e76:	str	r3, [sp, #44]	; 0x2c
    4e78:	bne.w	537c <_svfprintf_r+0x904>
    4e7c:	ldr	r3, [sp, #28]
    4e7e:	ldr	r2, [sp, #16]
    4e80:	subs	r4, r3, r2
    4e82:	cmp	r4, #0
    4e84:	ble.w	537c <_svfprintf_r+0x904>
    4e88:	cmp	r4, #16
    4e8a:	ldr	r1, [sp, #116]	; 0x74
    4e8c:	ldr	r2, [sp, #112]	; 0x70
    4e8e:	ldr	r7, [pc, #596]	; (50e4 <_svfprintf_r+0x66c>)
    4e90:	ble.n	4eda <_svfprintf_r+0x462>
    4e92:	mov	r0, r9
    4e94:	movs	r5, #16
    4e96:	mov	r9, r8
    4e98:	mov	r8, r6
    4e9a:	ldr	r6, [sp, #20]
    4e9c:	b.n	4ea8 <_svfprintf_r+0x430>
    4e9e:	subs	r4, #16
    4ea0:	cmp	r4, #16
    4ea2:	add.w	r0, r0, #8
    4ea6:	ble.n	4ed4 <_svfprintf_r+0x45c>
    4ea8:	adds	r2, #1
    4eaa:	adds	r1, #16
    4eac:	cmp	r2, #7
    4eae:	str	r1, [sp, #116]	; 0x74
    4eb0:	str	r2, [sp, #112]	; 0x70
    4eb2:	str	r7, [r0, #0]
    4eb4:	str	r5, [r0, #4]
    4eb6:	ble.n	4e9e <_svfprintf_r+0x426>
    4eb8:	add	r2, sp, #108	; 0x6c
    4eba:	ldr	r1, [sp, #12]
    4ebc:	mov	r0, r6
    4ebe:	bl	5fe8 <__ssprint_r>
    4ec2:	cmp	r0, #0
    4ec4:	bne.w	4c64 <_svfprintf_r+0x1ec>
    4ec8:	subs	r4, #16
    4eca:	cmp	r4, #16
    4ecc:	ldr	r1, [sp, #116]	; 0x74
    4ece:	ldr	r2, [sp, #112]	; 0x70
    4ed0:	add	r0, sp, #160	; 0xa0
    4ed2:	bgt.n	4ea8 <_svfprintf_r+0x430>
    4ed4:	mov	r6, r8
    4ed6:	mov	r8, r9
    4ed8:	mov	r9, r0
    4eda:	adds	r2, #1
    4edc:	adds	r3, r4, r1
    4ede:	cmp	r2, #7
    4ee0:	str	r3, [sp, #116]	; 0x74
    4ee2:	str	r2, [sp, #112]	; 0x70
    4ee4:	str.w	r7, [r9]
    4ee8:	str.w	r4, [r9, #4]
    4eec:	bgt.w	56b4 <_svfprintf_r+0xc3c>
    4ef0:	ldrb.w	r7, [sp, #79]	; 0x4f
    4ef4:	add.w	r9, r9, #8
    4ef8:	cbz	r7, 4f18 <_svfprintf_r+0x4a0>
    4efa:	ldr	r2, [sp, #112]	; 0x70
    4efc:	adds	r2, #1
    4efe:	adds	r3, #1
    4f00:	add.w	r0, sp, #79	; 0x4f
    4f04:	movs	r1, #1
    4f06:	cmp	r2, #7
    4f08:	str	r3, [sp, #116]	; 0x74
    4f0a:	str	r2, [sp, #112]	; 0x70
    4f0c:	stmia.w	r9, {r0, r1}
    4f10:	bgt.w	55d2 <_svfprintf_r+0xb5a>
    4f14:	add.w	r9, r9, #8
    4f18:	ldr	r2, [sp, #40]	; 0x28
    4f1a:	cbz	r2, 4f38 <_svfprintf_r+0x4c0>
    4f1c:	ldr	r2, [sp, #112]	; 0x70
    4f1e:	adds	r2, #1
    4f20:	adds	r3, #2
    4f22:	add	r0, sp, #80	; 0x50
    4f24:	movs	r1, #2
    4f26:	cmp	r2, #7
    4f28:	str	r3, [sp, #116]	; 0x74
    4f2a:	str	r2, [sp, #112]	; 0x70
    4f2c:	stmia.w	r9, {r0, r1}
    4f30:	bgt.w	55ea <_svfprintf_r+0xb72>
    4f34:	add.w	r9, r9, #8
    4f38:	ldr	r2, [sp, #44]	; 0x2c
    4f3a:	cmp	r2, #128	; 0x80
    4f3c:	beq.w	543c <_svfprintf_r+0x9c4>
    4f40:	ldr	r2, [sp, #32]
    4f42:	rsb	r4, r2, r8
    4f46:	cmp	r4, #0
    4f48:	ble.n	4fb4 <_svfprintf_r+0x53c>
    4f4a:	cmp	r4, #16
    4f4c:	ldr	r2, [sp, #112]	; 0x70
    4f4e:	ldr	r7, [pc, #408]	; (50e8 <_svfprintf_r+0x670>)
    4f50:	ble.n	4f9a <_svfprintf_r+0x522>
    4f52:	mov	r1, r9
    4f54:	mov.w	r8, #16
    4f58:	mov	r9, r6
    4f5a:	ldr	r5, [sp, #20]
    4f5c:	ldr	r6, [sp, #12]
    4f5e:	b.n	4f6a <_svfprintf_r+0x4f2>
    4f60:	subs	r4, #16
    4f62:	cmp	r4, #16
    4f64:	add.w	r1, r1, #8
    4f68:	ble.n	4f96 <_svfprintf_r+0x51e>
    4f6a:	adds	r2, #1
    4f6c:	adds	r3, #16
    4f6e:	cmp	r2, #7
    4f70:	str	r3, [sp, #116]	; 0x74
    4f72:	str	r2, [sp, #112]	; 0x70
    4f74:	stmia.w	r1, {r7, r8}
    4f78:	ble.n	4f60 <_svfprintf_r+0x4e8>
    4f7a:	add	r2, sp, #108	; 0x6c
    4f7c:	mov	r1, r6
    4f7e:	mov	r0, r5
    4f80:	bl	5fe8 <__ssprint_r>
    4f84:	cmp	r0, #0
    4f86:	bne.w	4c64 <_svfprintf_r+0x1ec>
    4f8a:	subs	r4, #16
    4f8c:	cmp	r4, #16
    4f8e:	ldr	r3, [sp, #116]	; 0x74
    4f90:	ldr	r2, [sp, #112]	; 0x70
    4f92:	add	r1, sp, #160	; 0xa0
    4f94:	bgt.n	4f6a <_svfprintf_r+0x4f2>
    4f96:	mov	r6, r9
    4f98:	mov	r9, r1
    4f9a:	adds	r2, #1
    4f9c:	add	r3, r4
    4f9e:	cmp	r2, #7
    4fa0:	str	r3, [sp, #116]	; 0x74
    4fa2:	str	r2, [sp, #112]	; 0x70
    4fa4:	str.w	r7, [r9]
    4fa8:	str.w	r4, [r9, #4]
    4fac:	bgt.w	55ba <_svfprintf_r+0xb42>
    4fb0:	add.w	r9, r9, #8
    4fb4:	tst.w	fp, #256	; 0x100
    4fb8:	bne.w	5380 <_svfprintf_r+0x908>
    4fbc:	ldr	r2, [sp, #112]	; 0x70
    4fbe:	ldr	r0, [sp, #32]
    4fc0:	str.w	r6, [r9]
    4fc4:	adds	r2, #1
    4fc6:	add	r3, r0
    4fc8:	cmp	r2, #7
    4fca:	str	r3, [sp, #116]	; 0x74
    4fcc:	str.w	r0, [r9, #4]
    4fd0:	str	r2, [sp, #112]	; 0x70
    4fd2:	bgt.w	555a <_svfprintf_r+0xae2>
    4fd6:	add.w	r9, r9, #8
    4fda:	tst.w	fp, #4
    4fde:	beq.n	505e <_svfprintf_r+0x5e6>
    4fe0:	ldr	r2, [sp, #28]
    4fe2:	ldr	r1, [sp, #16]
    4fe4:	subs	r4, r2, r1
    4fe6:	cmp	r4, #0
    4fe8:	ble.n	505e <_svfprintf_r+0x5e6>
    4fea:	cmp	r4, #16
    4fec:	ldr	r2, [sp, #112]	; 0x70
    4fee:	ldr	r7, [pc, #244]	; (50e4 <_svfprintf_r+0x66c>)
    4ff0:	ble.n	5038 <_svfprintf_r+0x5c0>
    4ff2:	movs	r5, #16
    4ff4:	ldr	r6, [sp, #20]
    4ff6:	ldr.w	r8, [sp, #12]
    4ffa:	b.n	5006 <_svfprintf_r+0x58e>
    4ffc:	subs	r4, #16
    4ffe:	cmp	r4, #16
    5000:	add.w	r9, r9, #8
    5004:	ble.n	5038 <_svfprintf_r+0x5c0>
    5006:	adds	r2, #1
    5008:	adds	r3, #16
    500a:	cmp	r2, #7
    500c:	str	r3, [sp, #116]	; 0x74
    500e:	str	r2, [sp, #112]	; 0x70
    5010:	str.w	r7, [r9]
    5014:	str.w	r5, [r9, #4]
    5018:	ble.n	4ffc <_svfprintf_r+0x584>
    501a:	add	r2, sp, #108	; 0x6c
    501c:	mov	r1, r8
    501e:	mov	r0, r6
    5020:	bl	5fe8 <__ssprint_r>
    5024:	cmp	r0, #0
    5026:	bne.w	4c64 <_svfprintf_r+0x1ec>
    502a:	subs	r4, #16
    502c:	cmp	r4, #16
    502e:	ldr	r3, [sp, #116]	; 0x74
    5030:	ldr	r2, [sp, #112]	; 0x70
    5032:	add.w	r9, sp, #160	; 0xa0
    5036:	bgt.n	5006 <_svfprintf_r+0x58e>
    5038:	adds	r2, #1
    503a:	add	r3, r4
    503c:	cmp	r2, #7
    503e:	str	r3, [sp, #116]	; 0x74
    5040:	str	r2, [sp, #112]	; 0x70
    5042:	str.w	r7, [r9]
    5046:	str.w	r4, [r9, #4]
    504a:	ble.n	505e <_svfprintf_r+0x5e6>
    504c:	add	r2, sp, #108	; 0x6c
    504e:	ldr	r1, [sp, #12]
    5050:	ldr	r0, [sp, #20]
    5052:	bl	5fe8 <__ssprint_r>
    5056:	cmp	r0, #0
    5058:	bne.w	4c64 <_svfprintf_r+0x1ec>
    505c:	ldr	r3, [sp, #116]	; 0x74
    505e:	ldr	r2, [sp, #24]
    5060:	ldr	r1, [sp, #28]
    5062:	ldr	r0, [sp, #16]
    5064:	cmp	r1, r0
    5066:	ite	ge
    5068:	addge	r2, r2, r1
    506a:	addlt	r2, r2, r0
    506c:	str	r2, [sp, #24]
    506e:	cmp	r3, #0
    5070:	bne.w	5572 <_svfprintf_r+0xafa>
    5074:	movs	r3, #0
    5076:	str	r3, [sp, #112]	; 0x70
    5078:	add.w	r9, sp, #160	; 0xa0
    507c:	b.n	4ac4 <_svfprintf_r+0x4c>
    507e:	orr.w	fp, fp, #8
    5082:	ldrb.w	r3, [sl]
    5086:	b.n	4b2a <_svfprintf_r+0xb2>
    5088:	str	r3, [sp, #48]	; 0x30
    508a:	mov	r8, r5
    508c:	cmp	r2, #0
    508e:	bne.w	5fc6 <_svfprintf_r+0x154e>
    5092:	orr.w	fp, fp, #16
    5096:	ands.w	r3, fp, #32
    509a:	bne.w	4c92 <_svfprintf_r+0x21a>
    509e:	ands.w	r2, fp, #16
    50a2:	bne.w	57c8 <_svfprintf_r+0xd50>
    50a6:	ands.w	r3, fp, #64	; 0x40
    50aa:	beq.w	57c8 <_svfprintf_r+0xd50>
    50ae:	ldr	r1, [sp, #36]	; 0x24
    50b0:	strb.w	r2, [sp, #79]	; 0x4f
    50b4:	mov	r3, r1
    50b6:	cmp.w	r8, #0
    50ba:	add.w	r3, r3, #4
    50be:	ldrh	r4, [r1, #0]
    50c0:	mov.w	r5, #0
    50c4:	blt.w	5c1e <_svfprintf_r+0x11a6>
    50c8:	orrs.w	r1, r4, r5
    50cc:	bic.w	fp, fp, #128	; 0x80
    50d0:	str	r3, [sp, #36]	; 0x24
    50d2:	beq.w	5352 <_svfprintf_r+0x8da>
    50d6:	mov	r7, r2
    50d8:	b.n	4cbc <_svfprintf_r+0x244>
    50da:	nop
    50dc:	.word	0x200005b4
    50e0:	.word	0x200005b0
    50e4:	.word	0x200005f0
    50e8:	.word	0x200005a0
    50ec:	str	r3, [sp, #48]	; 0x30
    50ee:	mov	r8, r5
    50f0:	cmp	r2, #0
    50f2:	bne.w	5fa8 <_svfprintf_r+0x1530>
    50f6:	orr.w	fp, fp, #16
    50fa:	ands.w	r3, fp, #32
    50fe:	beq.w	56d0 <_svfprintf_r+0xc58>
    5102:	ldr	r7, [sp, #36]	; 0x24
    5104:	adds	r7, #7
    5106:	bic.w	r3, r7, #7
    510a:	movs	r7, #0
    510c:	add.w	r2, r3, #8
    5110:	cmp	r8, r7
    5112:	str	r2, [sp, #36]	; 0x24
    5114:	ldrd	r4, r5, [r3]
    5118:	strb.w	r7, [sp, #79]	; 0x4f
    511c:	bge.w	4db6 <_svfprintf_r+0x33e>
    5120:	orrs.w	r3, r4, r5
    5124:	bne.w	4dc2 <_svfprintf_r+0x34a>
    5128:	add	r6, sp, #224	; 0xe0
    512a:	adds	r4, #48	; 0x30
    512c:	strb.w	r4, [r6, #-65]!
    5130:	add	r3, sp, #160	; 0xa0
    5132:	subs	r3, r3, r6
    5134:	str	r3, [sp, #32]
    5136:	ldr	r3, [sp, #32]
    5138:	cmp	r3, r8
    513a:	it	lt
    513c:	movlt	r3, r8
    513e:	str	r3, [sp, #16]
    5140:	movs	r3, #0
    5142:	str	r3, [sp, #56]	; 0x38
    5144:	b.n	4e5c <_svfprintf_r+0x3e4>
    5146:	str	r3, [sp, #48]	; 0x30
    5148:	mov	r8, r5
    514a:	cmp	r2, #0
    514c:	bne.w	5fa0 <_svfprintf_r+0x1528>
    5150:	tst.w	fp, #32
    5154:	ldr	r0, [pc, #776]	; (5460 <_svfprintf_r+0x9e8>)
    5156:	beq.w	5266 <_svfprintf_r+0x7ee>
    515a:	ldr	r7, [sp, #36]	; 0x24
    515c:	adds	r7, #7
    515e:	bic.w	r3, r7, #7
    5162:	ldrd	r4, r5, [r3]
    5166:	add.w	r2, r3, #8
    516a:	str	r2, [sp, #36]	; 0x24
    516c:	ands.w	r7, fp, #1
    5170:	beq.w	5602 <_svfprintf_r+0xb8a>
    5174:	orrs.w	r3, r4, r5
    5178:	beq.w	5ac2 <_svfprintf_r+0x104a>
    517c:	movs	r7, #0
    517e:	movs	r3, #48	; 0x30
    5180:	ldrb.w	r2, [sp, #48]	; 0x30
    5184:	strb.w	r3, [sp, #80]	; 0x50
    5188:	cmp	r8, r7
    518a:	strb.w	r2, [sp, #81]	; 0x51
    518e:	strb.w	r7, [sp, #79]	; 0x4f
    5192:	orr.w	r3, fp, #2
    5196:	blt.w	5dc8 <_svfprintf_r+0x1350>
    519a:	bic.w	r3, fp, #128	; 0x80
    519e:	orr.w	fp, r3, #2
    51a2:	add	r6, sp, #160	; 0xa0
    51a4:	lsrs	r3, r4, #4
    51a6:	and.w	r1, r4, #15
    51aa:	orr.w	r3, r3, r5, lsl #28
    51ae:	lsrs	r2, r5, #4
    51b0:	mov	r4, r3
    51b2:	mov	r5, r2
    51b4:	ldrb	r3, [r0, r1]
    51b6:	strb.w	r3, [r6, #-1]!
    51ba:	orrs.w	r3, r4, r5
    51be:	bne.n	51a4 <_svfprintf_r+0x72c>
    51c0:	b.n	5130 <_svfprintf_r+0x6b8>
    51c2:	ldr	r1, [sp, #36]	; 0x24
    51c4:	str	r3, [sp, #48]	; 0x30
    51c6:	ldr	r2, [r1, #0]
    51c8:	strb.w	r2, [sp, #120]	; 0x78
    51cc:	movs	r3, #0
    51ce:	mov	r2, r1
    51d0:	mov	r7, r3
    51d2:	strb.w	r3, [sp, #79]	; 0x4f
    51d6:	adds	r2, #4
    51d8:	movs	r3, #1
    51da:	str	r3, [sp, #16]
    51dc:	mov	r8, r7
    51de:	str	r7, [sp, #56]	; 0x38
    51e0:	str	r2, [sp, #36]	; 0x24
    51e2:	str	r3, [sp, #32]
    51e4:	add	r6, sp, #120	; 0x78
    51e6:	b.n	4e64 <_svfprintf_r+0x3ec>
    51e8:	str	r3, [sp, #48]	; 0x30
    51ea:	mov	r8, r5
    51ec:	cmp	r2, #0
    51ee:	beq.w	4d82 <_svfprintf_r+0x30a>
    51f2:	strb.w	r1, [sp, #79]	; 0x4f
    51f6:	b.n	4d82 <_svfprintf_r+0x30a>
    51f8:	orr.w	fp, fp, #64	; 0x40
    51fc:	ldrb.w	r3, [sl]
    5200:	b.n	4b2a <_svfprintf_r+0xb2>
    5202:	ldrb.w	r3, [sl]
    5206:	cmp	r1, #0
    5208:	bne.w	4b2a <_svfprintf_r+0xb2>
    520c:	movs	r2, #1
    520e:	movs	r1, #32
    5210:	b.n	4b2a <_svfprintf_r+0xb2>
    5212:	orr.w	fp, fp, #1
    5216:	ldrb.w	r3, [sl]
    521a:	b.n	4b2a <_svfprintf_r+0xb2>
    521c:	ldr	r4, [sp, #36]	; 0x24
    521e:	ldr	r3, [r4, #0]
    5220:	str	r3, [sp, #28]
    5222:	mov	r0, r3
    5224:	cmp	r0, #0
    5226:	mov	r3, r4
    5228:	add.w	r3, r3, #4
    522c:	blt.w	4bee <_svfprintf_r+0x176>
    5230:	str	r3, [sp, #36]	; 0x24
    5232:	ldrb.w	r3, [sl]
    5236:	b.n	4b2a <_svfprintf_r+0xb2>
    5238:	ldrb.w	r3, [sl]
    523c:	movs	r2, #1
    523e:	movs	r1, #43	; 0x2b
    5240:	b.n	4b2a <_svfprintf_r+0xb2>
    5242:	str	r3, [sp, #48]	; 0x30
    5244:	mov	r8, r5
    5246:	cmp	r2, #0
    5248:	beq.w	50fa <_svfprintf_r+0x682>
    524c:	strb.w	r1, [sp, #79]	; 0x4f
    5250:	b.n	50fa <_svfprintf_r+0x682>
    5252:	str	r3, [sp, #48]	; 0x30
    5254:	mov	r8, r5
    5256:	cmp	r2, #0
    5258:	bne.w	5fb0 <_svfprintf_r+0x1538>
    525c:	tst.w	fp, #32
    5260:	ldr	r0, [pc, #512]	; (5464 <_svfprintf_r+0x9ec>)
    5262:	bne.w	515a <_svfprintf_r+0x6e2>
    5266:	ldr	r2, [sp, #36]	; 0x24
    5268:	tst.w	fp, #16
    526c:	mov	r3, r2
    526e:	bne.w	57f4 <_svfprintf_r+0xd7c>
    5272:	tst.w	fp, #64	; 0x40
    5276:	beq.w	57f4 <_svfprintf_r+0xd7c>
    527a:	adds	r3, #4
    527c:	ldrh	r4, [r2, #0]
    527e:	str	r3, [sp, #36]	; 0x24
    5280:	movs	r5, #0
    5282:	b.n	516c <_svfprintf_r+0x6f4>
    5284:	ldrb.w	r3, [sl]
    5288:	cmp	r3, #108	; 0x6c
    528a:	ittte	eq
    528c:	ldrbeq.w	r3, [sl, #1]
    5290:	orreq.w	fp, fp, #32
    5294:	addeq.w	sl, sl, #1
    5298:	orrne.w	fp, fp, #16
    529c:	b.n	4b2a <_svfprintf_r+0xb2>
    529e:	cmp	r2, #0
    52a0:	bne.w	5f82 <_svfprintf_r+0x150a>
    52a4:	tst.w	fp, #32
    52a8:	beq.w	5978 <_svfprintf_r+0xf00>
    52ac:	ldr	r2, [sp, #36]	; 0x24
    52ae:	ldr	r1, [sp, #24]
    52b0:	ldr	r3, [r2, #0]
    52b2:	asrs	r5, r1, #31
    52b4:	mov	r0, r1
    52b6:	adds	r2, #4
    52b8:	mov	r1, r5
    52ba:	str	r2, [sp, #36]	; 0x24
    52bc:	strd	r0, r1, [r3]
    52c0:	b.n	4ac4 <_svfprintf_r+0x4c>
    52c2:	orr.w	fp, fp, #32
    52c6:	ldrb.w	r3, [sl]
    52ca:	b.n	4b2a <_svfprintf_r+0xb2>
    52cc:	ldr	r2, [sp, #36]	; 0x24
    52ce:	str	r3, [sp, #48]	; 0x30
    52d0:	ldr	r6, [r2, #0]
    52d2:	movs	r4, #0
    52d4:	strb.w	r4, [sp, #79]	; 0x4f
    52d8:	adds	r7, r2, #4
    52da:	cmp	r6, #0
    52dc:	beq.w	5daa <_svfprintf_r+0x1332>
    52e0:	cmp	r5, #0
    52e2:	blt.w	5c2a <_svfprintf_r+0x11b2>
    52e6:	mov	r2, r5
    52e8:	mov	r1, r4
    52ea:	mov	r0, r6
    52ec:	bl	3540 <memchr>
    52f0:	cmp	r0, #0
    52f2:	beq.w	5e8e <_svfprintf_r+0x1416>
    52f6:	subs	r3, r0, r6
    52f8:	str	r3, [sp, #32]
    52fa:	mov	r8, r4
    52fc:	bic.w	r3, r3, r3, asr #31
    5300:	str	r7, [sp, #36]	; 0x24
    5302:	str	r3, [sp, #16]
    5304:	str.w	r8, [sp, #56]	; 0x38
    5308:	ldrb.w	r7, [sp, #79]	; 0x4f
    530c:	b.n	4e5c <_svfprintf_r+0x3e4>
    530e:	ldr	r0, [pc, #340]	; (5464 <_svfprintf_r+0x9ec>)
    5310:	str	r2, [sp, #48]	; 0x30
    5312:	cmp.w	r8, #0
    5316:	bne.w	5622 <_svfprintf_r+0xbaa>
    531a:	mov	r7, r8
    531c:	mov.w	r8, #0
    5320:	str.w	r8, [sp, #32]
    5324:	add	r6, sp, #160	; 0xa0
    5326:	b.n	5136 <_svfprintf_r+0x6be>
    5328:	str	r3, [sp, #48]	; 0x30
    532a:	cmp	r2, #0
    532c:	bne.w	5f8a <_svfprintf_r+0x1512>
    5330:	ldr	r2, [sp, #48]	; 0x30
    5332:	cmp	r2, #0
    5334:	beq.w	4c56 <_svfprintf_r+0x1de>
    5338:	movs	r3, #0
    533a:	movs	r1, #1
    533c:	mov	r7, r3
    533e:	str	r1, [sp, #16]
    5340:	strb.w	r2, [sp, #120]	; 0x78
    5344:	strb.w	r3, [sp, #79]	; 0x4f
    5348:	mov	r8, r3
    534a:	str	r3, [sp, #56]	; 0x38
    534c:	str	r1, [sp, #32]
    534e:	add	r6, sp, #120	; 0x78
    5350:	b.n	4e64 <_svfprintf_r+0x3ec>
    5352:	cmp.w	r8, #0
    5356:	beq.w	5e70 <_svfprintf_r+0x13f8>
    535a:	movs	r7, #0
    535c:	movs	r4, #0
    535e:	movs	r5, #0
    5360:	b.n	4cbc <_svfprintf_r+0x244>
    5362:	ldr	r0, [pc, #256]	; (5464 <_svfprintf_r+0x9ec>)
    5364:	str	r2, [sp, #48]	; 0x30
    5366:	mov	fp, r3
    5368:	orrs.w	r3, r4, r5
    536c:	str	r7, [sp, #36]	; 0x24
    536e:	mov.w	r7, #0
    5372:	bne.w	51a2 <_svfprintf_r+0x72a>
    5376:	movs	r4, #0
    5378:	movs	r5, #0
    537a:	b.n	51a2 <_svfprintf_r+0x72a>
    537c:	ldr	r3, [sp, #116]	; 0x74
    537e:	b.n	4ef8 <_svfprintf_r+0x480>
    5380:	ldr	r2, [sp, #48]	; 0x30
    5382:	cmp	r2, #101	; 0x65
    5384:	ble.w	54ca <_svfprintf_r+0xa52>
    5388:	vcmp.f64	d8, #0.0
    538c:	vmrs	APSR_nzcv, fpscr
    5390:	bne.w	5626 <_svfprintf_r+0xbae>
    5394:	ldr	r2, [sp, #112]	; 0x70
    5396:	ldr	r1, [pc, #208]	; (5468 <_svfprintf_r+0x9f0>)
    5398:	str.w	r1, [r9]
    539c:	adds	r2, #1
    539e:	adds	r3, #1
    53a0:	movs	r1, #1
    53a2:	cmp	r2, #7
    53a4:	str	r3, [sp, #116]	; 0x74
    53a6:	str	r2, [sp, #112]	; 0x70
    53a8:	str.w	r1, [r9, #4]
    53ac:	bgt.w	5ad4 <_svfprintf_r+0x105c>
    53b0:	add.w	r9, r9, #8
    53b4:	ldr	r2, [sp, #84]	; 0x54
    53b6:	ldr	r1, [sp, #52]	; 0x34
    53b8:	cmp	r2, r1
    53ba:	blt.n	53c4 <_svfprintf_r+0x94c>
    53bc:	tst.w	fp, #1
    53c0:	beq.w	4fda <_svfprintf_r+0x562>
    53c4:	ldr	r2, [sp, #112]	; 0x70
    53c6:	ldr	r0, [sp, #60]	; 0x3c
    53c8:	ldr	r1, [sp, #64]	; 0x40
    53ca:	str.w	r1, [r9]
    53ce:	adds	r2, #1
    53d0:	add	r3, r0
    53d2:	cmp	r2, #7
    53d4:	str	r3, [sp, #116]	; 0x74
    53d6:	str.w	r0, [r9, #4]
    53da:	str	r2, [sp, #112]	; 0x70
    53dc:	bgt.w	5b8c <_svfprintf_r+0x1114>
    53e0:	add.w	r9, r9, #8
    53e4:	ldr	r2, [sp, #52]	; 0x34
    53e6:	subs	r4, r2, #1
    53e8:	cmp	r4, #0
    53ea:	ble.w	4fda <_svfprintf_r+0x562>
    53ee:	cmp	r4, #16
    53f0:	ldr	r2, [sp, #112]	; 0x70
    53f2:	ldr	r7, [pc, #120]	; (546c <_svfprintf_r+0x9f4>)
    53f4:	ble.w	57b0 <_svfprintf_r+0xd38>
    53f8:	movs	r5, #16
    53fa:	ldr	r6, [sp, #20]
    53fc:	ldr.w	r8, [sp, #12]
    5400:	b.n	540e <_svfprintf_r+0x996>
    5402:	add.w	r9, r9, #8
    5406:	subs	r4, #16
    5408:	cmp	r4, #16
    540a:	ble.w	57b0 <_svfprintf_r+0xd38>
    540e:	adds	r2, #1
    5410:	adds	r3, #16
    5412:	cmp	r2, #7
    5414:	str	r3, [sp, #116]	; 0x74
    5416:	str	r2, [sp, #112]	; 0x70
    5418:	str.w	r7, [r9]
    541c:	str.w	r5, [r9, #4]
    5420:	ble.n	5402 <_svfprintf_r+0x98a>
    5422:	add	r2, sp, #108	; 0x6c
    5424:	mov	r1, r8
    5426:	mov	r0, r6
    5428:	bl	5fe8 <__ssprint_r>
    542c:	cmp	r0, #0
    542e:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5432:	ldr	r3, [sp, #116]	; 0x74
    5434:	ldr	r2, [sp, #112]	; 0x70
    5436:	add.w	r9, sp, #160	; 0xa0
    543a:	b.n	5406 <_svfprintf_r+0x98e>
    543c:	ldr	r2, [sp, #28]
    543e:	ldr	r1, [sp, #16]
    5440:	subs	r4, r2, r1
    5442:	cmp	r4, #0
    5444:	ble.w	4f40 <_svfprintf_r+0x4c8>
    5448:	cmp	r4, #16
    544a:	ldr	r2, [sp, #112]	; 0x70
    544c:	ldr	r7, [pc, #28]	; (546c <_svfprintf_r+0x9f4>)
    544e:	ble.n	54ae <_svfprintf_r+0xa36>
    5450:	mov	r1, r9
    5452:	movs	r5, #16
    5454:	mov	r9, r8
    5456:	mov	r0, r3
    5458:	mov	r8, r6
    545a:	ldr	r6, [sp, #20]
    545c:	b.n	547a <_svfprintf_r+0xa02>
    545e:	nop
    5460:	.word	0x200005c0
    5464:	.word	0x200005d4
    5468:	.word	0x2000059c
    546c:	.word	0x200005a0
    5470:	subs	r4, #16
    5472:	cmp	r4, #16
    5474:	add.w	r1, r1, #8
    5478:	ble.n	54a6 <_svfprintf_r+0xa2e>
    547a:	adds	r2, #1
    547c:	adds	r0, #16
    547e:	cmp	r2, #7
    5480:	str	r0, [sp, #116]	; 0x74
    5482:	str	r2, [sp, #112]	; 0x70
    5484:	str	r7, [r1, #0]
    5486:	str	r5, [r1, #4]
    5488:	ble.n	5470 <_svfprintf_r+0x9f8>
    548a:	add	r2, sp, #108	; 0x6c
    548c:	ldr	r1, [sp, #12]
    548e:	mov	r0, r6
    5490:	bl	5fe8 <__ssprint_r>
    5494:	cmp	r0, #0
    5496:	bne.w	4c64 <_svfprintf_r+0x1ec>
    549a:	subs	r4, #16
    549c:	cmp	r4, #16
    549e:	ldr	r0, [sp, #116]	; 0x74
    54a0:	ldr	r2, [sp, #112]	; 0x70
    54a2:	add	r1, sp, #160	; 0xa0
    54a4:	bgt.n	547a <_svfprintf_r+0xa02>
    54a6:	mov	r6, r8
    54a8:	mov	r3, r0
    54aa:	mov	r8, r9
    54ac:	mov	r9, r1
    54ae:	adds	r2, #1
    54b0:	add	r3, r4
    54b2:	cmp	r2, #7
    54b4:	str	r3, [sp, #116]	; 0x74
    54b6:	str	r2, [sp, #112]	; 0x70
    54b8:	str.w	r7, [r9]
    54bc:	str.w	r4, [r9, #4]
    54c0:	bgt.w	5950 <_svfprintf_r+0xed8>
    54c4:	add.w	r9, r9, #8
    54c8:	b.n	4f40 <_svfprintf_r+0x4c8>
    54ca:	ldr	r2, [sp, #52]	; 0x34
    54cc:	str.w	r6, [r9]
    54d0:	cmp	r2, #1
    54d2:	ldr	r2, [sp, #112]	; 0x70
    54d4:	add.w	r3, r3, #1
    54d8:	add.w	r2, r2, #1
    54dc:	mov.w	r1, #1
    54e0:	str	r3, [sp, #116]	; 0x74
    54e2:	str	r2, [sp, #112]	; 0x70
    54e4:	str.w	r1, [r9, #4]
    54e8:	ble.w	590c <_svfprintf_r+0xe94>
    54ec:	cmp	r2, #7
    54ee:	bgt.w	591c <_svfprintf_r+0xea4>
    54f2:	add.w	r9, r9, #8
    54f6:	ldr	r0, [sp, #60]	; 0x3c
    54f8:	ldr	r1, [sp, #64]	; 0x40
    54fa:	str.w	r1, [r9]
    54fe:	adds	r2, #1
    5500:	add	r3, r0
    5502:	cmp	r2, #7
    5504:	str	r3, [sp, #116]	; 0x74
    5506:	str	r2, [sp, #112]	; 0x70
    5508:	str.w	r0, [r9, #4]
    550c:	bgt.w	5936 <_svfprintf_r+0xebe>
    5510:	add.w	r9, r9, #8
    5514:	vcmp.f64	d8, #0.0
    5518:	vmrs	APSR_nzcv, fpscr
    551c:	ldr	r1, [sp, #52]	; 0x34
    551e:	beq.w	570c <_svfprintf_r+0xc94>
    5522:	subs	r1, #1
    5524:	adds	r2, #1
    5526:	adds	r6, #1
    5528:	add	r3, r1
    552a:	cmp	r2, #7
    552c:	str.w	r6, [r9]
    5530:	str	r2, [sp, #112]	; 0x70
    5532:	str	r3, [sp, #116]	; 0x74
    5534:	str.w	r1, [r9, #4]
    5538:	bgt.w	5776 <_svfprintf_r+0xcfe>
    553c:	add.w	r9, r9, #8
    5540:	ldr	r0, [sp, #68]	; 0x44
    5542:	str.w	r0, [r9, #4]
    5546:	adds	r2, #1
    5548:	add	r3, r0
    554a:	add	r1, sp, #92	; 0x5c
    554c:	cmp	r2, #7
    554e:	str	r3, [sp, #116]	; 0x74
    5550:	str	r2, [sp, #112]	; 0x70
    5552:	str.w	r1, [r9]
    5556:	ble.w	4fd6 <_svfprintf_r+0x55e>
    555a:	add	r2, sp, #108	; 0x6c
    555c:	ldr	r1, [sp, #12]
    555e:	ldr	r0, [sp, #20]
    5560:	bl	5fe8 <__ssprint_r>
    5564:	cmp	r0, #0
    5566:	bne.w	4c64 <_svfprintf_r+0x1ec>
    556a:	ldr	r3, [sp, #116]	; 0x74
    556c:	add.w	r9, sp, #160	; 0xa0
    5570:	b.n	4fda <_svfprintf_r+0x562>
    5572:	add	r2, sp, #108	; 0x6c
    5574:	ldr	r1, [sp, #12]
    5576:	ldr	r0, [sp, #20]
    5578:	bl	5fe8 <__ssprint_r>
    557c:	cmp	r0, #0
    557e:	beq.w	5074 <_svfprintf_r+0x5fc>
    5582:	b.w	4c64 <_svfprintf_r+0x1ec>
    5586:	ldr	r1, [sp, #36]	; 0x24
    5588:	cmp.w	r8, #0
    558c:	ldr	r4, [r1, #0]
    558e:	strb.w	r3, [sp, #79]	; 0x4f
    5592:	add.w	r7, r1, #4
    5596:	mov.w	r5, #0
    559a:	blt.w	5c80 <_svfprintf_r+0x1208>
    559e:	orrs.w	r2, r4, r5
    55a2:	str	r7, [sp, #36]	; 0x24
    55a4:	bic.w	fp, fp, #128	; 0x80
    55a8:	mov	r7, r3
    55aa:	bne.w	4dc2 <_svfprintf_r+0x34a>
    55ae:	cmp.w	r8, #0
    55b2:	beq.w	531c <_svfprintf_r+0x8a4>
    55b6:	movs	r4, #0
    55b8:	b.n	5128 <_svfprintf_r+0x6b0>
    55ba:	add	r2, sp, #108	; 0x6c
    55bc:	ldr	r1, [sp, #12]
    55be:	ldr	r0, [sp, #20]
    55c0:	bl	5fe8 <__ssprint_r>
    55c4:	cmp	r0, #0
    55c6:	bne.w	4c64 <_svfprintf_r+0x1ec>
    55ca:	ldr	r3, [sp, #116]	; 0x74
    55cc:	add.w	r9, sp, #160	; 0xa0
    55d0:	b.n	4fb4 <_svfprintf_r+0x53c>
    55d2:	add	r2, sp, #108	; 0x6c
    55d4:	ldr	r1, [sp, #12]
    55d6:	ldr	r0, [sp, #20]
    55d8:	bl	5fe8 <__ssprint_r>
    55dc:	cmp	r0, #0
    55de:	bne.w	4c64 <_svfprintf_r+0x1ec>
    55e2:	ldr	r3, [sp, #116]	; 0x74
    55e4:	add.w	r9, sp, #160	; 0xa0
    55e8:	b.n	4f18 <_svfprintf_r+0x4a0>
    55ea:	add	r2, sp, #108	; 0x6c
    55ec:	ldr	r1, [sp, #12]
    55ee:	ldr	r0, [sp, #20]
    55f0:	bl	5fe8 <__ssprint_r>
    55f4:	cmp	r0, #0
    55f6:	bne.w	4c64 <_svfprintf_r+0x1ec>
    55fa:	ldr	r3, [sp, #116]	; 0x74
    55fc:	add.w	r9, sp, #160	; 0xa0
    5600:	b.n	4f38 <_svfprintf_r+0x4c0>
    5602:	cmp.w	r8, #0
    5606:	strb.w	r7, [sp, #79]	; 0x4f
    560a:	blt.w	5aec <_svfprintf_r+0x1074>
    560e:	orrs.w	r3, r4, r5
    5612:	bic.w	fp, fp, #128	; 0x80
    5616:	bne.w	51a2 <_svfprintf_r+0x72a>
    561a:	cmp.w	r8, #0
    561e:	beq.w	531a <_svfprintf_r+0x8a2>
    5622:	movs	r7, #0
    5624:	b.n	5376 <_svfprintf_r+0x8fe>
    5626:	ldr	r4, [sp, #84]	; 0x54
    5628:	cmp	r4, #0
    562a:	ble.w	5af0 <_svfprintf_r+0x1078>
    562e:	ldr	r2, [sp, #56]	; 0x38
    5630:	ldr	r1, [sp, #52]	; 0x34
    5632:	cmp	r2, r1
    5634:	it	ge
    5636:	movge	r2, r1
    5638:	cmp	r2, #0
    563a:	mov	r4, r2
    563c:	ble.n	565a <_svfprintf_r+0xbe2>
    563e:	ldr	r2, [sp, #112]	; 0x70
    5640:	str.w	r6, [r9]
    5644:	adds	r2, #1
    5646:	add	r3, r4
    5648:	cmp	r2, #7
    564a:	str	r3, [sp, #116]	; 0x74
    564c:	str.w	r4, [r9, #4]
    5650:	str	r2, [sp, #112]	; 0x70
    5652:	bgt.w	5d3a <_svfprintf_r+0x12c2>
    5656:	add.w	r9, r9, #8
    565a:	ldr	r2, [sp, #56]	; 0x38
    565c:	cmp	r4, #0
    565e:	it	ge
    5660:	subge	r2, r2, r4
    5662:	cmp	r2, #0
    5664:	mov	r4, r2
    5666:	ble.w	584c <_svfprintf_r+0xdd4>
    566a:	cmp	r4, #16
    566c:	ldr	r2, [sp, #112]	; 0x70
    566e:	ldr	r7, [pc, #772]	; (5974 <_svfprintf_r+0xefc>)
    5670:	ble.w	5aa6 <_svfprintf_r+0x102e>
    5674:	mov	r1, r9
    5676:	movs	r5, #16
    5678:	mov	r9, r6
    567a:	ldr.w	r8, [sp, #20]
    567e:	ldr	r6, [sp, #12]
    5680:	b.n	568c <_svfprintf_r+0xc14>
    5682:	adds	r1, #8
    5684:	subs	r4, #16
    5686:	cmp	r4, #16
    5688:	ble.w	5aa2 <_svfprintf_r+0x102a>
    568c:	adds	r2, #1
    568e:	adds	r3, #16
    5690:	cmp	r2, #7
    5692:	str	r3, [sp, #116]	; 0x74
    5694:	str	r2, [sp, #112]	; 0x70
    5696:	str	r7, [r1, #0]
    5698:	str	r5, [r1, #4]
    569a:	ble.n	5682 <_svfprintf_r+0xc0a>
    569c:	add	r2, sp, #108	; 0x6c
    569e:	mov	r1, r6
    56a0:	mov	r0, r8
    56a2:	bl	5fe8 <__ssprint_r>
    56a6:	cmp	r0, #0
    56a8:	bne.w	4c64 <_svfprintf_r+0x1ec>
    56ac:	ldr	r3, [sp, #116]	; 0x74
    56ae:	ldr	r2, [sp, #112]	; 0x70
    56b0:	add	r1, sp, #160	; 0xa0
    56b2:	b.n	5684 <_svfprintf_r+0xc0c>
    56b4:	add	r2, sp, #108	; 0x6c
    56b6:	ldr	r1, [sp, #12]
    56b8:	ldr	r0, [sp, #20]
    56ba:	bl	5fe8 <__ssprint_r>
    56be:	cmp	r0, #0
    56c0:	bne.w	4c64 <_svfprintf_r+0x1ec>
    56c4:	ldrb.w	r7, [sp, #79]	; 0x4f
    56c8:	ldr	r3, [sp, #116]	; 0x74
    56ca:	add.w	r9, sp, #160	; 0xa0
    56ce:	b.n	4ef8 <_svfprintf_r+0x480>
    56d0:	ands.w	r2, fp, #16
    56d4:	bne.w	5586 <_svfprintf_r+0xb0e>
    56d8:	ands.w	r3, fp, #64	; 0x40
    56dc:	beq.w	5586 <_svfprintf_r+0xb0e>
    56e0:	ldr	r1, [sp, #36]	; 0x24
    56e2:	strb.w	r2, [sp, #79]	; 0x4f
    56e6:	mov	r3, r1
    56e8:	cmp.w	r8, #0
    56ec:	add.w	r3, r3, #4
    56f0:	ldrh	r4, [r1, #0]
    56f2:	mov.w	r5, #0
    56f6:	blt.w	5c22 <_svfprintf_r+0x11aa>
    56fa:	orrs.w	r1, r4, r5
    56fe:	bic.w	fp, fp, #128	; 0x80
    5702:	str	r3, [sp, #36]	; 0x24
    5704:	mov	r7, r2
    5706:	bne.w	4dc2 <_svfprintf_r+0x34a>
    570a:	b.n	55ae <_svfprintf_r+0xb36>
    570c:	subs	r4, r1, #1
    570e:	cmp	r4, #0
    5710:	ble.w	5540 <_svfprintf_r+0xac8>
    5714:	cmp	r4, #16
    5716:	ldr	r7, [pc, #604]	; (5974 <_svfprintf_r+0xefc>)
    5718:	ble.n	5760 <_svfprintf_r+0xce8>
    571a:	movs	r5, #16
    571c:	ldr	r6, [sp, #20]
    571e:	ldr.w	r8, [sp, #12]
    5722:	b.n	572e <_svfprintf_r+0xcb6>
    5724:	subs	r4, #16
    5726:	cmp	r4, #16
    5728:	add.w	r9, r9, #8
    572c:	ble.n	5760 <_svfprintf_r+0xce8>
    572e:	adds	r2, #1
    5730:	adds	r3, #16
    5732:	cmp	r2, #7
    5734:	str	r3, [sp, #116]	; 0x74
    5736:	str	r2, [sp, #112]	; 0x70
    5738:	str.w	r7, [r9]
    573c:	str.w	r5, [r9, #4]
    5740:	ble.n	5724 <_svfprintf_r+0xcac>
    5742:	add	r2, sp, #108	; 0x6c
    5744:	mov	r1, r8
    5746:	mov	r0, r6
    5748:	bl	5fe8 <__ssprint_r>
    574c:	cmp	r0, #0
    574e:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5752:	subs	r4, #16
    5754:	cmp	r4, #16
    5756:	ldr	r3, [sp, #116]	; 0x74
    5758:	ldr	r2, [sp, #112]	; 0x70
    575a:	add.w	r9, sp, #160	; 0xa0
    575e:	bgt.n	572e <_svfprintf_r+0xcb6>
    5760:	adds	r2, #1
    5762:	add	r3, r4
    5764:	cmp	r2, #7
    5766:	str	r3, [sp, #116]	; 0x74
    5768:	str	r2, [sp, #112]	; 0x70
    576a:	str.w	r7, [r9]
    576e:	str.w	r4, [r9, #4]
    5772:	ble.w	553c <_svfprintf_r+0xac4>
    5776:	add	r2, sp, #108	; 0x6c
    5778:	ldr	r1, [sp, #12]
    577a:	ldr	r0, [sp, #20]
    577c:	bl	5fe8 <__ssprint_r>
    5780:	cmp	r0, #0
    5782:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5786:	ldr	r3, [sp, #116]	; 0x74
    5788:	ldr	r2, [sp, #112]	; 0x70
    578a:	add.w	r9, sp, #160	; 0xa0
    578e:	b.n	5540 <_svfprintf_r+0xac8>
    5790:	tst.w	fp, #16
    5794:	bne.n	57fe <_svfprintf_r+0xd86>
    5796:	tst.w	fp, #64	; 0x40
    579a:	beq.n	57fe <_svfprintf_r+0xd86>
    579c:	ldr	r1, [sp, #36]	; 0x24
    579e:	ldrsh.w	r4, [r1]
    57a2:	adds	r1, #4
    57a4:	asrs	r5, r4, #31
    57a6:	mov	r2, r4
    57a8:	mov	r3, r5
    57aa:	str	r1, [sp, #36]	; 0x24
    57ac:	b.w	4da0 <_svfprintf_r+0x328>
    57b0:	adds	r2, #1
    57b2:	add	r3, r4
    57b4:	cmp	r2, #7
    57b6:	str	r3, [sp, #116]	; 0x74
    57b8:	str	r2, [sp, #112]	; 0x70
    57ba:	str.w	r7, [r9]
    57be:	str.w	r4, [r9, #4]
    57c2:	ble.w	4fd6 <_svfprintf_r+0x55e>
    57c6:	b.n	555a <_svfprintf_r+0xae2>
    57c8:	ldr	r1, [sp, #36]	; 0x24
    57ca:	cmp.w	r8, #0
    57ce:	ldr	r4, [r1, #0]
    57d0:	strb.w	r3, [sp, #79]	; 0x4f
    57d4:	add.w	r7, r1, #4
    57d8:	mov.w	r5, #0
    57dc:	blt.w	596a <_svfprintf_r+0xef2>
    57e0:	orrs.w	r2, r4, r5
    57e4:	bic.w	fp, fp, #128	; 0x80
    57e8:	str	r7, [sp, #36]	; 0x24
    57ea:	beq.w	5352 <_svfprintf_r+0x8da>
    57ee:	mov	r7, r3
    57f0:	b.w	4cbc <_svfprintf_r+0x244>
    57f4:	ldr	r4, [r3, #0]
    57f6:	adds	r3, #4
    57f8:	str	r3, [sp, #36]	; 0x24
    57fa:	movs	r5, #0
    57fc:	b.n	516c <_svfprintf_r+0x6f4>
    57fe:	ldr	r2, [sp, #36]	; 0x24
    5800:	ldr	r4, [r2, #0]
    5802:	mov	r3, r2
    5804:	adds	r3, #4
    5806:	asrs	r5, r4, #31
    5808:	mov	r2, r4
    580a:	str	r3, [sp, #36]	; 0x24
    580c:	cmp	r2, #0
    580e:	mov	r3, r5
    5810:	sbcs.w	r3, r3, #0
    5814:	bge.w	4daa <_svfprintf_r+0x332>
    5818:	negs	r4, r4
    581a:	mov.w	r7, #45	; 0x2d
    581e:	sbc.w	r5, r5, r5, lsl #1
    5822:	cmp.w	r8, #0
    5826:	strb.w	r7, [sp, #79]	; 0x4f
    582a:	blt.w	4dc2 <_svfprintf_r+0x34a>
    582e:	bic.w	fp, fp, #128	; 0x80
    5832:	b.w	4dc2 <_svfprintf_r+0x34a>
    5836:	add	r2, sp, #108	; 0x6c
    5838:	ldr	r1, [sp, #12]
    583a:	ldr	r0, [sp, #20]
    583c:	bl	5fe8 <__ssprint_r>
    5840:	cmp	r0, #0
    5842:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5846:	ldr	r3, [sp, #116]	; 0x74
    5848:	add.w	r9, sp, #160	; 0xa0
    584c:	ldr	r1, [sp, #56]	; 0x38
    584e:	ldr	r2, [sp, #84]	; 0x54
    5850:	add	r1, r6
    5852:	mov	r5, r1
    5854:	ldr	r1, [sp, #52]	; 0x34
    5856:	cmp	r2, r1
    5858:	blt.n	58ea <_svfprintf_r+0xe72>
    585a:	tst.w	fp, #1
    585e:	bne.n	58ea <_svfprintf_r+0xe72>
    5860:	ldr	r0, [sp, #52]	; 0x34
    5862:	add	r6, r0
    5864:	subs	r4, r6, r5
    5866:	subs	r2, r0, r2
    5868:	cmp	r4, r2
    586a:	it	ge
    586c:	movge	r4, r2
    586e:	cmp	r4, #0
    5870:	mov	r6, r4
    5872:	ble.n	5890 <_svfprintf_r+0xe18>
    5874:	ldr	r1, [sp, #112]	; 0x70
    5876:	str.w	r5, [r9]
    587a:	adds	r1, #1
    587c:	add	r3, r4
    587e:	cmp	r1, #7
    5880:	str	r3, [sp, #116]	; 0x74
    5882:	str.w	r4, [r9, #4]
    5886:	str	r1, [sp, #112]	; 0x70
    5888:	bgt.w	5d8c <_svfprintf_r+0x1314>
    588c:	add.w	r9, r9, #8
    5890:	cmp	r6, #0
    5892:	ite	ge
    5894:	subge	r4, r2, r6
    5896:	movlt	r4, r2
    5898:	cmp	r4, #0
    589a:	ble.w	4fda <_svfprintf_r+0x562>
    589e:	cmp	r4, #16
    58a0:	ldr	r2, [sp, #112]	; 0x70
    58a2:	ldr	r7, [pc, #208]	; (5974 <_svfprintf_r+0xefc>)
    58a4:	ble.n	57b0 <_svfprintf_r+0xd38>
    58a6:	movs	r5, #16
    58a8:	ldr	r6, [sp, #20]
    58aa:	ldr.w	r8, [sp, #12]
    58ae:	b.n	58bc <_svfprintf_r+0xe44>
    58b0:	add.w	r9, r9, #8
    58b4:	subs	r4, #16
    58b6:	cmp	r4, #16
    58b8:	ble.w	57b0 <_svfprintf_r+0xd38>
    58bc:	adds	r2, #1
    58be:	adds	r3, #16
    58c0:	cmp	r2, #7
    58c2:	str	r3, [sp, #116]	; 0x74
    58c4:	str	r2, [sp, #112]	; 0x70
    58c6:	str.w	r7, [r9]
    58ca:	str.w	r5, [r9, #4]
    58ce:	ble.n	58b0 <_svfprintf_r+0xe38>
    58d0:	add	r2, sp, #108	; 0x6c
    58d2:	mov	r1, r8
    58d4:	mov	r0, r6
    58d6:	bl	5fe8 <__ssprint_r>
    58da:	cmp	r0, #0
    58dc:	bne.w	4c64 <_svfprintf_r+0x1ec>
    58e0:	ldr	r3, [sp, #116]	; 0x74
    58e2:	ldr	r2, [sp, #112]	; 0x70
    58e4:	add.w	r9, sp, #160	; 0xa0
    58e8:	b.n	58b4 <_svfprintf_r+0xe3c>
    58ea:	ldr	r1, [sp, #112]	; 0x70
    58ec:	ldr	r4, [sp, #60]	; 0x3c
    58ee:	ldr	r0, [sp, #64]	; 0x40
    58f0:	str.w	r0, [r9]
    58f4:	adds	r1, #1
    58f6:	add	r3, r4
    58f8:	cmp	r1, #7
    58fa:	str	r3, [sp, #116]	; 0x74
    58fc:	str.w	r4, [r9, #4]
    5900:	str	r1, [sp, #112]	; 0x70
    5902:	bgt.w	5d52 <_svfprintf_r+0x12da>
    5906:	add.w	r9, r9, #8
    590a:	b.n	5860 <_svfprintf_r+0xde8>
    590c:	tst.w	fp, #1
    5910:	bne.w	54ec <_svfprintf_r+0xa74>
    5914:	cmp	r2, #7
    5916:	ble.w	553c <_svfprintf_r+0xac4>
    591a:	b.n	5776 <_svfprintf_r+0xcfe>
    591c:	add	r2, sp, #108	; 0x6c
    591e:	ldr	r1, [sp, #12]
    5920:	ldr	r0, [sp, #20]
    5922:	bl	5fe8 <__ssprint_r>
    5926:	cmp	r0, #0
    5928:	bne.w	4c64 <_svfprintf_r+0x1ec>
    592c:	ldr	r3, [sp, #116]	; 0x74
    592e:	ldr	r2, [sp, #112]	; 0x70
    5930:	add.w	r9, sp, #160	; 0xa0
    5934:	b.n	54f6 <_svfprintf_r+0xa7e>
    5936:	add	r2, sp, #108	; 0x6c
    5938:	ldr	r1, [sp, #12]
    593a:	ldr	r0, [sp, #20]
    593c:	bl	5fe8 <__ssprint_r>
    5940:	cmp	r0, #0
    5942:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5946:	ldr	r3, [sp, #116]	; 0x74
    5948:	ldr	r2, [sp, #112]	; 0x70
    594a:	add.w	r9, sp, #160	; 0xa0
    594e:	b.n	5514 <_svfprintf_r+0xa9c>
    5950:	add	r2, sp, #108	; 0x6c
    5952:	ldr	r1, [sp, #12]
    5954:	ldr	r0, [sp, #20]
    5956:	bl	5fe8 <__ssprint_r>
    595a:	cmp	r0, #0
    595c:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5960:	ldr	r3, [sp, #116]	; 0x74
    5962:	add.w	r9, sp, #160	; 0xa0
    5966:	b.w	4f40 <_svfprintf_r+0x4c8>
    596a:	str	r7, [sp, #36]	; 0x24
    596c:	movs	r7, #0
    596e:	b.w	4cbc <_svfprintf_r+0x244>
    5972:	nop
    5974:	.word	0x200005a0
    5978:	tst.w	fp, #16
    597c:	bne.n	5996 <_svfprintf_r+0xf1e>
    597e:	tst.w	fp, #64	; 0x40
    5982:	beq.n	5996 <_svfprintf_r+0xf1e>
    5984:	ldr	r2, [sp, #36]	; 0x24
    5986:	ldr	r3, [r2, #0]
    5988:	adds	r2, #4
    598a:	str	r2, [sp, #36]	; 0x24
    598c:	ldrh.w	r2, [sp, #24]
    5990:	strh	r2, [r3, #0]
    5992:	b.w	4ac4 <_svfprintf_r+0x4c>
    5996:	ldr	r2, [sp, #36]	; 0x24
    5998:	ldr	r3, [r2, #0]
    599a:	adds	r2, #4
    599c:	str	r2, [sp, #36]	; 0x24
    599e:	ldr	r2, [sp, #24]
    59a0:	str	r2, [r3, #0]
    59a2:	b.w	4ac4 <_svfprintf_r+0x4c>
    59a6:	vcmp.f64	d8, d8
    59aa:	vmrs	APSR_nzcv, fpscr
    59ae:	bvs.w	5eee <_svfprintf_r+0x1476>
    59b2:	ldr	r3, [sp, #48]	; 0x30
    59b4:	cmp.w	r8, #4294967295
    59b8:	bic.w	r5, r3, #32
    59bc:	beq.w	5e0a <_svfprintf_r+0x1392>
    59c0:	cmp	r5, #71	; 0x47
    59c2:	beq.w	5c12 <_svfprintf_r+0x119a>
    59c6:	orr.w	r3, fp, #256	; 0x100
    59ca:	str	r3, [sp, #40]	; 0x28
    59cc:	vmov	r3, s17
    59d0:	cmp	r3, #0
    59d2:	blt.w	5e10 <_svfprintf_r+0x1398>
    59d6:	vmov.f64	d10, d8
    59da:	movs	r7, #0
    59dc:	ldr	r3, [sp, #48]	; 0x30
    59de:	cmp	r3, #102	; 0x66
    59e0:	beq.w	5de8 <_svfprintf_r+0x1370>
    59e4:	cmp	r3, #70	; 0x46
    59e6:	beq.w	5bc2 <_svfprintf_r+0x114a>
    59ea:	vmov.f64	d0, d10
    59ee:	cmp	r5, #69	; 0x45
    59f0:	ite	eq
    59f2:	addeq.w	r4, r8, #1
    59f6:	movne	r4, r8
    59f8:	add	r2, sp, #100	; 0x64
    59fa:	add	r3, sp, #88	; 0x58
    59fc:	str	r2, [sp, #4]
    59fe:	str	r3, [sp, #0]
    5a00:	mov	r2, r4
    5a02:	add	r3, sp, #84	; 0x54
    5a04:	movs	r1, #2
    5a06:	ldr	r0, [sp, #20]
    5a08:	bl	3df0 <_dtoa_r>
    5a0c:	ldr	r3, [sp, #48]	; 0x30
    5a0e:	cmp	r3, #103	; 0x67
    5a10:	mov	r6, r0
    5a12:	bne.w	5e32 <_svfprintf_r+0x13ba>
    5a16:	tst.w	fp, #1
    5a1a:	beq.w	5eea <_svfprintf_r+0x1472>
    5a1e:	adds	r1, r6, r4
    5a20:	vcmp.f64	d10, #0.0
    5a24:	vmrs	APSR_nzcv, fpscr
    5a28:	beq.w	5d36 <_svfprintf_r+0x12be>
    5a2c:	ldr	r3, [sp, #100]	; 0x64
    5a2e:	cmp	r1, r3
    5a30:	bls.n	5a40 <_svfprintf_r+0xfc8>
    5a32:	movs	r0, #48	; 0x30
    5a34:	adds	r2, r3, #1
    5a36:	str	r2, [sp, #100]	; 0x64
    5a38:	strb	r0, [r3, #0]
    5a3a:	ldr	r3, [sp, #100]	; 0x64
    5a3c:	cmp	r1, r3
    5a3e:	bhi.n	5a34 <_svfprintf_r+0xfbc>
    5a40:	subs	r3, r3, r6
    5a42:	cmp	r5, #71	; 0x47
    5a44:	str	r3, [sp, #52]	; 0x34
    5a46:	beq.w	5c88 <_svfprintf_r+0x1210>
    5a4a:	ldr	r3, [sp, #48]	; 0x30
    5a4c:	cmp	r3, #101	; 0x65
    5a4e:	ble.w	5e50 <_svfprintf_r+0x13d8>
    5a52:	ldr	r3, [sp, #48]	; 0x30
    5a54:	cmp	r3, #102	; 0x66
    5a56:	ldr	r3, [sp, #84]	; 0x54
    5a58:	beq.w	5e54 <_svfprintf_r+0x13dc>
    5a5c:	str	r3, [sp, #56]	; 0x38
    5a5e:	ldr	r2, [sp, #56]	; 0x38
    5a60:	ldr	r1, [sp, #52]	; 0x34
    5a62:	cmp	r2, r1
    5a64:	blt.w	5e18 <_svfprintf_r+0x13a0>
    5a68:	tst.w	fp, #1
    5a6c:	bne.w	5ed8 <_svfprintf_r+0x1460>
    5a70:	bic.w	r3, r2, r2, asr #31
    5a74:	str	r2, [sp, #32]
    5a76:	movs	r2, #103	; 0x67
    5a78:	str	r2, [sp, #48]	; 0x30
    5a7a:	cmp	r7, #0
    5a7c:	bne.w	5c6c <_svfprintf_r+0x11f4>
    5a80:	mov	r8, r7
    5a82:	str	r3, [sp, #16]
    5a84:	ldr.w	fp, [sp, #40]	; 0x28
    5a88:	ldrb.w	r7, [sp, #79]	; 0x4f
    5a8c:	b.w	4e5c <_svfprintf_r+0x3e4>
    5a90:	bic.w	r7, r7, #7
    5a94:	add.w	r3, r7, #8
    5a98:	vldr	d8, [r7]
    5a9c:	str	r3, [sp, #36]	; 0x24
    5a9e:	b.w	4e1e <_svfprintf_r+0x3a6>
    5aa2:	mov	r6, r9
    5aa4:	mov	r9, r1
    5aa6:	adds	r2, #1
    5aa8:	add	r3, r4
    5aaa:	cmp	r2, #7
    5aac:	str	r3, [sp, #116]	; 0x74
    5aae:	str	r2, [sp, #112]	; 0x70
    5ab0:	str.w	r7, [r9]
    5ab4:	str.w	r4, [r9, #4]
    5ab8:	bgt.w	5836 <_svfprintf_r+0xdbe>
    5abc:	add.w	r9, r9, #8
    5ac0:	b.n	584c <_svfprintf_r+0xdd4>
    5ac2:	movs	r7, #0
    5ac4:	cmp	r8, r7
    5ac6:	strb.w	r7, [sp, #79]	; 0x4f
    5aca:	blt.w	5376 <_svfprintf_r+0x8fe>
    5ace:	bic.w	fp, fp, #128	; 0x80
    5ad2:	b.n	5312 <_svfprintf_r+0x89a>
    5ad4:	add	r2, sp, #108	; 0x6c
    5ad6:	ldr	r1, [sp, #12]
    5ad8:	ldr	r0, [sp, #20]
    5ada:	bl	5fe8 <__ssprint_r>
    5ade:	cmp	r0, #0
    5ae0:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5ae4:	ldr	r3, [sp, #116]	; 0x74
    5ae6:	add.w	r9, sp, #160	; 0xa0
    5aea:	b.n	53b4 <_svfprintf_r+0x93c>
    5aec:	ldr	r7, [sp, #36]	; 0x24
    5aee:	b.n	5368 <_svfprintf_r+0x8f0>
    5af0:	ldr	r2, [sp, #112]	; 0x70
    5af2:	ldr	r1, [pc, #740]	; (5dd8 <_svfprintf_r+0x1360>)
    5af4:	str.w	r1, [r9]
    5af8:	adds	r2, #1
    5afa:	adds	r3, #1
    5afc:	movs	r1, #1
    5afe:	cmp	r2, #7
    5b00:	str	r3, [sp, #116]	; 0x74
    5b02:	str	r2, [sp, #112]	; 0x70
    5b04:	str.w	r1, [r9, #4]
    5b08:	bgt.n	5bf8 <_svfprintf_r+0x1180>
    5b0a:	add.w	r9, r9, #8
    5b0e:	cbnz	r4, 5b1c <_svfprintf_r+0x10a4>
    5b10:	ldr	r2, [sp, #52]	; 0x34
    5b12:	cbnz	r2, 5b1c <_svfprintf_r+0x10a4>
    5b14:	tst.w	fp, #1
    5b18:	beq.w	4fda <_svfprintf_r+0x562>
    5b1c:	ldr	r2, [sp, #112]	; 0x70
    5b1e:	ldr	r0, [sp, #60]	; 0x3c
    5b20:	ldr	r1, [sp, #64]	; 0x40
    5b22:	str.w	r1, [r9]
    5b26:	adds	r2, #1
    5b28:	add	r3, r0
    5b2a:	cmp	r2, #7
    5b2c:	str	r3, [sp, #116]	; 0x74
    5b2e:	str.w	r0, [r9, #4]
    5b32:	str	r2, [sp, #112]	; 0x70
    5b34:	bgt.w	5ea4 <_svfprintf_r+0x142c>
    5b38:	add.w	r9, r9, #8
    5b3c:	negs	r4, r4
    5b3e:	cmp	r4, #0
    5b40:	ble.w	5c52 <_svfprintf_r+0x11da>
    5b44:	cmp	r4, #16
    5b46:	ldr	r7, [pc, #660]	; (5ddc <_svfprintf_r+0x1364>)
    5b48:	ble.w	5d70 <_svfprintf_r+0x12f8>
    5b4c:	mov	r1, r9
    5b4e:	movs	r5, #16
    5b50:	mov	r9, r6
    5b52:	ldr.w	r8, [sp, #20]
    5b56:	ldr	r6, [sp, #12]
    5b58:	b.n	5b64 <_svfprintf_r+0x10ec>
    5b5a:	adds	r1, #8
    5b5c:	subs	r4, #16
    5b5e:	cmp	r4, #16
    5b60:	ble.w	5d6c <_svfprintf_r+0x12f4>
    5b64:	adds	r2, #1
    5b66:	adds	r3, #16
    5b68:	cmp	r2, #7
    5b6a:	str	r3, [sp, #116]	; 0x74
    5b6c:	str	r2, [sp, #112]	; 0x70
    5b6e:	str	r7, [r1, #0]
    5b70:	str	r5, [r1, #4]
    5b72:	ble.n	5b5a <_svfprintf_r+0x10e2>
    5b74:	add	r2, sp, #108	; 0x6c
    5b76:	mov	r1, r6
    5b78:	mov	r0, r8
    5b7a:	bl	5fe8 <__ssprint_r>
    5b7e:	cmp	r0, #0
    5b80:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5b84:	ldr	r3, [sp, #116]	; 0x74
    5b86:	ldr	r2, [sp, #112]	; 0x70
    5b88:	add	r1, sp, #160	; 0xa0
    5b8a:	b.n	5b5c <_svfprintf_r+0x10e4>
    5b8c:	add	r2, sp, #108	; 0x6c
    5b8e:	ldr	r1, [sp, #12]
    5b90:	ldr	r0, [sp, #20]
    5b92:	bl	5fe8 <__ssprint_r>
    5b96:	cmp	r0, #0
    5b98:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5b9c:	ldr	r3, [sp, #116]	; 0x74
    5b9e:	add.w	r9, sp, #160	; 0xa0
    5ba2:	b.n	53e4 <_svfprintf_r+0x96c>
    5ba4:	movs	r1, #64	; 0x40
    5ba6:	ldr	r0, [sp, #20]
    5ba8:	bl	254c <_malloc_r>
    5bac:	ldr	r2, [sp, #12]
    5bae:	str	r0, [r2, #0]
    5bb0:	str	r0, [r2, #16]
    5bb2:	cmp	r0, #0
    5bb4:	beq.w	5f92 <_svfprintf_r+0x151a>
    5bb8:	ldr	r2, [sp, #12]
    5bba:	movs	r3, #64	; 0x40
    5bbc:	str	r3, [r2, #20]
    5bbe:	b.w	4aaa <_svfprintf_r+0x32>
    5bc2:	add	r2, sp, #100	; 0x64
    5bc4:	add	r3, sp, #88	; 0x58
    5bc6:	str	r2, [sp, #4]
    5bc8:	str	r3, [sp, #0]
    5bca:	mov	r2, r8
    5bcc:	add	r3, sp, #84	; 0x54
    5bce:	movs	r1, #3
    5bd0:	vmov.f64	d0, d10
    5bd4:	ldr	r0, [sp, #20]
    5bd6:	bl	3df0 <_dtoa_r>
    5bda:	mov	r4, r8
    5bdc:	mov	r6, r0
    5bde:	ldr	r3, [sp, #48]	; 0x30
    5be0:	cmp	r3, #70	; 0x46
    5be2:	add.w	r1, r6, r4
    5be6:	bne.w	5a20 <_svfprintf_r+0xfa8>
    5bea:	ldrb	r3, [r6, #0]
    5bec:	cmp	r3, #48	; 0x30
    5bee:	beq.w	5f0c <_svfprintf_r+0x1494>
    5bf2:	ldr	r4, [sp, #84]	; 0x54
    5bf4:	add	r1, r4
    5bf6:	b.n	5a20 <_svfprintf_r+0xfa8>
    5bf8:	add	r2, sp, #108	; 0x6c
    5bfa:	ldr	r1, [sp, #12]
    5bfc:	ldr	r0, [sp, #20]
    5bfe:	bl	5fe8 <__ssprint_r>
    5c02:	cmp	r0, #0
    5c04:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5c08:	ldr	r4, [sp, #84]	; 0x54
    5c0a:	ldr	r3, [sp, #116]	; 0x74
    5c0c:	add.w	r9, sp, #160	; 0xa0
    5c10:	b.n	5b0e <_svfprintf_r+0x1096>
    5c12:	cmp.w	r8, #0
    5c16:	it	eq
    5c18:	moveq.w	r8, #1
    5c1c:	b.n	59c6 <_svfprintf_r+0xf4e>
    5c1e:	str	r3, [sp, #36]	; 0x24
    5c20:	b.n	596c <_svfprintf_r+0xef4>
    5c22:	str	r3, [sp, #36]	; 0x24
    5c24:	mov	r7, r2
    5c26:	b.w	5120 <_svfprintf_r+0x6a8>
    5c2a:	mov	r0, r6
    5c2c:	bl	3080 <strlen>
    5c30:	mov	r8, r4
    5c32:	mov	r3, r0
    5c34:	str	r0, [sp, #32]
    5c36:	b.w	52fc <_svfprintf_r+0x884>
    5c3a:	add	r2, sp, #108	; 0x6c
    5c3c:	ldr	r1, [sp, #12]
    5c3e:	ldr	r0, [sp, #20]
    5c40:	bl	5fe8 <__ssprint_r>
    5c44:	cmp	r0, #0
    5c46:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5c4a:	ldr	r3, [sp, #116]	; 0x74
    5c4c:	ldr	r2, [sp, #112]	; 0x70
    5c4e:	add.w	r9, sp, #160	; 0xa0
    5c52:	ldr	r0, [sp, #52]	; 0x34
    5c54:	str.w	r6, [r9]
    5c58:	adds	r2, #1
    5c5a:	add	r3, r0
    5c5c:	cmp	r2, #7
    5c5e:	str	r3, [sp, #116]	; 0x74
    5c60:	str	r2, [sp, #112]	; 0x70
    5c62:	str.w	r0, [r9, #4]
    5c66:	ble.w	4fd6 <_svfprintf_r+0x55e>
    5c6a:	b.n	555a <_svfprintf_r+0xae2>
    5c6c:	movs	r7, #45	; 0x2d
    5c6e:	str	r3, [sp, #16]
    5c70:	ldr.w	fp, [sp, #40]	; 0x28
    5c74:	strb.w	r7, [sp, #79]	; 0x4f
    5c78:	mov.w	r8, #0
    5c7c:	b.w	4e5e <_svfprintf_r+0x3e6>
    5c80:	str	r7, [sp, #36]	; 0x24
    5c82:	mov	r7, r3
    5c84:	b.w	5120 <_svfprintf_r+0x6a8>
    5c88:	ldr	r3, [sp, #84]	; 0x54
    5c8a:	adds	r2, r3, #3
    5c8c:	blt.n	5c94 <_svfprintf_r+0x121c>
    5c8e:	cmp	r8, r3
    5c90:	bge.w	5a5c <_svfprintf_r+0xfe4>
    5c94:	ldr	r2, [sp, #48]	; 0x30
    5c96:	subs	r2, #2
    5c98:	str	r2, [sp, #48]	; 0x30
    5c9a:	subs	r3, #1
    5c9c:	cmp	r3, #0
    5c9e:	ldrb.w	r2, [sp, #48]	; 0x30
    5ca2:	str	r3, [sp, #84]	; 0x54
    5ca4:	it	lt
    5ca6:	neglt	r3, r3
    5ca8:	strb.w	r2, [sp, #92]	; 0x5c
    5cac:	ite	lt
    5cae:	movlt	r2, #45	; 0x2d
    5cb0:	movge	r2, #43	; 0x2b
    5cb2:	cmp	r3, #9
    5cb4:	strb.w	r2, [sp, #93]	; 0x5d
    5cb8:	ble.w	5ec8 <_svfprintf_r+0x1450>
    5cbc:	add.w	r0, sp, #107	; 0x6b
    5cc0:	mov	r4, r0
    5cc2:	ldr	r2, [pc, #284]	; (5de0 <_svfprintf_r+0x1368>)
    5cc4:	smull	r2, r1, r2, r3
    5cc8:	asrs	r2, r3, #31
    5cca:	rsb	r2, r2, r1, asr #2
    5cce:	add.w	r1, r2, r2, lsl #2
    5cd2:	sub.w	r3, r3, r1, lsl #1
    5cd6:	add.w	r1, r3, #48	; 0x30
    5cda:	cmp	r2, #9
    5cdc:	mov	r3, r2
    5cde:	strb.w	r1, [r4, #-1]!
    5ce2:	bgt.n	5cc2 <_svfprintf_r+0x124a>
    5ce4:	mov	r1, r4
    5ce6:	adds	r3, #48	; 0x30
    5ce8:	uxtb	r2, r3
    5cea:	strb.w	r2, [r1, #-1]!
    5cee:	cmp	r0, r1
    5cf0:	bls.w	5fb8 <_svfprintf_r+0x1540>
    5cf4:	add.w	r1, sp, #94	; 0x5e
    5cf8:	mov	r3, r4
    5cfa:	b.n	5d00 <_svfprintf_r+0x1288>
    5cfc:	ldrb.w	r2, [r3], #1
    5d00:	strb.w	r2, [r1], #1
    5d04:	cmp	r0, r3
    5d06:	bne.n	5cfc <_svfprintf_r+0x1284>
    5d08:	adds	r3, r0, #1
    5d0a:	subs	r3, r3, r4
    5d0c:	add.w	r2, sp, #94	; 0x5e
    5d10:	add	r3, r2
    5d12:	add	r2, sp, #92	; 0x5c
    5d14:	subs	r3, r3, r2
    5d16:	ldr	r2, [sp, #52]	; 0x34
    5d18:	str	r3, [sp, #68]	; 0x44
    5d1a:	cmp	r2, #1
    5d1c:	add	r3, r2
    5d1e:	str	r3, [sp, #32]
    5d20:	ble.w	5f22 <_svfprintf_r+0x14aa>
    5d24:	ldr	r3, [sp, #32]
    5d26:	ldr	r2, [sp, #60]	; 0x3c
    5d28:	add	r3, r2
    5d2a:	movs	r2, #0
    5d2c:	str	r3, [sp, #32]
    5d2e:	str	r2, [sp, #56]	; 0x38
    5d30:	bic.w	r3, r3, r3, asr #31
    5d34:	b.n	5a7a <_svfprintf_r+0x1002>
    5d36:	mov	r3, r1
    5d38:	b.n	5a40 <_svfprintf_r+0xfc8>
    5d3a:	add	r2, sp, #108	; 0x6c
    5d3c:	ldr	r1, [sp, #12]
    5d3e:	ldr	r0, [sp, #20]
    5d40:	bl	5fe8 <__ssprint_r>
    5d44:	cmp	r0, #0
    5d46:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5d4a:	ldr	r3, [sp, #116]	; 0x74
    5d4c:	add.w	r9, sp, #160	; 0xa0
    5d50:	b.n	565a <_svfprintf_r+0xbe2>
    5d52:	add	r2, sp, #108	; 0x6c
    5d54:	ldr	r1, [sp, #12]
    5d56:	ldr	r0, [sp, #20]
    5d58:	bl	5fe8 <__ssprint_r>
    5d5c:	cmp	r0, #0
    5d5e:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5d62:	ldr	r2, [sp, #84]	; 0x54
    5d64:	ldr	r3, [sp, #116]	; 0x74
    5d66:	add.w	r9, sp, #160	; 0xa0
    5d6a:	b.n	5860 <_svfprintf_r+0xde8>
    5d6c:	mov	r6, r9
    5d6e:	mov	r9, r1
    5d70:	adds	r2, #1
    5d72:	add	r3, r4
    5d74:	cmp	r2, #7
    5d76:	str	r3, [sp, #116]	; 0x74
    5d78:	str	r2, [sp, #112]	; 0x70
    5d7a:	str.w	r7, [r9]
    5d7e:	str.w	r4, [r9, #4]
    5d82:	bgt.w	5c3a <_svfprintf_r+0x11c2>
    5d86:	add.w	r9, r9, #8
    5d8a:	b.n	5c52 <_svfprintf_r+0x11da>
    5d8c:	add	r2, sp, #108	; 0x6c
    5d8e:	ldr	r1, [sp, #12]
    5d90:	ldr	r0, [sp, #20]
    5d92:	bl	5fe8 <__ssprint_r>
    5d96:	cmp	r0, #0
    5d98:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5d9c:	ldr	r2, [sp, #84]	; 0x54
    5d9e:	ldr	r1, [sp, #52]	; 0x34
    5da0:	ldr	r3, [sp, #116]	; 0x74
    5da2:	subs	r2, r1, r2
    5da4:	add.w	r9, sp, #160	; 0xa0
    5da8:	b.n	5890 <_svfprintf_r+0xe18>
    5daa:	cmp	r5, #6
    5dac:	mov	r3, r5
    5dae:	it	cs
    5db0:	movcs	r3, #6
    5db2:	str	r3, [sp, #32]
    5db4:	bic.w	r3, r3, r3, asr #31
    5db8:	mov	r8, r6
    5dba:	str	r7, [sp, #36]	; 0x24
    5dbc:	str	r6, [sp, #56]	; 0x38
    5dbe:	mov	r7, r6
    5dc0:	str	r3, [sp, #16]
    5dc2:	ldr	r6, [pc, #32]	; (5de4 <_svfprintf_r+0x136c>)
    5dc4:	b.w	4e5c <_svfprintf_r+0x3e4>
    5dc8:	mov	fp, r3
    5dca:	b.w	51a2 <_svfprintf_r+0x72a>
    5dce:	movs	r7, #45	; 0x2d
    5dd0:	strb.w	r7, [sp, #79]	; 0x4f
    5dd4:	b.w	4e3e <_svfprintf_r+0x3c6>
    5dd8:	.word	0x2000059c
    5ddc:	.word	0x200005a0
    5de0:	.word	0x66666667
    5de4:	.word	0x200005e8
    5de8:	add	r2, sp, #100	; 0x64
    5dea:	add	r3, sp, #88	; 0x58
    5dec:	str	r2, [sp, #4]
    5dee:	str	r3, [sp, #0]
    5df0:	movs	r1, #3
    5df2:	add	r3, sp, #84	; 0x54
    5df4:	mov	r2, r8
    5df6:	vmov.f64	d0, d10
    5dfa:	ldr	r0, [sp, #20]
    5dfc:	bl	3df0 <_dtoa_r>
    5e00:	mov	r4, r8
    5e02:	mov	r6, r0
    5e04:	add.w	r1, r0, r8
    5e08:	b.n	5bea <_svfprintf_r+0x1172>
    5e0a:	mov.w	r8, #6
    5e0e:	b.n	59c6 <_svfprintf_r+0xf4e>
    5e10:	vneg.f64	d10, d8
    5e14:	movs	r7, #45	; 0x2d
    5e16:	b.n	59dc <_svfprintf_r+0xf64>
    5e18:	ldr	r2, [sp, #60]	; 0x3c
    5e1a:	ldr	r3, [sp, #52]	; 0x34
    5e1c:	add	r3, r2
    5e1e:	ldr	r2, [sp, #56]	; 0x38
    5e20:	str	r3, [sp, #32]
    5e22:	cmp	r2, #0
    5e24:	ble.w	5f34 <_svfprintf_r+0x14bc>
    5e28:	movs	r2, #103	; 0x67
    5e2a:	bic.w	r3, r3, r3, asr #31
    5e2e:	str	r2, [sp, #48]	; 0x30
    5e30:	b.n	5a7a <_svfprintf_r+0x1002>
    5e32:	ldr	r3, [sp, #48]	; 0x30
    5e34:	cmp	r3, #71	; 0x47
    5e36:	bne.w	5a1e <_svfprintf_r+0xfa6>
    5e3a:	tst.w	fp, #1
    5e3e:	bne.w	5bde <_svfprintf_r+0x1166>
    5e42:	ldr	r3, [sp, #100]	; 0x64
    5e44:	cmp	r5, #71	; 0x47
    5e46:	sub.w	r3, r3, r6
    5e4a:	str	r3, [sp, #52]	; 0x34
    5e4c:	beq.w	5c88 <_svfprintf_r+0x1210>
    5e50:	ldr	r3, [sp, #84]	; 0x54
    5e52:	b.n	5c9a <_svfprintf_r+0x1222>
    5e54:	cmp	r3, #0
    5e56:	mov	r2, r3
    5e58:	str	r3, [sp, #56]	; 0x38
    5e5a:	ble.n	5f44 <_svfprintf_r+0x14cc>
    5e5c:	cmp.w	r8, #0
    5e60:	bne.n	5efa <_svfprintf_r+0x1482>
    5e62:	tst.w	fp, #1
    5e66:	bne.n	5efa <_svfprintf_r+0x1482>
    5e68:	bic.w	r3, r3, r3, asr #31
    5e6c:	str	r2, [sp, #32]
    5e6e:	b.n	5a7a <_svfprintf_r+0x1002>
    5e70:	tst.w	fp, #1
    5e74:	mov	r7, r8
    5e76:	beq.n	5e84 <_svfprintf_r+0x140c>
    5e78:	add	r6, sp, #224	; 0xe0
    5e7a:	movs	r3, #48	; 0x30
    5e7c:	strb.w	r3, [r6, #-65]!
    5e80:	b.w	5130 <_svfprintf_r+0x6b8>
    5e84:	str.w	r8, [sp, #32]
    5e88:	add	r6, sp, #160	; 0xa0
    5e8a:	b.w	5136 <_svfprintf_r+0x6be>
    5e8e:	bic.w	r3, r5, r5, asr #31
    5e92:	str	r7, [sp, #36]	; 0x24
    5e94:	str	r3, [sp, #16]
    5e96:	str	r5, [sp, #32]
    5e98:	mov	r8, r0
    5e9a:	str	r0, [sp, #56]	; 0x38
    5e9c:	ldrb.w	r7, [sp, #79]	; 0x4f
    5ea0:	b.w	4e5c <_svfprintf_r+0x3e4>
    5ea4:	add	r2, sp, #108	; 0x6c
    5ea6:	ldr	r1, [sp, #12]
    5ea8:	ldr	r0, [sp, #20]
    5eaa:	bl	5fe8 <__ssprint_r>
    5eae:	cmp	r0, #0
    5eb0:	bne.w	4c64 <_svfprintf_r+0x1ec>
    5eb4:	ldr	r4, [sp, #84]	; 0x54
    5eb6:	ldr	r3, [sp, #116]	; 0x74
    5eb8:	ldr	r2, [sp, #112]	; 0x70
    5eba:	add.w	r9, sp, #160	; 0xa0
    5ebe:	b.n	5b3c <_svfprintf_r+0x10c4>
    5ec0:	mov	sl, r4
    5ec2:	movs	r5, #0
    5ec4:	b.w	4b2e <_svfprintf_r+0xb6>
    5ec8:	adds	r3, #48	; 0x30
    5eca:	movs	r2, #48	; 0x30
    5ecc:	strb.w	r3, [sp, #95]	; 0x5f
    5ed0:	strb.w	r2, [sp, #94]	; 0x5e
    5ed4:	add	r3, sp, #96	; 0x60
    5ed6:	b.n	5d12 <_svfprintf_r+0x129a>
    5ed8:	ldr	r2, [sp, #60]	; 0x3c
    5eda:	ldr	r3, [sp, #56]	; 0x38
    5edc:	add	r3, r2
    5ede:	movs	r2, #103	; 0x67
    5ee0:	str	r3, [sp, #32]
    5ee2:	str	r2, [sp, #48]	; 0x30
    5ee4:	bic.w	r3, r3, r3, asr #31
    5ee8:	b.n	5a7a <_svfprintf_r+0x1002>
    5eea:	ldr	r3, [sp, #100]	; 0x64
    5eec:	b.n	5a40 <_svfprintf_r+0xfc8>
    5eee:	ldr	r6, [pc, #240]	; (5fe0 <_svfprintf_r+0x1568>)
    5ef0:	ldr	r3, [pc, #240]	; (5fe4 <_svfprintf_r+0x156c>)
    5ef2:	ldrb.w	r7, [sp, #79]	; 0x4f
    5ef6:	b.w	4e42 <_svfprintf_r+0x3ca>
    5efa:	ldr	r3, [sp, #56]	; 0x38
    5efc:	ldr	r2, [sp, #60]	; 0x3c
    5efe:	adds	r5, r3, r2
    5f00:	add.w	r3, r5, r8
    5f04:	str	r3, [sp, #32]
    5f06:	bic.w	r3, r3, r3, asr #31
    5f0a:	b.n	5a7a <_svfprintf_r+0x1002>
    5f0c:	vcmp.f64	d10, #0.0
    5f10:	vmrs	APSR_nzcv, fpscr
    5f14:	beq.w	5bf2 <_svfprintf_r+0x117a>
    5f18:	rsb	r4, r4, #1
    5f1c:	str	r4, [sp, #84]	; 0x54
    5f1e:	add	r1, r4
    5f20:	b.n	5a20 <_svfprintf_r+0xfa8>
    5f22:	ands.w	r3, fp, #1
    5f26:	bne.w	5d24 <_svfprintf_r+0x12ac>
    5f2a:	str	r3, [sp, #56]	; 0x38
    5f2c:	ldr	r3, [sp, #32]
    5f2e:	bic.w	r3, r3, r3, asr #31
    5f32:	b.n	5a7a <_svfprintf_r+0x1002>
    5f34:	ldr	r3, [sp, #56]	; 0x38
    5f36:	ldr	r2, [sp, #32]
    5f38:	rsb	r3, r3, #1
    5f3c:	add	r2, r3
    5f3e:	mov	r3, r2
    5f40:	str	r2, [sp, #32]
    5f42:	b.n	5e28 <_svfprintf_r+0x13b0>
    5f44:	cmp.w	r8, #0
    5f48:	bne.n	5f50 <_svfprintf_r+0x14d8>
    5f4a:	tst.w	fp, #1
    5f4e:	beq.n	5f60 <_svfprintf_r+0x14e8>
    5f50:	ldr	r3, [sp, #60]	; 0x3c
    5f52:	adds	r5, r3, #1
    5f54:	add.w	r3, r5, r8
    5f58:	str	r3, [sp, #32]
    5f5a:	bic.w	r3, r3, r3, asr #31
    5f5e:	b.n	5a7a <_svfprintf_r+0x1002>
    5f60:	movs	r3, #1
    5f62:	str	r3, [sp, #32]
    5f64:	b.n	5a7a <_svfprintf_r+0x1002>
    5f66:	ldr	r0, [sp, #36]	; 0x24
    5f68:	ldrb.w	r3, [sl, #1]
    5f6c:	ldr	r5, [r0, #0]
    5f6e:	adds	r0, #4
    5f70:	cmp	r5, #0
    5f72:	str	r0, [sp, #36]	; 0x24
    5f74:	mov	sl, r4
    5f76:	bge.w	4b2a <_svfprintf_r+0xb2>
    5f7a:	mov.w	r5, #4294967295
    5f7e:	b.w	4b2a <_svfprintf_r+0xb2>
    5f82:	strb.w	r1, [sp, #79]	; 0x4f
    5f86:	b.w	52a4 <_svfprintf_r+0x82c>
    5f8a:	strb.w	r1, [sp, #79]	; 0x4f
    5f8e:	b.w	5330 <_svfprintf_r+0x8b8>
    5f92:	ldr	r2, [sp, #20]
    5f94:	movs	r3, #12
    5f96:	str	r3, [r2, #0]
    5f98:	mov.w	r0, #4294967295
    5f9c:	b.w	4c76 <_svfprintf_r+0x1fe>
    5fa0:	strb.w	r1, [sp, #79]	; 0x4f
    5fa4:	b.w	5150 <_svfprintf_r+0x6d8>
    5fa8:	strb.w	r1, [sp, #79]	; 0x4f
    5fac:	b.w	50f6 <_svfprintf_r+0x67e>
    5fb0:	strb.w	r1, [sp, #79]	; 0x4f
    5fb4:	b.w	525c <_svfprintf_r+0x7e4>
    5fb8:	add.w	r3, sp, #94	; 0x5e
    5fbc:	b.n	5d12 <_svfprintf_r+0x129a>
    5fbe:	strb.w	r1, [sp, #79]	; 0x4f
    5fc2:	b.w	4c8a <_svfprintf_r+0x212>
    5fc6:	strb.w	r1, [sp, #79]	; 0x4f
    5fca:	b.w	5092 <_svfprintf_r+0x61a>
    5fce:	strb.w	r1, [sp, #79]	; 0x4f
    5fd2:	b.w	4e02 <_svfprintf_r+0x38a>
    5fd6:	strb.w	r1, [sp, #79]	; 0x4f
    5fda:	b.w	4d7e <_svfprintf_r+0x306>
    5fde:	nop
    5fe0:	.word	0x200005bc
    5fe4:	.word	0x200005b8

00005fe8 <__ssprint_r>:
    5fe8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5fec:	ldr	r3, [r2, #8]
    5fee:	sub	sp, #12
    5ff0:	mov	r8, r2
    5ff2:	cmp	r3, #0
    5ff4:	beq.n	60dc <__ssprint_r+0xf4>
    5ff6:	mov	fp, r0
    5ff8:	mov.w	r9, #0
    5ffc:	ldr	r6, [r2, #0]
    5ffe:	ldr	r0, [r1, #0]
    6000:	ldr	r3, [r1, #8]
    6002:	mov	r5, r1
    6004:	mov	r4, r9
    6006:	cmp	r4, #0
    6008:	beq.n	6096 <__ssprint_r+0xae>
    600a:	cmp	r4, r3
    600c:	mov	r7, r3
    600e:	mov	sl, r3
    6010:	bcc.n	60a0 <__ssprint_r+0xb8>
    6012:	ldrh	r3, [r5, #12]
    6014:	tst.w	r3, #1152	; 0x480
    6018:	beq.n	6076 <__ssprint_r+0x8e>
    601a:	ldr	r7, [r5, #20]
    601c:	ldr	r1, [r5, #16]
    601e:	add.w	r7, r7, r7, lsl #1
    6022:	rsb	sl, r1, r0
    6026:	add.w	r7, r7, r7, lsr #31
    602a:	adds	r0, r4, #1
    602c:	asrs	r7, r7, #1
    602e:	add	r0, sl
    6030:	cmp	r0, r7
    6032:	mov	r2, r7
    6034:	itt	hi
    6036:	movhi	r7, r0
    6038:	movhi	r2, r7
    603a:	lsls	r3, r3, #21
    603c:	bpl.n	60a6 <__ssprint_r+0xbe>
    603e:	mov	r1, r2
    6040:	mov	r0, fp
    6042:	bl	254c <_malloc_r>
    6046:	cmp	r0, #0
    6048:	beq.n	60ba <__ssprint_r+0xd2>
    604a:	mov	r2, sl
    604c:	ldr	r1, [r5, #16]
    604e:	str	r0, [sp, #4]
    6050:	bl	2334 <memcpy>
    6054:	ldrh	r2, [r5, #12]
    6056:	ldr	r3, [sp, #4]
    6058:	bic.w	r2, r2, #1152	; 0x480
    605c:	orr.w	r2, r2, #128	; 0x80
    6060:	strh	r2, [r5, #12]
    6062:	rsb	r2, sl, r7
    6066:	add.w	r0, r3, sl
    606a:	str	r7, [r5, #20]
    606c:	str	r3, [r5, #16]
    606e:	str	r0, [r5, #0]
    6070:	str	r2, [r5, #8]
    6072:	mov	r7, r4
    6074:	mov	sl, r4
    6076:	mov	r2, sl
    6078:	mov	r1, r9
    607a:	bl	2ae8 <memmove>
    607e:	ldr.w	r2, [r8, #8]
    6082:	ldr	r3, [r5, #8]
    6084:	ldr	r0, [r5, #0]
    6086:	subs	r3, r3, r7
    6088:	add	r0, sl
    608a:	subs	r4, r2, r4
    608c:	str	r3, [r5, #8]
    608e:	str	r0, [r5, #0]
    6090:	str.w	r4, [r8, #8]
    6094:	cbz	r4, 60dc <__ssprint_r+0xf4>
    6096:	ldr.w	r9, [r6]
    609a:	ldr	r4, [r6, #4]
    609c:	adds	r6, #8
    609e:	b.n	6006 <__ssprint_r+0x1e>
    60a0:	mov	r7, r4
    60a2:	mov	sl, r4
    60a4:	b.n	6076 <__ssprint_r+0x8e>
    60a6:	mov	r0, fp
    60a8:	bl	2c54 <_realloc_r>
    60ac:	mov	r3, r0
    60ae:	cmp	r0, #0
    60b0:	bne.n	6062 <__ssprint_r+0x7a>
    60b2:	ldr	r1, [r5, #16]
    60b4:	mov	r0, fp
    60b6:	bl	3348 <_free_r>
    60ba:	movs	r3, #12
    60bc:	str.w	r3, [fp]
    60c0:	ldrh	r3, [r5, #12]
    60c2:	movs	r2, #0
    60c4:	orr.w	r3, r3, #64	; 0x40
    60c8:	mov.w	r0, #4294967295
    60cc:	strh	r3, [r5, #12]
    60ce:	str.w	r2, [r8, #8]
    60d2:	str.w	r2, [r8, #4]
    60d6:	add	sp, #12
    60d8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    60dc:	movs	r0, #0
    60de:	str.w	r0, [r8, #4]
    60e2:	add	sp, #12
    60e4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000060e8 <__aeabi_uldivmod>:
    60e8:	cbnz	r3, 6100 <__aeabi_uldivmod+0x18>
    60ea:	cbnz	r2, 6100 <__aeabi_uldivmod+0x18>
    60ec:	cmp	r1, #0
    60ee:	it	eq
    60f0:	cmpeq	r0, #0
    60f2:	itt	ne
    60f4:	movne.w	r1, #4294967295
    60f8:	movne.w	r0, #4294967295
    60fc:	b.w	63fc <__aeabi_idiv0>
    6100:	sub.w	ip, sp, #8
    6104:	strd	ip, lr, [sp, #-16]!
    6108:	bl	6118 <__udivmoddi4>
    610c:	ldr.w	lr, [sp, #4]
    6110:	ldrd	r2, r3, [sp, #8]
    6114:	add	sp, #16
    6116:	bx	lr

00006118 <__udivmoddi4>:
    6118:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    611c:	mov	ip, r1
    611e:	mov	r6, r1
    6120:	mov	r4, r0
    6122:	ldr	r5, [sp, #32]
    6124:	cmp	r3, #0
    6126:	bne.n	61ca <__udivmoddi4+0xb2>
    6128:	cmp	r2, r1
    612a:	mov	r7, r2
    612c:	bls.n	6208 <__udivmoddi4+0xf0>
    612e:	clz	lr, r2
    6132:	cmp.w	lr, #0
    6136:	beq.n	6150 <__udivmoddi4+0x38>
    6138:	rsb	r4, lr, #32
    613c:	lsr.w	r4, r0, r4
    6140:	lsl.w	r6, r1, lr
    6144:	orr.w	ip, r4, r6
    6148:	lsl.w	r7, r2, lr
    614c:	lsl.w	r4, r0, lr
    6150:	mov.w	r9, r7, lsr #16
    6154:	lsrs	r2, r4, #16
    6156:	udiv	r0, ip, r9
    615a:	uxth.w	r8, r7
    615e:	mls	r6, r9, r0, ip
    6162:	orr.w	r6, r2, r6, lsl #16
    6166:	mul.w	r3, r0, r8
    616a:	cmp	r3, r6
    616c:	bls.n	6182 <__udivmoddi4+0x6a>
    616e:	adds	r6, r6, r7
    6170:	add.w	r2, r0, #4294967295
    6174:	bcs.w	63bc <__udivmoddi4+0x2a4>
    6178:	cmp	r3, r6
    617a:	bls.w	63bc <__udivmoddi4+0x2a4>
    617e:	subs	r0, #2
    6180:	add	r6, r7
    6182:	subs	r6, r6, r3
    6184:	uxth	r2, r4
    6186:	udiv	r3, r6, r9
    618a:	mls	r6, r9, r3, r6
    618e:	orr.w	r4, r2, r6, lsl #16
    6192:	mul.w	r8, r3, r8
    6196:	cmp	r8, r4
    6198:	bls.n	61ae <__udivmoddi4+0x96>
    619a:	adds	r4, r4, r7
    619c:	add.w	r2, r3, #4294967295
    61a0:	bcs.w	63b8 <__udivmoddi4+0x2a0>
    61a4:	cmp	r8, r4
    61a6:	bls.w	63b8 <__udivmoddi4+0x2a0>
    61aa:	subs	r3, #2
    61ac:	add	r4, r7
    61ae:	rsb	r4, r8, r4
    61b2:	orr.w	r0, r3, r0, lsl #16
    61b6:	movs	r1, #0
    61b8:	cmp	r5, #0
    61ba:	beq.n	6282 <__udivmoddi4+0x16a>
    61bc:	lsr.w	r4, r4, lr
    61c0:	movs	r3, #0
    61c2:	str	r4, [r5, #0]
    61c4:	str	r3, [r5, #4]
    61c6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    61ca:	cmp	r3, r1
    61cc:	bls.n	61de <__udivmoddi4+0xc6>
    61ce:	cmp	r5, #0
    61d0:	beq.n	627e <__udivmoddi4+0x166>
    61d2:	movs	r1, #0
    61d4:	stmia.w	r5, {r0, r6}
    61d8:	mov	r0, r1
    61da:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    61de:	clz	r1, r3
    61e2:	cmp	r1, #0
    61e4:	bne.w	6308 <__udivmoddi4+0x1f0>
    61e8:	cmp	r3, r6
    61ea:	bcc.n	61f2 <__udivmoddi4+0xda>
    61ec:	cmp	r2, r0
    61ee:	bhi.w	63e2 <__udivmoddi4+0x2ca>
    61f2:	subs	r4, r0, r2
    61f4:	sbc.w	r6, r6, r3
    61f8:	movs	r0, #1
    61fa:	mov	ip, r6
    61fc:	cmp	r5, #0
    61fe:	beq.n	6282 <__udivmoddi4+0x16a>
    6200:	stmia.w	r5, {r4, ip}
    6204:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    6208:	cbnz	r2, 6210 <__udivmoddi4+0xf8>
    620a:	movs	r7, #1
    620c:	udiv	r7, r7, r2
    6210:	clz	lr, r7
    6214:	cmp.w	lr, #0
    6218:	bne.n	6286 <__udivmoddi4+0x16e>
    621a:	subs	r3, r6, r7
    621c:	mov.w	r8, r7, lsr #16
    6220:	uxth.w	ip, r7
    6224:	movs	r1, #1
    6226:	udiv	r0, r3, r8
    622a:	lsrs	r2, r4, #16
    622c:	mls	r6, r8, r0, r3
    6230:	orr.w	r6, r2, r6, lsl #16
    6234:	mul.w	r3, ip, r0
    6238:	cmp	r3, r6
    623a:	bls.n	624c <__udivmoddi4+0x134>
    623c:	adds	r6, r6, r7
    623e:	add.w	r2, r0, #4294967295
    6242:	bcs.n	624a <__udivmoddi4+0x132>
    6244:	cmp	r3, r6
    6246:	bhi.w	63e6 <__udivmoddi4+0x2ce>
    624a:	mov	r0, r2
    624c:	subs	r6, r6, r3
    624e:	uxth	r2, r4
    6250:	udiv	r3, r6, r8
    6254:	mls	r6, r8, r3, r6
    6258:	orr.w	r4, r2, r6, lsl #16
    625c:	mul.w	ip, ip, r3
    6260:	cmp	ip, r4
    6262:	bls.n	6274 <__udivmoddi4+0x15c>
    6264:	adds	r4, r4, r7
    6266:	add.w	r2, r3, #4294967295
    626a:	bcs.n	6272 <__udivmoddi4+0x15a>
    626c:	cmp	ip, r4
    626e:	bhi.w	63dc <__udivmoddi4+0x2c4>
    6272:	mov	r3, r2
    6274:	rsb	r4, ip, r4
    6278:	orr.w	r0, r3, r0, lsl #16
    627c:	b.n	61b8 <__udivmoddi4+0xa0>
    627e:	mov	r1, r5
    6280:	mov	r0, r5
    6282:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    6286:	rsb	r1, lr, #32
    628a:	lsl.w	r3, r6, lr
    628e:	lsl.w	r7, r7, lr
    6292:	lsr.w	r9, r0, r1
    6296:	mov.w	r8, r7, lsr #16
    629a:	lsrs	r6, r1
    629c:	orr.w	r9, r9, r3
    62a0:	udiv	sl, r6, r8
    62a4:	mov.w	r4, r9, lsr #16
    62a8:	mls	r6, r8, sl, r6
    62ac:	uxth.w	ip, r7
    62b0:	orr.w	r3, r4, r6, lsl #16
    62b4:	mul.w	r2, sl, ip
    62b8:	cmp	r2, r3
    62ba:	lsl.w	r4, r0, lr
    62be:	bls.n	62d6 <__udivmoddi4+0x1be>
    62c0:	adds	r3, r3, r7
    62c2:	add.w	r1, sl, #4294967295
    62c6:	bcs.w	63d8 <__udivmoddi4+0x2c0>
    62ca:	cmp	r2, r3
    62cc:	bls.w	63d8 <__udivmoddi4+0x2c0>
    62d0:	sub.w	sl, sl, #2
    62d4:	add	r3, r7
    62d6:	subs	r3, r3, r2
    62d8:	uxth.w	r9, r9
    62dc:	udiv	r1, r3, r8
    62e0:	mls	r3, r8, r1, r3
    62e4:	orr.w	r3, r9, r3, lsl #16
    62e8:	mul.w	r6, r1, ip
    62ec:	cmp	r6, r3
    62ee:	bls.n	6300 <__udivmoddi4+0x1e8>
    62f0:	adds	r3, r3, r7
    62f2:	add.w	r2, r1, #4294967295
    62f6:	bcs.n	63d0 <__udivmoddi4+0x2b8>
    62f8:	cmp	r6, r3
    62fa:	bls.n	63d0 <__udivmoddi4+0x2b8>
    62fc:	subs	r1, #2
    62fe:	add	r3, r7
    6300:	subs	r3, r3, r6
    6302:	orr.w	r1, r1, sl, lsl #16
    6306:	b.n	6226 <__udivmoddi4+0x10e>
    6308:	rsb	lr, r1, #32
    630c:	lsr.w	r4, r2, lr
    6310:	lsls	r3, r1
    6312:	orrs	r3, r4
    6314:	lsr.w	r7, r0, lr
    6318:	lsl.w	r4, r6, r1
    631c:	mov.w	ip, r3, lsr #16
    6320:	lsr.w	r6, r6, lr
    6324:	orrs	r4, r7
    6326:	udiv	r9, r6, ip
    632a:	lsrs	r7, r4, #16
    632c:	mls	r6, ip, r9, r6
    6330:	uxth.w	r8, r3
    6334:	orr.w	r6, r7, r6, lsl #16
    6338:	mul.w	r7, r9, r8
    633c:	cmp	r7, r6
    633e:	lsl.w	r2, r2, r1
    6342:	lsl.w	sl, r0, r1
    6346:	bls.n	635a <__udivmoddi4+0x242>
    6348:	adds	r6, r6, r3
    634a:	add.w	r0, r9, #4294967295
    634e:	bcs.n	63d4 <__udivmoddi4+0x2bc>
    6350:	cmp	r7, r6
    6352:	bls.n	63d4 <__udivmoddi4+0x2bc>
    6354:	sub.w	r9, r9, #2
    6358:	add	r6, r3
    635a:	subs	r6, r6, r7
    635c:	uxth	r0, r4
    635e:	udiv	r4, r6, ip
    6362:	mls	r6, ip, r4, r6
    6366:	orr.w	r7, r0, r6, lsl #16
    636a:	mul.w	r8, r4, r8
    636e:	cmp	r8, r7
    6370:	bls.n	6382 <__udivmoddi4+0x26a>
    6372:	adds	r7, r7, r3
    6374:	add.w	r0, r4, #4294967295
    6378:	bcs.n	63cc <__udivmoddi4+0x2b4>
    637a:	cmp	r8, r7
    637c:	bls.n	63cc <__udivmoddi4+0x2b4>
    637e:	subs	r4, #2
    6380:	add	r7, r3
    6382:	orr.w	r0, r4, r9, lsl #16
    6386:	rsb	r7, r8, r7
    638a:	umull	r8, r9, r0, r2
    638e:	cmp	r7, r9
    6390:	mov	r4, r8
    6392:	mov	r6, r9
    6394:	bcc.n	63c0 <__udivmoddi4+0x2a8>
    6396:	beq.n	63ec <__udivmoddi4+0x2d4>
    6398:	cbz	r5, 63f4 <__udivmoddi4+0x2dc>
    639a:	subs.w	r3, sl, r4
    639e:	sbc.w	r7, r7, r6
    63a2:	lsl.w	lr, r7, lr
    63a6:	lsrs	r3, r1
    63a8:	lsrs	r7, r1
    63aa:	orr.w	r3, lr, r3
    63ae:	stmia.w	r5, {r3, r7}
    63b2:	movs	r1, #0
    63b4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    63b8:	mov	r3, r2
    63ba:	b.n	61ae <__udivmoddi4+0x96>
    63bc:	mov	r0, r2
    63be:	b.n	6182 <__udivmoddi4+0x6a>
    63c0:	subs.w	r4, r8, r2
    63c4:	sbc.w	r6, r9, r3
    63c8:	subs	r0, #1
    63ca:	b.n	6398 <__udivmoddi4+0x280>
    63cc:	mov	r4, r0
    63ce:	b.n	6382 <__udivmoddi4+0x26a>
    63d0:	mov	r1, r2
    63d2:	b.n	6300 <__udivmoddi4+0x1e8>
    63d4:	mov	r9, r0
    63d6:	b.n	635a <__udivmoddi4+0x242>
    63d8:	mov	sl, r1
    63da:	b.n	62d6 <__udivmoddi4+0x1be>
    63dc:	subs	r3, #2
    63de:	add	r4, r7
    63e0:	b.n	6274 <__udivmoddi4+0x15c>
    63e2:	mov	r0, r1
    63e4:	b.n	61fc <__udivmoddi4+0xe4>
    63e6:	subs	r0, #2
    63e8:	add	r6, r7
    63ea:	b.n	624c <__udivmoddi4+0x134>
    63ec:	cmp	sl, r8
    63ee:	bcc.n	63c0 <__udivmoddi4+0x2a8>
    63f0:	mov	r6, r7
    63f2:	b.n	6398 <__udivmoddi4+0x280>
    63f4:	mov	r1, r5
    63f6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    63fa:	nop

000063fc <__aeabi_idiv0>:
    63fc:	bx	lr
    63fe:	nop

00006400 <___init_veneer>:
    6400:	ldr.w	pc, [pc]	; 6404 <___init_veneer+0x4>
    6404:	.word	0x600016a5
	...

Disassembly of section .fini:

00006410 <_fini>:
    6410:	push	{r3, r4, r5, r6, r7, lr}
    6412:	nop
