
code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ad4  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b78  08008cb8  08008cb8  00009cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009830  08009830  0000b090  2**0
                  CONTENTS
  4 .ARM          00000008  08009830  08009830  0000a830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009838  08009838  0000b090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009838  08009838  0000a838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800983c  0800983c  0000a83c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08009840  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d74  20000090  080098d0  0000b090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e04  080098d0  0000be04  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e0b  00000000  00000000  0000b0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d3d  00000000  00000000  0001fec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001130  00000000  00000000  00023c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d01  00000000  00000000  00024d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002386a  00000000  00000000  00025a39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001786b  00000000  00000000  000492a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bc957  00000000  00000000  00060b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011d465  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eb8  00000000  00000000  0011d4a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00122360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000090 	.word	0x20000090
 8000200:	00000000 	.word	0x00000000
 8000204:	08008ca0 	.word	0x08008ca0

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000094 	.word	0x20000094
 8000220:	08008ca0 	.word	0x08008ca0

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295
 8000234:	f04f 30ff 	movne.w	r0, #4294967295
 8000238:	f000 b968 	b.w	800050c <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	9d08      	ldr	r5, [sp, #32]
 800025a:	460c      	mov	r4, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14e      	bne.n	80002fe <__udivmoddi4+0xaa>
 8000260:	4694      	mov	ip, r2
 8000262:	458c      	cmp	ip, r1
 8000264:	4686      	mov	lr, r0
 8000266:	fab2 f282 	clz	r2, r2
 800026a:	d962      	bls.n	8000332 <__udivmoddi4+0xde>
 800026c:	b14a      	cbz	r2, 8000282 <__udivmoddi4+0x2e>
 800026e:	f1c2 0320 	rsb	r3, r2, #32
 8000272:	4091      	lsls	r1, r2
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	fa0c fc02 	lsl.w	ip, ip, r2
 800027c:	4319      	orrs	r1, r3
 800027e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000282:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000286:	fbb1 f4f7 	udiv	r4, r1, r7
 800028a:	fb07 1114 	mls	r1, r7, r4, r1
 800028e:	fa1f f68c 	uxth.w	r6, ip
 8000292:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000296:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800029a:	fb04 f106 	mul.w	r1, r4, r6
 800029e:	4299      	cmp	r1, r3
 80002a0:	d90a      	bls.n	80002b8 <__udivmoddi4+0x64>
 80002a2:	eb1c 0303 	adds.w	r3, ip, r3
 80002a6:	f104 30ff 	add.w	r0, r4, #4294967295
 80002aa:	f080 8110 	bcs.w	80004ce <__udivmoddi4+0x27a>
 80002ae:	4299      	cmp	r1, r3
 80002b0:	f240 810d 	bls.w	80004ce <__udivmoddi4+0x27a>
 80002b4:	3c02      	subs	r4, #2
 80002b6:	4463      	add	r3, ip
 80002b8:	1a59      	subs	r1, r3, r1
 80002ba:	fbb1 f0f7 	udiv	r0, r1, r7
 80002be:	fb07 1110 	mls	r1, r7, r0, r1
 80002c2:	fb00 f606 	mul.w	r6, r0, r6
 80002c6:	fa1f f38e 	uxth.w	r3, lr
 80002ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ce:	429e      	cmp	r6, r3
 80002d0:	d90a      	bls.n	80002e8 <__udivmoddi4+0x94>
 80002d2:	eb1c 0303 	adds.w	r3, ip, r3
 80002d6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002da:	f080 80fa 	bcs.w	80004d2 <__udivmoddi4+0x27e>
 80002de:	429e      	cmp	r6, r3
 80002e0:	f240 80f7 	bls.w	80004d2 <__udivmoddi4+0x27e>
 80002e4:	4463      	add	r3, ip
 80002e6:	3802      	subs	r0, #2
 80002e8:	2100      	movs	r1, #0
 80002ea:	1b9b      	subs	r3, r3, r6
 80002ec:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002f0:	b11d      	cbz	r5, 80002fa <__udivmoddi4+0xa6>
 80002f2:	40d3      	lsrs	r3, r2
 80002f4:	2200      	movs	r2, #0
 80002f6:	e9c5 3200 	strd	r3, r2, [r5]
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	428b      	cmp	r3, r1
 8000300:	d905      	bls.n	800030e <__udivmoddi4+0xba>
 8000302:	b10d      	cbz	r5, 8000308 <__udivmoddi4+0xb4>
 8000304:	e9c5 0100 	strd	r0, r1, [r5]
 8000308:	2100      	movs	r1, #0
 800030a:	4608      	mov	r0, r1
 800030c:	e7f5      	b.n	80002fa <__udivmoddi4+0xa6>
 800030e:	fab3 f183 	clz	r1, r3
 8000312:	2900      	cmp	r1, #0
 8000314:	d146      	bne.n	80003a4 <__udivmoddi4+0x150>
 8000316:	42a3      	cmp	r3, r4
 8000318:	d302      	bcc.n	8000320 <__udivmoddi4+0xcc>
 800031a:	4290      	cmp	r0, r2
 800031c:	f0c0 80ee 	bcc.w	80004fc <__udivmoddi4+0x2a8>
 8000320:	1a86      	subs	r6, r0, r2
 8000322:	eb64 0303 	sbc.w	r3, r4, r3
 8000326:	2001      	movs	r0, #1
 8000328:	2d00      	cmp	r5, #0
 800032a:	d0e6      	beq.n	80002fa <__udivmoddi4+0xa6>
 800032c:	e9c5 6300 	strd	r6, r3, [r5]
 8000330:	e7e3      	b.n	80002fa <__udivmoddi4+0xa6>
 8000332:	2a00      	cmp	r2, #0
 8000334:	f040 808f 	bne.w	8000456 <__udivmoddi4+0x202>
 8000338:	eba1 040c 	sub.w	r4, r1, ip
 800033c:	2101      	movs	r1, #1
 800033e:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000342:	fa1f f78c 	uxth.w	r7, ip
 8000346:	fbb4 f6f8 	udiv	r6, r4, r8
 800034a:	fb08 4416 	mls	r4, r8, r6, r4
 800034e:	fb07 f006 	mul.w	r0, r7, r6
 8000352:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	4298      	cmp	r0, r3
 800035c:	d908      	bls.n	8000370 <__udivmoddi4+0x11c>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 34ff 	add.w	r4, r6, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x11a>
 8000368:	4298      	cmp	r0, r3
 800036a:	f200 80cb 	bhi.w	8000504 <__udivmoddi4+0x2b0>
 800036e:	4626      	mov	r6, r4
 8000370:	1a1c      	subs	r4, r3, r0
 8000372:	fbb4 f0f8 	udiv	r0, r4, r8
 8000376:	fb08 4410 	mls	r4, r8, r0, r4
 800037a:	fb00 f707 	mul.w	r7, r0, r7
 800037e:	fa1f f38e 	uxth.w	r3, lr
 8000382:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000386:	429f      	cmp	r7, r3
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0x148>
 800038a:	eb1c 0303 	adds.w	r3, ip, r3
 800038e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x146>
 8000394:	429f      	cmp	r7, r3
 8000396:	f200 80ae 	bhi.w	80004f6 <__udivmoddi4+0x2a2>
 800039a:	4620      	mov	r0, r4
 800039c:	1bdb      	subs	r3, r3, r7
 800039e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a2:	e7a5      	b.n	80002f0 <__udivmoddi4+0x9c>
 80003a4:	f1c1 0720 	rsb	r7, r1, #32
 80003a8:	408b      	lsls	r3, r1
 80003aa:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ae:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b2:	fa24 f607 	lsr.w	r6, r4, r7
 80003b6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ba:	fbb6 f8f9 	udiv	r8, r6, r9
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	fb09 6618 	mls	r6, r9, r8, r6
 80003c6:	fa20 f307 	lsr.w	r3, r0, r7
 80003ca:	408c      	lsls	r4, r1
 80003cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80003d0:	fb08 f00e 	mul.w	r0, r8, lr
 80003d4:	431c      	orrs	r4, r3
 80003d6:	0c23      	lsrs	r3, r4, #16
 80003d8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80003dc:	4298      	cmp	r0, r3
 80003de:	fa02 f201 	lsl.w	r2, r2, r1
 80003e2:	d90a      	bls.n	80003fa <__udivmoddi4+0x1a6>
 80003e4:	eb1c 0303 	adds.w	r3, ip, r3
 80003e8:	f108 36ff 	add.w	r6, r8, #4294967295
 80003ec:	f080 8081 	bcs.w	80004f2 <__udivmoddi4+0x29e>
 80003f0:	4298      	cmp	r0, r3
 80003f2:	d97e      	bls.n	80004f2 <__udivmoddi4+0x29e>
 80003f4:	f1a8 0802 	sub.w	r8, r8, #2
 80003f8:	4463      	add	r3, ip
 80003fa:	1a1e      	subs	r6, r3, r0
 80003fc:	fbb6 f3f9 	udiv	r3, r6, r9
 8000400:	fb09 6613 	mls	r6, r9, r3, r6
 8000404:	fb03 fe0e 	mul.w	lr, r3, lr
 8000408:	b2a4      	uxth	r4, r4
 800040a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800040e:	45a6      	cmp	lr, r4
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x1d0>
 8000412:	eb1c 0404 	adds.w	r4, ip, r4
 8000416:	f103 30ff 	add.w	r0, r3, #4294967295
 800041a:	d266      	bcs.n	80004ea <__udivmoddi4+0x296>
 800041c:	45a6      	cmp	lr, r4
 800041e:	d964      	bls.n	80004ea <__udivmoddi4+0x296>
 8000420:	3b02      	subs	r3, #2
 8000422:	4464      	add	r4, ip
 8000424:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000428:	fba0 8302 	umull	r8, r3, r0, r2
 800042c:	eba4 040e 	sub.w	r4, r4, lr
 8000430:	429c      	cmp	r4, r3
 8000432:	46c6      	mov	lr, r8
 8000434:	461e      	mov	r6, r3
 8000436:	d350      	bcc.n	80004da <__udivmoddi4+0x286>
 8000438:	d04d      	beq.n	80004d6 <__udivmoddi4+0x282>
 800043a:	b155      	cbz	r5, 8000452 <__udivmoddi4+0x1fe>
 800043c:	ebba 030e 	subs.w	r3, sl, lr
 8000440:	eb64 0406 	sbc.w	r4, r4, r6
 8000444:	fa04 f707 	lsl.w	r7, r4, r7
 8000448:	40cb      	lsrs	r3, r1
 800044a:	431f      	orrs	r7, r3
 800044c:	40cc      	lsrs	r4, r1
 800044e:	e9c5 7400 	strd	r7, r4, [r5]
 8000452:	2100      	movs	r1, #0
 8000454:	e751      	b.n	80002fa <__udivmoddi4+0xa6>
 8000456:	fa0c fc02 	lsl.w	ip, ip, r2
 800045a:	f1c2 0320 	rsb	r3, r2, #32
 800045e:	40d9      	lsrs	r1, r3
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa20 f303 	lsr.w	r3, r0, r3
 8000468:	fa00 fe02 	lsl.w	lr, r0, r2
 800046c:	fbb1 f0f8 	udiv	r0, r1, r8
 8000470:	fb08 1110 	mls	r1, r8, r0, r1
 8000474:	4094      	lsls	r4, r2
 8000476:	431c      	orrs	r4, r3
 8000478:	fa1f f78c 	uxth.w	r7, ip
 800047c:	0c23      	lsrs	r3, r4, #16
 800047e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000482:	fb00 f107 	mul.w	r1, r0, r7
 8000486:	4299      	cmp	r1, r3
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x248>
 800048a:	eb1c 0303 	adds.w	r3, ip, r3
 800048e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000492:	d22c      	bcs.n	80004ee <__udivmoddi4+0x29a>
 8000494:	4299      	cmp	r1, r3
 8000496:	d92a      	bls.n	80004ee <__udivmoddi4+0x29a>
 8000498:	3802      	subs	r0, #2
 800049a:	4463      	add	r3, ip
 800049c:	1a5b      	subs	r3, r3, r1
 800049e:	fbb3 f1f8 	udiv	r1, r3, r8
 80004a2:	fb08 3311 	mls	r3, r8, r1, r3
 80004a6:	b2a4      	uxth	r4, r4
 80004a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ac:	fb01 f307 	mul.w	r3, r1, r7
 80004b0:	42a3      	cmp	r3, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x272>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004bc:	d213      	bcs.n	80004e6 <__udivmoddi4+0x292>
 80004be:	42a3      	cmp	r3, r4
 80004c0:	d911      	bls.n	80004e6 <__udivmoddi4+0x292>
 80004c2:	3902      	subs	r1, #2
 80004c4:	4464      	add	r4, ip
 80004c6:	1ae4      	subs	r4, r4, r3
 80004c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004cc:	e73b      	b.n	8000346 <__udivmoddi4+0xf2>
 80004ce:	4604      	mov	r4, r0
 80004d0:	e6f2      	b.n	80002b8 <__udivmoddi4+0x64>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e708      	b.n	80002e8 <__udivmoddi4+0x94>
 80004d6:	45c2      	cmp	sl, r8
 80004d8:	d2af      	bcs.n	800043a <__udivmoddi4+0x1e6>
 80004da:	ebb8 0e02 	subs.w	lr, r8, r2
 80004de:	eb63 060c 	sbc.w	r6, r3, ip
 80004e2:	3801      	subs	r0, #1
 80004e4:	e7a9      	b.n	800043a <__udivmoddi4+0x1e6>
 80004e6:	4631      	mov	r1, r6
 80004e8:	e7ed      	b.n	80004c6 <__udivmoddi4+0x272>
 80004ea:	4603      	mov	r3, r0
 80004ec:	e79a      	b.n	8000424 <__udivmoddi4+0x1d0>
 80004ee:	4630      	mov	r0, r6
 80004f0:	e7d4      	b.n	800049c <__udivmoddi4+0x248>
 80004f2:	46b0      	mov	r8, r6
 80004f4:	e781      	b.n	80003fa <__udivmoddi4+0x1a6>
 80004f6:	4463      	add	r3, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e74f      	b.n	800039c <__udivmoddi4+0x148>
 80004fc:	4606      	mov	r6, r0
 80004fe:	4623      	mov	r3, r4
 8000500:	4608      	mov	r0, r1
 8000502:	e711      	b.n	8000328 <__udivmoddi4+0xd4>
 8000504:	3e02      	subs	r6, #2
 8000506:	4463      	add	r3, ip
 8000508:	e732      	b.n	8000370 <__udivmoddi4+0x11c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000516:	f000 fda7 	bl	8001068 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051a:	f000 f827 	bl	800056c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051e:	f000 f8ed 	bl	80006fc <MX_GPIO_Init>
  MX_USB_HOST_Init();
 8000522:	f007 f997 	bl	8007854 <MX_USB_HOST_Init>
  MX_SPI1_Init();
 8000526:	f000 f8b3 	bl	8000690 <MX_SPI1_Init>
  MX_I2C1_Init();
 800052a:	f000 f883 	bl	8000634 <MX_I2C1_Init>

  SSD1306_Init();
 800052e:	f000 faf1 	bl	8000b14 <SSD1306_Init>
   char string[5];

   SSD1306_GotoXY (0,0);
 8000532:	2100      	movs	r1, #0
 8000534:	2000      	movs	r0, #0
 8000536:	f000 fc4f 	bl	8000dd8 <SSD1306_GotoXY>
   SSD1306_Puts ("SSD1306", &Font_7x10, 1);
 800053a:	2201      	movs	r2, #1
 800053c:	4908      	ldr	r1, [pc, #32]	@ (8000560 <main+0x50>)
 800053e:	4809      	ldr	r0, [pc, #36]	@ (8000564 <main+0x54>)
 8000540:	f000 fcde 	bl	8000f00 <SSD1306_Puts>
   SSD1306_GotoXY (0, 30);
 8000544:	211e      	movs	r1, #30
 8000546:	2000      	movs	r0, #0
 8000548:	f000 fc46 	bl	8000dd8 <SSD1306_GotoXY>
   SSD1306_Puts ("OLED DEMO", &Font_7x10, 1);
 800054c:	2201      	movs	r2, #1
 800054e:	4904      	ldr	r1, [pc, #16]	@ (8000560 <main+0x50>)
 8000550:	4805      	ldr	r0, [pc, #20]	@ (8000568 <main+0x58>)
 8000552:	f000 fcd5 	bl	8000f00 <SSD1306_Puts>
   SSD1306_UpdateScreen();
 8000556:	f000 fb9b 	bl	8000c90 <SSD1306_UpdateScreen>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800055a:	f007 f9a1 	bl	80078a0 <MX_USB_HOST_Process>
 800055e:	e7fc      	b.n	800055a <main+0x4a>
 8000560:	20000004 	.word	0x20000004
 8000564:	08008cb8 	.word	0x08008cb8
 8000568:	08008cc0 	.word	0x08008cc0

0800056c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b09c      	sub	sp, #112	@ 0x70
 8000570:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000572:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000576:	2238      	movs	r2, #56	@ 0x38
 8000578:	2100      	movs	r1, #0
 800057a:	4618      	mov	r0, r3
 800057c:	f007 fde7 	bl	800814e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000580:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	609a      	str	r2, [r3, #8]
 800058c:	60da      	str	r2, [r3, #12]
 800058e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000590:	1d3b      	adds	r3, r7, #4
 8000592:	2220      	movs	r2, #32
 8000594:	2100      	movs	r1, #0
 8000596:	4618      	mov	r0, r3
 8000598:	f007 fdd9 	bl	800814e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800059c:	2301      	movs	r3, #1
 800059e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005a4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80005a6:	2300      	movs	r3, #0
 80005a8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005aa:	2301      	movs	r3, #1
 80005ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 80005ae:	2300      	movs	r3, #0
 80005b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b2:	2302      	movs	r3, #2
 80005b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80005bc:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80005c0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 80005c2:	2300      	movs	r3, #0
 80005c4:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80005ca:	4618      	mov	r0, r3
 80005cc:	f003 fb00 	bl	8003bd0 <HAL_RCC_OscConfig>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80005d6:	f000 f8db 	bl	8000790 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005da:	230f      	movs	r3, #15
 80005dc:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005de:	2302      	movs	r3, #2
 80005e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e2:	2300      	movs	r3, #0
 80005e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005ec:	2300      	movs	r3, #0
 80005ee:	637b      	str	r3, [r7, #52]	@ 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005f4:	2102      	movs	r1, #2
 80005f6:	4618      	mov	r0, r3
 80005f8:	f003 fe00 	bl	80041fc <HAL_RCC_ClockConfig>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000602:	f000 f8c5 	bl	8000790 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000606:	2310      	movs	r3, #16
 8000608:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 800060a:	2300      	movs	r3, #0
 800060c:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	4618      	mov	r0, r3
 8000612:	f004 f80d 	bl	8004630 <HAL_RCCEx_PeriphCLKConfig>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800061c:	f000 f8b8 	bl	8000790 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000620:	4b03      	ldr	r3, [pc, #12]	@ (8000630 <SystemClock_Config+0xc4>)
 8000622:	2201      	movs	r2, #1
 8000624:	601a      	str	r2, [r3, #0]
}
 8000626:	bf00      	nop
 8000628:	3770      	adds	r7, #112	@ 0x70
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	42420070 	.word	0x42420070

08000634 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000638:	4b12      	ldr	r3, [pc, #72]	@ (8000684 <MX_I2C1_Init+0x50>)
 800063a:	4a13      	ldr	r2, [pc, #76]	@ (8000688 <MX_I2C1_Init+0x54>)
 800063c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <MX_I2C1_Init+0x50>)
 8000640:	4a12      	ldr	r2, [pc, #72]	@ (800068c <MX_I2C1_Init+0x58>)
 8000642:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000644:	4b0f      	ldr	r3, [pc, #60]	@ (8000684 <MX_I2C1_Init+0x50>)
 8000646:	2200      	movs	r2, #0
 8000648:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800064a:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_I2C1_Init+0x50>)
 800064c:	2200      	movs	r2, #0
 800064e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000650:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <MX_I2C1_Init+0x50>)
 8000652:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000656:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000658:	4b0a      	ldr	r3, [pc, #40]	@ (8000684 <MX_I2C1_Init+0x50>)
 800065a:	2200      	movs	r2, #0
 800065c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800065e:	4b09      	ldr	r3, [pc, #36]	@ (8000684 <MX_I2C1_Init+0x50>)
 8000660:	2200      	movs	r2, #0
 8000662:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000664:	4b07      	ldr	r3, [pc, #28]	@ (8000684 <MX_I2C1_Init+0x50>)
 8000666:	2200      	movs	r2, #0
 8000668:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800066a:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <MX_I2C1_Init+0x50>)
 800066c:	2200      	movs	r2, #0
 800066e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000670:	4804      	ldr	r0, [pc, #16]	@ (8000684 <MX_I2C1_Init+0x50>)
 8000672:	f002 fce3 	bl	800303c <HAL_I2C_Init>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800067c:	f000 f888 	bl	8000790 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000680:	bf00      	nop
 8000682:	bd80      	pop	{r7, pc}
 8000684:	200000ac 	.word	0x200000ac
 8000688:	40005400 	.word	0x40005400
 800068c:	00061a80 	.word	0x00061a80

08000690 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000694:	4b17      	ldr	r3, [pc, #92]	@ (80006f4 <MX_SPI1_Init+0x64>)
 8000696:	4a18      	ldr	r2, [pc, #96]	@ (80006f8 <MX_SPI1_Init+0x68>)
 8000698:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800069a:	4b16      	ldr	r3, [pc, #88]	@ (80006f4 <MX_SPI1_Init+0x64>)
 800069c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006a2:	4b14      	ldr	r3, [pc, #80]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006a8:	4b12      	ldr	r3, [pc, #72]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ae:	4b11      	ldr	r3, [pc, #68]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006b4:	4b0f      	ldr	r3, [pc, #60]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006ba:	4b0e      	ldr	r3, [pc, #56]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80006c2:	4b0c      	ldr	r3, [pc, #48]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006c4:	2208      	movs	r2, #8
 80006c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006c8:	4b0a      	ldr	r3, [pc, #40]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006ce:	4b09      	ldr	r3, [pc, #36]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006d4:	4b07      	ldr	r3, [pc, #28]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006da:	4b06      	ldr	r3, [pc, #24]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006dc:	220a      	movs	r2, #10
 80006de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006e0:	4804      	ldr	r0, [pc, #16]	@ (80006f4 <MX_SPI1_Init+0x64>)
 80006e2:	f004 f8d7 	bl	8004894 <HAL_SPI_Init>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80006ec:	f000 f850 	bl	8000790 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006f0:	bf00      	nop
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000100 	.word	0x20000100
 80006f8:	40013000 	.word	0x40013000

080006fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000702:	f107 0310 	add.w	r3, r7, #16
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000710:	4b1d      	ldr	r3, [pc, #116]	@ (8000788 <MX_GPIO_Init+0x8c>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	4a1c      	ldr	r2, [pc, #112]	@ (8000788 <MX_GPIO_Init+0x8c>)
 8000716:	f043 0320 	orr.w	r3, r3, #32
 800071a:	6193      	str	r3, [r2, #24]
 800071c:	4b1a      	ldr	r3, [pc, #104]	@ (8000788 <MX_GPIO_Init+0x8c>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	f003 0320 	and.w	r3, r3, #32
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000728:	4b17      	ldr	r3, [pc, #92]	@ (8000788 <MX_GPIO_Init+0x8c>)
 800072a:	699b      	ldr	r3, [r3, #24]
 800072c:	4a16      	ldr	r2, [pc, #88]	@ (8000788 <MX_GPIO_Init+0x8c>)
 800072e:	f043 0304 	orr.w	r3, r3, #4
 8000732:	6193      	str	r3, [r2, #24]
 8000734:	4b14      	ldr	r3, [pc, #80]	@ (8000788 <MX_GPIO_Init+0x8c>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	f003 0304 	and.w	r3, r3, #4
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000740:	4b11      	ldr	r3, [pc, #68]	@ (8000788 <MX_GPIO_Init+0x8c>)
 8000742:	699b      	ldr	r3, [r3, #24]
 8000744:	4a10      	ldr	r2, [pc, #64]	@ (8000788 <MX_GPIO_Init+0x8c>)
 8000746:	f043 0308 	orr.w	r3, r3, #8
 800074a:	6193      	str	r3, [r2, #24]
 800074c:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <MX_GPIO_Init+0x8c>)
 800074e:	699b      	ldr	r3, [r3, #24]
 8000750:	f003 0308 	and.w	r3, r3, #8
 8000754:	607b      	str	r3, [r7, #4]
 8000756:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000758:	2201      	movs	r2, #1
 800075a:	2102      	movs	r1, #2
 800075c:	480b      	ldr	r0, [pc, #44]	@ (800078c <MX_GPIO_Init+0x90>)
 800075e:	f000 ff9b 	bl	8001698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000762:	2302      	movs	r3, #2
 8000764:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000766:	2301      	movs	r3, #1
 8000768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	2302      	movs	r3, #2
 8000770:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000772:	f107 0310 	add.w	r3, r7, #16
 8000776:	4619      	mov	r1, r3
 8000778:	4804      	ldr	r0, [pc, #16]	@ (800078c <MX_GPIO_Init+0x90>)
 800077a:	f000 fe09 	bl	8001390 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800077e:	bf00      	nop
 8000780:	3720      	adds	r7, #32
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40021000 	.word	0x40021000
 800078c:	40010800 	.word	0x40010800

08000790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000794:	b672      	cpsid	i
}
 8000796:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000798:	bf00      	nop
 800079a:	e7fd      	b.n	8000798 <Error_Handler+0x8>

0800079c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007a2:	4b15      	ldr	r3, [pc, #84]	@ (80007f8 <HAL_MspInit+0x5c>)
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	4a14      	ldr	r2, [pc, #80]	@ (80007f8 <HAL_MspInit+0x5c>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6193      	str	r3, [r2, #24]
 80007ae:	4b12      	ldr	r3, [pc, #72]	@ (80007f8 <HAL_MspInit+0x5c>)
 80007b0:	699b      	ldr	r3, [r3, #24]
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ba:	4b0f      	ldr	r3, [pc, #60]	@ (80007f8 <HAL_MspInit+0x5c>)
 80007bc:	69db      	ldr	r3, [r3, #28]
 80007be:	4a0e      	ldr	r2, [pc, #56]	@ (80007f8 <HAL_MspInit+0x5c>)
 80007c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007c4:	61d3      	str	r3, [r2, #28]
 80007c6:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <HAL_MspInit+0x5c>)
 80007c8:	69db      	ldr	r3, [r3, #28]
 80007ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80007d2:	4b0a      	ldr	r3, [pc, #40]	@ (80007fc <HAL_MspInit+0x60>)
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	4a04      	ldr	r2, [pc, #16]	@ (80007fc <HAL_MspInit+0x60>)
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ee:	bf00      	nop
 80007f0:	3714      	adds	r7, #20
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr
 80007f8:	40021000 	.word	0x40021000
 80007fc:	40010000 	.word	0x40010000

08000800 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b088      	sub	sp, #32
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000808:	f107 0310 	add.w	r3, r7, #16
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a15      	ldr	r2, [pc, #84]	@ (8000870 <HAL_I2C_MspInit+0x70>)
 800081c:	4293      	cmp	r3, r2
 800081e:	d123      	bne.n	8000868 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000820:	4b14      	ldr	r3, [pc, #80]	@ (8000874 <HAL_I2C_MspInit+0x74>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4a13      	ldr	r2, [pc, #76]	@ (8000874 <HAL_I2C_MspInit+0x74>)
 8000826:	f043 0308 	orr.w	r3, r3, #8
 800082a:	6193      	str	r3, [r2, #24]
 800082c:	4b11      	ldr	r3, [pc, #68]	@ (8000874 <HAL_I2C_MspInit+0x74>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	f003 0308 	and.w	r3, r3, #8
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000838:	23c0      	movs	r3, #192	@ 0xc0
 800083a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800083c:	2312      	movs	r3, #18
 800083e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000840:	2303      	movs	r3, #3
 8000842:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000844:	f107 0310 	add.w	r3, r7, #16
 8000848:	4619      	mov	r1, r3
 800084a:	480b      	ldr	r0, [pc, #44]	@ (8000878 <HAL_I2C_MspInit+0x78>)
 800084c:	f000 fda0 	bl	8001390 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000850:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <HAL_I2C_MspInit+0x74>)
 8000852:	69db      	ldr	r3, [r3, #28]
 8000854:	4a07      	ldr	r2, [pc, #28]	@ (8000874 <HAL_I2C_MspInit+0x74>)
 8000856:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800085a:	61d3      	str	r3, [r2, #28]
 800085c:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <HAL_I2C_MspInit+0x74>)
 800085e:	69db      	ldr	r3, [r3, #28]
 8000860:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000864:	60bb      	str	r3, [r7, #8]
 8000866:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000868:	bf00      	nop
 800086a:	3720      	adds	r7, #32
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	40005400 	.word	0x40005400
 8000874:	40021000 	.word	0x40021000
 8000878:	40010c00 	.word	0x40010c00

0800087c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b088      	sub	sp, #32
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000884:	f107 0310 	add.w	r3, r7, #16
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a1b      	ldr	r2, [pc, #108]	@ (8000904 <HAL_SPI_MspInit+0x88>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d12f      	bne.n	80008fc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800089c:	4b1a      	ldr	r3, [pc, #104]	@ (8000908 <HAL_SPI_MspInit+0x8c>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	4a19      	ldr	r2, [pc, #100]	@ (8000908 <HAL_SPI_MspInit+0x8c>)
 80008a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008a6:	6193      	str	r3, [r2, #24]
 80008a8:	4b17      	ldr	r3, [pc, #92]	@ (8000908 <HAL_SPI_MspInit+0x8c>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80008b0:	60fb      	str	r3, [r7, #12]
 80008b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b4:	4b14      	ldr	r3, [pc, #80]	@ (8000908 <HAL_SPI_MspInit+0x8c>)
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	4a13      	ldr	r2, [pc, #76]	@ (8000908 <HAL_SPI_MspInit+0x8c>)
 80008ba:	f043 0304 	orr.w	r3, r3, #4
 80008be:	6193      	str	r3, [r2, #24]
 80008c0:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <HAL_SPI_MspInit+0x8c>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	f003 0304 	and.w	r3, r3, #4
 80008c8:	60bb      	str	r3, [r7, #8]
 80008ca:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80008cc:	23a0      	movs	r3, #160	@ 0xa0
 80008ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d0:	2302      	movs	r3, #2
 80008d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008d4:	2303      	movs	r3, #3
 80008d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0310 	add.w	r3, r7, #16
 80008dc:	4619      	mov	r1, r3
 80008de:	480b      	ldr	r0, [pc, #44]	@ (800090c <HAL_SPI_MspInit+0x90>)
 80008e0:	f000 fd56 	bl	8001390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008e4:	2340      	movs	r3, #64	@ 0x40
 80008e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e8:	2300      	movs	r3, #0
 80008ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f0:	f107 0310 	add.w	r3, r7, #16
 80008f4:	4619      	mov	r1, r3
 80008f6:	4805      	ldr	r0, [pc, #20]	@ (800090c <HAL_SPI_MspInit+0x90>)
 80008f8:	f000 fd4a 	bl	8001390 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80008fc:	bf00      	nop
 80008fe:	3720      	adds	r7, #32
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40013000 	.word	0x40013000
 8000908:	40021000 	.word	0x40021000
 800090c:	40010800 	.word	0x40010800

08000910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <NMI_Handler+0x4>

08000918 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <HardFault_Handler+0x4>

08000920 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <MemManage_Handler+0x4>

08000928 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <BusFault_Handler+0x4>

08000930 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <UsageFault_Handler+0x4>

08000938 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800093c:	bf00      	nop
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr

08000944 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr

08000950 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	bc80      	pop	{r7}
 800095a:	4770      	bx	lr

0800095c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000960:	f000 fbc8 	bl	80010f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}

08000968 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800096c:	4802      	ldr	r0, [pc, #8]	@ (8000978 <OTG_FS_IRQHandler+0x10>)
 800096e:	f001 f941 	bl	8001bf4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000974 	.word	0x20000974

0800097c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000988:	2300      	movs	r3, #0
 800098a:	617b      	str	r3, [r7, #20]
 800098c:	e00a      	b.n	80009a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800098e:	f3af 8000 	nop.w
 8000992:	4601      	mov	r1, r0
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	1c5a      	adds	r2, r3, #1
 8000998:	60ba      	str	r2, [r7, #8]
 800099a:	b2ca      	uxtb	r2, r1
 800099c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	3301      	adds	r3, #1
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	dbf0      	blt.n	800098e <_read+0x12>
  }

  return len;
 80009ac:	687b      	ldr	r3, [r7, #4]
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b086      	sub	sp, #24
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	60f8      	str	r0, [r7, #12]
 80009be:	60b9      	str	r1, [r7, #8]
 80009c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	e009      	b.n	80009dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	1c5a      	adds	r2, r3, #1
 80009cc:	60ba      	str	r2, [r7, #8]
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	4618      	mov	r0, r3
 80009d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	3301      	adds	r3, #1
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	697a      	ldr	r2, [r7, #20]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	dbf1      	blt.n	80009c8 <_write+0x12>
  }
  return len;
 80009e4:	687b      	ldr	r3, [r7, #4]
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3718      	adds	r7, #24
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <_close>:

int _close(int file)
{
 80009ee:	b480      	push	{r7}
 80009f0:	b083      	sub	sp, #12
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr

08000a04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a14:	605a      	str	r2, [r3, #4]
  return 0;
 8000a16:	2300      	movs	r3, #0
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr

08000a22 <_isatty>:

int _isatty(int file)
{
 8000a22:	b480      	push	{r7}
 8000a24:	b083      	sub	sp, #12
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a2a:	2301      	movs	r3, #1
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bc80      	pop	{r7}
 8000a34:	4770      	bx	lr

08000a36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a36:	b480      	push	{r7}
 8000a38:	b085      	sub	sp, #20
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	60f8      	str	r0, [r7, #12]
 8000a3e:	60b9      	str	r1, [r7, #8]
 8000a40:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a42:	2300      	movs	r3, #0
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3714      	adds	r7, #20
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bc80      	pop	{r7}
 8000a4c:	4770      	bx	lr
	...

08000a50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a58:	4a14      	ldr	r2, [pc, #80]	@ (8000aac <_sbrk+0x5c>)
 8000a5a:	4b15      	ldr	r3, [pc, #84]	@ (8000ab0 <_sbrk+0x60>)
 8000a5c:	1ad3      	subs	r3, r2, r3
 8000a5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a64:	4b13      	ldr	r3, [pc, #76]	@ (8000ab4 <_sbrk+0x64>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d102      	bne.n	8000a72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a6c:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <_sbrk+0x64>)
 8000a6e:	4a12      	ldr	r2, [pc, #72]	@ (8000ab8 <_sbrk+0x68>)
 8000a70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a72:	4b10      	ldr	r3, [pc, #64]	@ (8000ab4 <_sbrk+0x64>)
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	4413      	add	r3, r2
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d207      	bcs.n	8000a90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a80:	f007 fbc4 	bl	800820c <__errno>
 8000a84:	4603      	mov	r3, r0
 8000a86:	220c      	movs	r2, #12
 8000a88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8e:	e009      	b.n	8000aa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a90:	4b08      	ldr	r3, [pc, #32]	@ (8000ab4 <_sbrk+0x64>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a96:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <_sbrk+0x64>)
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4413      	add	r3, r2
 8000a9e:	4a05      	ldr	r2, [pc, #20]	@ (8000ab4 <_sbrk+0x64>)
 8000aa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3718      	adds	r7, #24
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	20010000 	.word	0x20010000
 8000ab0:	00000400 	.word	0x00000400
 8000ab4:	20000158 	.word	0x20000158
 8000ab8:	20000e08 	.word	0x20000e08

08000abc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bc80      	pop	{r7}
 8000ac6:	4770      	bx	lr

08000ac8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ac8:	f7ff fff8 	bl	8000abc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000acc:	480b      	ldr	r0, [pc, #44]	@ (8000afc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ace:	490c      	ldr	r1, [pc, #48]	@ (8000b00 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ad0:	4a0c      	ldr	r2, [pc, #48]	@ (8000b04 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad4:	e002      	b.n	8000adc <LoopCopyDataInit>

08000ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ada:	3304      	adds	r3, #4

08000adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae0:	d3f9      	bcc.n	8000ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ae2:	4a09      	ldr	r2, [pc, #36]	@ (8000b08 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ae4:	4c09      	ldr	r4, [pc, #36]	@ (8000b0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae8:	e001      	b.n	8000aee <LoopFillZerobss>

08000aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aec:	3204      	adds	r2, #4

08000aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af0:	d3fb      	bcc.n	8000aea <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8000af2:	f007 fb91 	bl	8008218 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000af6:	f7ff fd0b 	bl	8000510 <main>
  bx lr
 8000afa:	4770      	bx	lr
  ldr r0, =_sdata
 8000afc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b00:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000b04:	08009840 	.word	0x08009840
  ldr r2, =_sbss
 8000b08:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000b0c:	20000e04 	.word	0x20000e04

08000b10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b10:	e7fe      	b.n	8000b10 <ADC1_2_IRQHandler>
	...

08000b14 <SSD1306_Init>:
} SSD1306_t;

/* Private variable */
static SSD1306_t SSD1306;

uint8_t SSD1306_Init(void) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000b1a:	f000 fa17 	bl	8000f4c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000b1e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000b22:	2201      	movs	r2, #1
 8000b24:	2178      	movs	r1, #120	@ 0x78
 8000b26:	4858      	ldr	r0, [pc, #352]	@ (8000c88 <SSD1306_Init+0x174>)
 8000b28:	f002 fcca 	bl	80034c0 <HAL_I2C_IsDeviceReady>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	e0a4      	b.n	8000c80 <SSD1306_Init+0x16c>
	}

	/* A little delay */
	uint32_t p = 2500;
 8000b36:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8000b3a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000b3c:	e002      	b.n	8000b44 <SSD1306_Init+0x30>
		p--;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	3b01      	subs	r3, #1
 8000b42:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d1f9      	bne.n	8000b3e <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000b4a:	22ae      	movs	r2, #174	@ 0xae
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	2078      	movs	r0, #120	@ 0x78
 8000b50:	f000 fa6c 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000b54:	2220      	movs	r2, #32
 8000b56:	2100      	movs	r1, #0
 8000b58:	2078      	movs	r0, #120	@ 0x78
 8000b5a:	f000 fa67 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000b5e:	2210      	movs	r2, #16
 8000b60:	2100      	movs	r1, #0
 8000b62:	2078      	movs	r0, #120	@ 0x78
 8000b64:	f000 fa62 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000b68:	22b0      	movs	r2, #176	@ 0xb0
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	2078      	movs	r0, #120	@ 0x78
 8000b6e:	f000 fa5d 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000b72:	22c8      	movs	r2, #200	@ 0xc8
 8000b74:	2100      	movs	r1, #0
 8000b76:	2078      	movs	r0, #120	@ 0x78
 8000b78:	f000 fa58 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2100      	movs	r1, #0
 8000b80:	2078      	movs	r0, #120	@ 0x78
 8000b82:	f000 fa53 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000b86:	2210      	movs	r2, #16
 8000b88:	2100      	movs	r1, #0
 8000b8a:	2078      	movs	r0, #120	@ 0x78
 8000b8c:	f000 fa4e 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000b90:	2240      	movs	r2, #64	@ 0x40
 8000b92:	2100      	movs	r1, #0
 8000b94:	2078      	movs	r0, #120	@ 0x78
 8000b96:	f000 fa49 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000b9a:	2281      	movs	r2, #129	@ 0x81
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	2078      	movs	r0, #120	@ 0x78
 8000ba0:	f000 fa44 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000ba4:	22ff      	movs	r2, #255	@ 0xff
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	2078      	movs	r0, #120	@ 0x78
 8000baa:	f000 fa3f 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000bae:	22a1      	movs	r2, #161	@ 0xa1
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2078      	movs	r0, #120	@ 0x78
 8000bb4:	f000 fa3a 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000bb8:	22a6      	movs	r2, #166	@ 0xa6
 8000bba:	2100      	movs	r1, #0
 8000bbc:	2078      	movs	r0, #120	@ 0x78
 8000bbe:	f000 fa35 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000bc2:	22a8      	movs	r2, #168	@ 0xa8
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	2078      	movs	r0, #120	@ 0x78
 8000bc8:	f000 fa30 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000bcc:	223f      	movs	r2, #63	@ 0x3f
 8000bce:	2100      	movs	r1, #0
 8000bd0:	2078      	movs	r0, #120	@ 0x78
 8000bd2:	f000 fa2b 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000bd6:	22a4      	movs	r2, #164	@ 0xa4
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2078      	movs	r0, #120	@ 0x78
 8000bdc:	f000 fa26 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000be0:	22d3      	movs	r2, #211	@ 0xd3
 8000be2:	2100      	movs	r1, #0
 8000be4:	2078      	movs	r0, #120	@ 0x78
 8000be6:	f000 fa21 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	2078      	movs	r0, #120	@ 0x78
 8000bf0:	f000 fa1c 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000bf4:	22d5      	movs	r2, #213	@ 0xd5
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	2078      	movs	r0, #120	@ 0x78
 8000bfa:	f000 fa17 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000bfe:	22f0      	movs	r2, #240	@ 0xf0
 8000c00:	2100      	movs	r1, #0
 8000c02:	2078      	movs	r0, #120	@ 0x78
 8000c04:	f000 fa12 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000c08:	22d9      	movs	r2, #217	@ 0xd9
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	2078      	movs	r0, #120	@ 0x78
 8000c0e:	f000 fa0d 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000c12:	2222      	movs	r2, #34	@ 0x22
 8000c14:	2100      	movs	r1, #0
 8000c16:	2078      	movs	r0, #120	@ 0x78
 8000c18:	f000 fa08 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000c1c:	22da      	movs	r2, #218	@ 0xda
 8000c1e:	2100      	movs	r1, #0
 8000c20:	2078      	movs	r0, #120	@ 0x78
 8000c22:	f000 fa03 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000c26:	2212      	movs	r2, #18
 8000c28:	2100      	movs	r1, #0
 8000c2a:	2078      	movs	r0, #120	@ 0x78
 8000c2c:	f000 f9fe 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000c30:	22db      	movs	r2, #219	@ 0xdb
 8000c32:	2100      	movs	r1, #0
 8000c34:	2078      	movs	r0, #120	@ 0x78
 8000c36:	f000 f9f9 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000c3a:	2220      	movs	r2, #32
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	2078      	movs	r0, #120	@ 0x78
 8000c40:	f000 f9f4 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000c44:	228d      	movs	r2, #141	@ 0x8d
 8000c46:	2100      	movs	r1, #0
 8000c48:	2078      	movs	r0, #120	@ 0x78
 8000c4a:	f000 f9ef 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000c4e:	2214      	movs	r2, #20
 8000c50:	2100      	movs	r1, #0
 8000c52:	2078      	movs	r0, #120	@ 0x78
 8000c54:	f000 f9ea 	bl	800102c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000c58:	22af      	movs	r2, #175	@ 0xaf
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	2078      	movs	r0, #120	@ 0x78
 8000c5e:	f000 f9e5 	bl	800102c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000c62:	2000      	movs	r0, #0
 8000c64:	f000 f842 	bl	8000cec <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8000c68:	f000 f812 	bl	8000c90 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8000c6c:	4b07      	ldr	r3, [pc, #28]	@ (8000c8c <SSD1306_Init+0x178>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000c72:	4b06      	ldr	r3, [pc, #24]	@ (8000c8c <SSD1306_Init+0x178>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000c78:	4b04      	ldr	r3, [pc, #16]	@ (8000c8c <SSD1306_Init+0x178>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8000c7e:	2301      	movs	r3, #1
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	200000ac 	.word	0x200000ac
 8000c8c:	2000055c 	.word	0x2000055c

08000c90 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000c96:	2300      	movs	r3, #0
 8000c98:	71fb      	strb	r3, [r7, #7]
 8000c9a:	e01d      	b.n	8000cd8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	3b50      	subs	r3, #80	@ 0x50
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	2078      	movs	r0, #120	@ 0x78
 8000ca8:	f000 f9c0 	bl	800102c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2100      	movs	r1, #0
 8000cb0:	2078      	movs	r0, #120	@ 0x78
 8000cb2:	f000 f9bb 	bl	800102c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000cb6:	2210      	movs	r2, #16
 8000cb8:	2100      	movs	r1, #0
 8000cba:	2078      	movs	r0, #120	@ 0x78
 8000cbc:	f000 f9b6 	bl	800102c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	01db      	lsls	r3, r3, #7
 8000cc4:	4a08      	ldr	r2, [pc, #32]	@ (8000ce8 <SSD1306_UpdateScreen+0x58>)
 8000cc6:	441a      	add	r2, r3
 8000cc8:	2380      	movs	r3, #128	@ 0x80
 8000cca:	2140      	movs	r1, #64	@ 0x40
 8000ccc:	2078      	movs	r0, #120	@ 0x78
 8000cce:	f000 f951 	bl	8000f74 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	71fb      	strb	r3, [r7, #7]
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	2b07      	cmp	r3, #7
 8000cdc:	d9de      	bls.n	8000c9c <SSD1306_UpdateScreen+0xc>
	}
}
 8000cde:	bf00      	nop
 8000ce0:	bf00      	nop
 8000ce2:	3708      	adds	r7, #8
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	2000015c 	.word	0x2000015c

08000cec <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d101      	bne.n	8000d00 <SSD1306_Fill+0x14>
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	e000      	b.n	8000d02 <SSD1306_Fill+0x16>
 8000d00:	23ff      	movs	r3, #255	@ 0xff
 8000d02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d06:	4619      	mov	r1, r3
 8000d08:	4803      	ldr	r0, [pc, #12]	@ (8000d18 <SSD1306_Fill+0x2c>)
 8000d0a:	f007 fa20 	bl	800814e <memset>
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	2000015c 	.word	0x2000015c

08000d1c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	80fb      	strh	r3, [r7, #6]
 8000d26:	460b      	mov	r3, r1
 8000d28:	80bb      	strh	r3, [r7, #4]
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	70fb      	strb	r3, [r7, #3]
	if (
 8000d2e:	88fb      	ldrh	r3, [r7, #6]
 8000d30:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d32:	d848      	bhi.n	8000dc6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000d34:	88bb      	ldrh	r3, [r7, #4]
 8000d36:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d38:	d845      	bhi.n	8000dc6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000d3a:	4b25      	ldr	r3, [pc, #148]	@ (8000dd0 <SSD1306_DrawPixel+0xb4>)
 8000d3c:	791b      	ldrb	r3, [r3, #4]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d006      	beq.n	8000d50 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000d42:	78fb      	ldrb	r3, [r7, #3]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	bf0c      	ite	eq
 8000d48:	2301      	moveq	r3, #1
 8000d4a:	2300      	movne	r3, #0
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000d50:	78fb      	ldrb	r3, [r7, #3]
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d11a      	bne.n	8000d8c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000d56:	88fa      	ldrh	r2, [r7, #6]
 8000d58:	88bb      	ldrh	r3, [r7, #4]
 8000d5a:	08db      	lsrs	r3, r3, #3
 8000d5c:	b298      	uxth	r0, r3
 8000d5e:	4603      	mov	r3, r0
 8000d60:	01db      	lsls	r3, r3, #7
 8000d62:	4413      	add	r3, r2
 8000d64:	4a1b      	ldr	r2, [pc, #108]	@ (8000dd4 <SSD1306_DrawPixel+0xb8>)
 8000d66:	5cd3      	ldrb	r3, [r2, r3]
 8000d68:	b25a      	sxtb	r2, r3
 8000d6a:	88bb      	ldrh	r3, [r7, #4]
 8000d6c:	f003 0307 	and.w	r3, r3, #7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fa01 f303 	lsl.w	r3, r1, r3
 8000d76:	b25b      	sxtb	r3, r3
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	b259      	sxtb	r1, r3
 8000d7c:	88fa      	ldrh	r2, [r7, #6]
 8000d7e:	4603      	mov	r3, r0
 8000d80:	01db      	lsls	r3, r3, #7
 8000d82:	4413      	add	r3, r2
 8000d84:	b2c9      	uxtb	r1, r1
 8000d86:	4a13      	ldr	r2, [pc, #76]	@ (8000dd4 <SSD1306_DrawPixel+0xb8>)
 8000d88:	54d1      	strb	r1, [r2, r3]
 8000d8a:	e01d      	b.n	8000dc8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000d8c:	88fa      	ldrh	r2, [r7, #6]
 8000d8e:	88bb      	ldrh	r3, [r7, #4]
 8000d90:	08db      	lsrs	r3, r3, #3
 8000d92:	b298      	uxth	r0, r3
 8000d94:	4603      	mov	r3, r0
 8000d96:	01db      	lsls	r3, r3, #7
 8000d98:	4413      	add	r3, r2
 8000d9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000dd4 <SSD1306_DrawPixel+0xb8>)
 8000d9c:	5cd3      	ldrb	r3, [r2, r3]
 8000d9e:	b25a      	sxtb	r2, r3
 8000da0:	88bb      	ldrh	r3, [r7, #4]
 8000da2:	f003 0307 	and.w	r3, r3, #7
 8000da6:	2101      	movs	r1, #1
 8000da8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dac:	b25b      	sxtb	r3, r3
 8000dae:	43db      	mvns	r3, r3
 8000db0:	b25b      	sxtb	r3, r3
 8000db2:	4013      	ands	r3, r2
 8000db4:	b259      	sxtb	r1, r3
 8000db6:	88fa      	ldrh	r2, [r7, #6]
 8000db8:	4603      	mov	r3, r0
 8000dba:	01db      	lsls	r3, r3, #7
 8000dbc:	4413      	add	r3, r2
 8000dbe:	b2c9      	uxtb	r1, r1
 8000dc0:	4a04      	ldr	r2, [pc, #16]	@ (8000dd4 <SSD1306_DrawPixel+0xb8>)
 8000dc2:	54d1      	strb	r1, [r2, r3]
 8000dc4:	e000      	b.n	8000dc8 <SSD1306_DrawPixel+0xac>
		return;
 8000dc6:	bf00      	nop
	}
}
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr
 8000dd0:	2000055c 	.word	0x2000055c
 8000dd4:	2000015c 	.word	0x2000015c

08000dd8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	460a      	mov	r2, r1
 8000de2:	80fb      	strh	r3, [r7, #6]
 8000de4:	4613      	mov	r3, r2
 8000de6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000de8:	4a05      	ldr	r2, [pc, #20]	@ (8000e00 <SSD1306_GotoXY+0x28>)
 8000dea:	88fb      	ldrh	r3, [r7, #6]
 8000dec:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000dee:	4a04      	ldr	r2, [pc, #16]	@ (8000e00 <SSD1306_GotoXY+0x28>)
 8000df0:	88bb      	ldrh	r3, [r7, #4]
 8000df2:	8053      	strh	r3, [r2, #2]
}
 8000df4:	bf00      	nop
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	2000055c 	.word	0x2000055c

08000e04 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	6039      	str	r1, [r7, #0]
 8000e0e:	71fb      	strb	r3, [r7, #7]
 8000e10:	4613      	mov	r3, r2
 8000e12:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000e14:	4b39      	ldr	r3, [pc, #228]	@ (8000efc <SSD1306_Putc+0xf8>)
 8000e16:	881b      	ldrh	r3, [r3, #0]
 8000e18:	461a      	mov	r2, r3
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	4413      	add	r3, r2
	if (
 8000e20:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e22:	dc07      	bgt.n	8000e34 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000e24:	4b35      	ldr	r3, [pc, #212]	@ (8000efc <SSD1306_Putc+0xf8>)
 8000e26:	885b      	ldrh	r3, [r3, #2]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	785b      	ldrb	r3, [r3, #1]
 8000e2e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000e30:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e32:	dd01      	ble.n	8000e38 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	e05d      	b.n	8000ef4 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000e38:	2300      	movs	r3, #0
 8000e3a:	617b      	str	r3, [r7, #20]
 8000e3c:	e04b      	b.n	8000ed6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685a      	ldr	r2, [r3, #4]
 8000e42:	79fb      	ldrb	r3, [r7, #7]
 8000e44:	3b20      	subs	r3, #32
 8000e46:	6839      	ldr	r1, [r7, #0]
 8000e48:	7849      	ldrb	r1, [r1, #1]
 8000e4a:	fb01 f303 	mul.w	r3, r1, r3
 8000e4e:	4619      	mov	r1, r3
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	440b      	add	r3, r1
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	4413      	add	r3, r2
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	e030      	b.n	8000ec4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d010      	beq.n	8000e94 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000e72:	4b22      	ldr	r3, [pc, #136]	@ (8000efc <SSD1306_Putc+0xf8>)
 8000e74:	881a      	ldrh	r2, [r3, #0]
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	4413      	add	r3, r2
 8000e7c:	b298      	uxth	r0, r3
 8000e7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000efc <SSD1306_Putc+0xf8>)
 8000e80:	885a      	ldrh	r2, [r3, #2]
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	4413      	add	r3, r2
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	79ba      	ldrb	r2, [r7, #6]
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	f7ff ff45 	bl	8000d1c <SSD1306_DrawPixel>
 8000e92:	e014      	b.n	8000ebe <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000e94:	4b19      	ldr	r3, [pc, #100]	@ (8000efc <SSD1306_Putc+0xf8>)
 8000e96:	881a      	ldrh	r2, [r3, #0]
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	4413      	add	r3, r2
 8000e9e:	b298      	uxth	r0, r3
 8000ea0:	4b16      	ldr	r3, [pc, #88]	@ (8000efc <SSD1306_Putc+0xf8>)
 8000ea2:	885a      	ldrh	r2, [r3, #2]
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4413      	add	r3, r2
 8000eaa:	b299      	uxth	r1, r3
 8000eac:	79bb      	ldrb	r3, [r7, #6]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	bf0c      	ite	eq
 8000eb2:	2301      	moveq	r3, #1
 8000eb4:	2300      	movne	r3, #0
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	461a      	mov	r2, r3
 8000eba:	f7ff ff2f 	bl	8000d1c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	461a      	mov	r2, r3
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d3c8      	bcc.n	8000e62 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	617b      	str	r3, [r7, #20]
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	785b      	ldrb	r3, [r3, #1]
 8000eda:	461a      	mov	r2, r3
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d3ad      	bcc.n	8000e3e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000ee2:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <SSD1306_Putc+0xf8>)
 8000ee4:	881b      	ldrh	r3, [r3, #0]
 8000ee6:	683a      	ldr	r2, [r7, #0]
 8000ee8:	7812      	ldrb	r2, [r2, #0]
 8000eea:	4413      	add	r3, r2
 8000eec:	b29a      	uxth	r2, r3
 8000eee:	4b03      	ldr	r3, [pc, #12]	@ (8000efc <SSD1306_Putc+0xf8>)
 8000ef0:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3718      	adds	r7, #24
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	2000055c 	.word	0x2000055c

08000f00 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000f0e:	e012      	b.n	8000f36 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	79fa      	ldrb	r2, [r7, #7]
 8000f16:	68b9      	ldr	r1, [r7, #8]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff ff73 	bl	8000e04 <SSD1306_Putc>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	461a      	mov	r2, r3
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d002      	beq.n	8000f30 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	e008      	b.n	8000f42 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	3301      	adds	r3, #1
 8000f34:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d1e8      	bne.n	8000f10 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	781b      	ldrb	r3, [r3, #0]
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
	...

08000f4c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8000f52:	4b07      	ldr	r3, [pc, #28]	@ (8000f70 <ssd1306_I2C_Init+0x24>)
 8000f54:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000f56:	e002      	b.n	8000f5e <ssd1306_I2C_Init+0x12>
		p--;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3b01      	subs	r3, #1
 8000f5c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d1f9      	bne.n	8000f58 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8000f64:	bf00      	nop
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr
 8000f70:	0003d090 	.word	0x0003d090

08000f74 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000f74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f78:	b089      	sub	sp, #36	@ 0x24
 8000f7a:	af02      	add	r7, sp, #8
 8000f7c:	603a      	str	r2, [r7, #0]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	4603      	mov	r3, r0
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	460b      	mov	r3, r1
 8000f86:	71bb      	strb	r3, [r7, #6]
 8000f88:	4613      	mov	r3, r2
 8000f8a:	80bb      	strh	r3, [r7, #4]
 8000f8c:	466b      	mov	r3, sp
 8000f8e:	461e      	mov	r6, r3
	uint8_t dt[count + 1];
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	1c59      	adds	r1, r3, #1
 8000f94:	1e4b      	subs	r3, r1, #1
 8000f96:	613b      	str	r3, [r7, #16]
 8000f98:	460a      	mov	r2, r1
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	4690      	mov	r8, r2
 8000f9e:	4699      	mov	r9, r3
 8000fa0:	f04f 0200 	mov.w	r2, #0
 8000fa4:	f04f 0300 	mov.w	r3, #0
 8000fa8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000fac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000fb0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000fb4:	460a      	mov	r2, r1
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	4614      	mov	r4, r2
 8000fba:	461d      	mov	r5, r3
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	f04f 0300 	mov.w	r3, #0
 8000fc4:	00eb      	lsls	r3, r5, #3
 8000fc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000fca:	00e2      	lsls	r2, r4, #3
 8000fcc:	460b      	mov	r3, r1
 8000fce:	3307      	adds	r3, #7
 8000fd0:	08db      	lsrs	r3, r3, #3
 8000fd2:	00db      	lsls	r3, r3, #3
 8000fd4:	ebad 0d03 	sub.w	sp, sp, r3
 8000fd8:	ab02      	add	r3, sp, #8
 8000fda:	3300      	adds	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
	dt[0] = reg;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	79ba      	ldrb	r2, [r7, #6]
 8000fe2:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 1; i <= count; i++)
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	75fb      	strb	r3, [r7, #23]
 8000fe8:	e00a      	b.n	8001000 <ssd1306_I2C_WriteMulti+0x8c>
		dt[i] = data[i-1];
 8000fea:	7dfb      	ldrb	r3, [r7, #23]
 8000fec:	3b01      	subs	r3, #1
 8000fee:	683a      	ldr	r2, [r7, #0]
 8000ff0:	441a      	add	r2, r3
 8000ff2:	7dfb      	ldrb	r3, [r7, #23]
 8000ff4:	7811      	ldrb	r1, [r2, #0]
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	54d1      	strb	r1, [r2, r3]
	for(i = 1; i <= count; i++)
 8000ffa:	7dfb      	ldrb	r3, [r7, #23]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	75fb      	strb	r3, [r7, #23]
 8001000:	7dfb      	ldrb	r3, [r7, #23]
 8001002:	b29b      	uxth	r3, r3
 8001004:	88ba      	ldrh	r2, [r7, #4]
 8001006:	429a      	cmp	r2, r3
 8001008:	d2ef      	bcs.n	8000fea <ssd1306_I2C_WriteMulti+0x76>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count, 10);
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	b299      	uxth	r1, r3
 800100e:	88bb      	ldrh	r3, [r7, #4]
 8001010:	220a      	movs	r2, #10
 8001012:	9200      	str	r2, [sp, #0]
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	4804      	ldr	r0, [pc, #16]	@ (8001028 <ssd1306_I2C_WriteMulti+0xb4>)
 8001018:	f002 f954 	bl	80032c4 <HAL_I2C_Master_Transmit>
 800101c:	46b5      	mov	sp, r6
}
 800101e:	bf00      	nop
 8001020:	371c      	adds	r7, #28
 8001022:	46bd      	mov	sp, r7
 8001024:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001028:	200000ac 	.word	0x200000ac

0800102c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af02      	add	r7, sp, #8
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
 8001036:	460b      	mov	r3, r1
 8001038:	71bb      	strb	r3, [r7, #6]
 800103a:	4613      	mov	r3, r2
 800103c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800103e:	79bb      	ldrb	r3, [r7, #6]
 8001040:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001042:	797b      	ldrb	r3, [r7, #5]
 8001044:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	b299      	uxth	r1, r3
 800104a:	f107 020c 	add.w	r2, r7, #12
 800104e:	230a      	movs	r3, #10
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	2302      	movs	r3, #2
 8001054:	4803      	ldr	r0, [pc, #12]	@ (8001064 <ssd1306_I2C_Write+0x38>)
 8001056:	f002 f935 	bl	80032c4 <HAL_I2C_Master_Transmit>
}
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200000ac 	.word	0x200000ac

08001068 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800106c:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <HAL_Init+0x28>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a07      	ldr	r2, [pc, #28]	@ (8001090 <HAL_Init+0x28>)
 8001072:	f043 0310 	orr.w	r3, r3, #16
 8001076:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001078:	2003      	movs	r0, #3
 800107a:	f000 f947 	bl	800130c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800107e:	200f      	movs	r0, #15
 8001080:	f000 f808 	bl	8001094 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001084:	f7ff fb8a 	bl	800079c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40022000 	.word	0x40022000

08001094 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800109c:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <HAL_InitTick+0x54>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <HAL_InitTick+0x58>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 f95f 	bl	8001376 <HAL_SYSTICK_Config>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e00e      	b.n	80010e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b0f      	cmp	r3, #15
 80010c6:	d80a      	bhi.n	80010de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c8:	2200      	movs	r2, #0
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	f04f 30ff 	mov.w	r0, #4294967295
 80010d0:	f000 f927 	bl	8001322 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010d4:	4a06      	ldr	r2, [pc, #24]	@ (80010f0 <HAL_InitTick+0x5c>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010da:	2300      	movs	r3, #0
 80010dc:	e000      	b.n	80010e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000000 	.word	0x20000000
 80010ec:	20000010 	.word	0x20000010
 80010f0:	2000000c 	.word	0x2000000c

080010f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010f8:	4b05      	ldr	r3, [pc, #20]	@ (8001110 <HAL_IncTick+0x1c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	461a      	mov	r2, r3
 80010fe:	4b05      	ldr	r3, [pc, #20]	@ (8001114 <HAL_IncTick+0x20>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4413      	add	r3, r2
 8001104:	4a03      	ldr	r2, [pc, #12]	@ (8001114 <HAL_IncTick+0x20>)
 8001106:	6013      	str	r3, [r2, #0]
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr
 8001110:	20000010 	.word	0x20000010
 8001114:	20000564 	.word	0x20000564

08001118 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  return uwTick;
 800111c:	4b02      	ldr	r3, [pc, #8]	@ (8001128 <HAL_GetTick+0x10>)
 800111e:	681b      	ldr	r3, [r3, #0]
}
 8001120:	4618      	mov	r0, r3
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	20000564 	.word	0x20000564

0800112c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001134:	f7ff fff0 	bl	8001118 <HAL_GetTick>
 8001138:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001144:	d005      	beq.n	8001152 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001146:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <HAL_Delay+0x44>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	461a      	mov	r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4413      	add	r3, r2
 8001150:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001152:	bf00      	nop
 8001154:	f7ff ffe0 	bl	8001118 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	429a      	cmp	r2, r3
 8001162:	d8f7      	bhi.n	8001154 <HAL_Delay+0x28>
  {
  }
}
 8001164:	bf00      	nop
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000010 	.word	0x20000010

08001174 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001174:	b480      	push	{r7}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f003 0307 	and.w	r3, r3, #7
 8001182:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001184:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800118a:	68ba      	ldr	r2, [r7, #8]
 800118c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001190:	4013      	ands	r3, r2
 8001192:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800119c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011a6:	4a04      	ldr	r2, [pc, #16]	@ (80011b8 <__NVIC_SetPriorityGrouping+0x44>)
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	60d3      	str	r3, [r2, #12]
}
 80011ac:	bf00      	nop
 80011ae:	3714      	adds	r7, #20
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bc80      	pop	{r7}
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011c0:	4b04      	ldr	r3, [pc, #16]	@ (80011d4 <__NVIC_GetPriorityGrouping+0x18>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	0a1b      	lsrs	r3, r3, #8
 80011c6:	f003 0307 	and.w	r3, r3, #7
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	db0b      	blt.n	8001202 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	f003 021f 	and.w	r2, r3, #31
 80011f0:	4906      	ldr	r1, [pc, #24]	@ (800120c <__NVIC_EnableIRQ+0x34>)
 80011f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f6:	095b      	lsrs	r3, r3, #5
 80011f8:	2001      	movs	r0, #1
 80011fa:	fa00 f202 	lsl.w	r2, r0, r2
 80011fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr
 800120c:	e000e100 	.word	0xe000e100

08001210 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	6039      	str	r1, [r7, #0]
 800121a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800121c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001220:	2b00      	cmp	r3, #0
 8001222:	db0a      	blt.n	800123a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	b2da      	uxtb	r2, r3
 8001228:	490c      	ldr	r1, [pc, #48]	@ (800125c <__NVIC_SetPriority+0x4c>)
 800122a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122e:	0112      	lsls	r2, r2, #4
 8001230:	b2d2      	uxtb	r2, r2
 8001232:	440b      	add	r3, r1
 8001234:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001238:	e00a      	b.n	8001250 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4908      	ldr	r1, [pc, #32]	@ (8001260 <__NVIC_SetPriority+0x50>)
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	f003 030f 	and.w	r3, r3, #15
 8001246:	3b04      	subs	r3, #4
 8001248:	0112      	lsls	r2, r2, #4
 800124a:	b2d2      	uxtb	r2, r2
 800124c:	440b      	add	r3, r1
 800124e:	761a      	strb	r2, [r3, #24]
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000e100 	.word	0xe000e100
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001264:	b480      	push	{r7}
 8001266:	b089      	sub	sp, #36	@ 0x24
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	f1c3 0307 	rsb	r3, r3, #7
 800127e:	2b04      	cmp	r3, #4
 8001280:	bf28      	it	cs
 8001282:	2304      	movcs	r3, #4
 8001284:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3304      	adds	r3, #4
 800128a:	2b06      	cmp	r3, #6
 800128c:	d902      	bls.n	8001294 <NVIC_EncodePriority+0x30>
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	3b03      	subs	r3, #3
 8001292:	e000      	b.n	8001296 <NVIC_EncodePriority+0x32>
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001298:	f04f 32ff 	mov.w	r2, #4294967295
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43da      	mvns	r2, r3
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	401a      	ands	r2, r3
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012ac:	f04f 31ff 	mov.w	r1, #4294967295
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	fa01 f303 	lsl.w	r3, r1, r3
 80012b6:	43d9      	mvns	r1, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012bc:	4313      	orrs	r3, r2
         );
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3724      	adds	r7, #36	@ 0x24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012d8:	d301      	bcc.n	80012de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012da:	2301      	movs	r3, #1
 80012dc:	e00f      	b.n	80012fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012de:	4a0a      	ldr	r2, [pc, #40]	@ (8001308 <SysTick_Config+0x40>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012e6:	210f      	movs	r1, #15
 80012e8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ec:	f7ff ff90 	bl	8001210 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f0:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <SysTick_Config+0x40>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012f6:	4b04      	ldr	r3, [pc, #16]	@ (8001308 <SysTick_Config+0x40>)
 80012f8:	2207      	movs	r2, #7
 80012fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	e000e010 	.word	0xe000e010

0800130c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff2d 	bl	8001174 <__NVIC_SetPriorityGrouping>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001322:	b580      	push	{r7, lr}
 8001324:	b086      	sub	sp, #24
 8001326:	af00      	add	r7, sp, #0
 8001328:	4603      	mov	r3, r0
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
 800132e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001334:	f7ff ff42 	bl	80011bc <__NVIC_GetPriorityGrouping>
 8001338:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	68b9      	ldr	r1, [r7, #8]
 800133e:	6978      	ldr	r0, [r7, #20]
 8001340:	f7ff ff90 	bl	8001264 <NVIC_EncodePriority>
 8001344:	4602      	mov	r2, r0
 8001346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134a:	4611      	mov	r1, r2
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ff5f 	bl	8001210 <__NVIC_SetPriority>
}
 8001352:	bf00      	nop
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	4603      	mov	r3, r0
 8001362:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff35 	bl	80011d8 <__NVIC_EnableIRQ>
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff ffa2 	bl	80012c8 <SysTick_Config>
 8001384:	4603      	mov	r3, r0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001390:	b480      	push	{r7}
 8001392:	b08b      	sub	sp, #44	@ 0x2c
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800139a:	2300      	movs	r3, #0
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800139e:	2300      	movs	r3, #0
 80013a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a2:	e169      	b.n	8001678 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013a4:	2201      	movs	r2, #1
 80013a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	69fa      	ldr	r2, [r7, #28]
 80013b4:	4013      	ands	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	429a      	cmp	r2, r3
 80013be:	f040 8158 	bne.w	8001672 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	4a9a      	ldr	r2, [pc, #616]	@ (8001630 <HAL_GPIO_Init+0x2a0>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d05e      	beq.n	800148a <HAL_GPIO_Init+0xfa>
 80013cc:	4a98      	ldr	r2, [pc, #608]	@ (8001630 <HAL_GPIO_Init+0x2a0>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d875      	bhi.n	80014be <HAL_GPIO_Init+0x12e>
 80013d2:	4a98      	ldr	r2, [pc, #608]	@ (8001634 <HAL_GPIO_Init+0x2a4>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d058      	beq.n	800148a <HAL_GPIO_Init+0xfa>
 80013d8:	4a96      	ldr	r2, [pc, #600]	@ (8001634 <HAL_GPIO_Init+0x2a4>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d86f      	bhi.n	80014be <HAL_GPIO_Init+0x12e>
 80013de:	4a96      	ldr	r2, [pc, #600]	@ (8001638 <HAL_GPIO_Init+0x2a8>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d052      	beq.n	800148a <HAL_GPIO_Init+0xfa>
 80013e4:	4a94      	ldr	r2, [pc, #592]	@ (8001638 <HAL_GPIO_Init+0x2a8>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d869      	bhi.n	80014be <HAL_GPIO_Init+0x12e>
 80013ea:	4a94      	ldr	r2, [pc, #592]	@ (800163c <HAL_GPIO_Init+0x2ac>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d04c      	beq.n	800148a <HAL_GPIO_Init+0xfa>
 80013f0:	4a92      	ldr	r2, [pc, #584]	@ (800163c <HAL_GPIO_Init+0x2ac>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d863      	bhi.n	80014be <HAL_GPIO_Init+0x12e>
 80013f6:	4a92      	ldr	r2, [pc, #584]	@ (8001640 <HAL_GPIO_Init+0x2b0>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d046      	beq.n	800148a <HAL_GPIO_Init+0xfa>
 80013fc:	4a90      	ldr	r2, [pc, #576]	@ (8001640 <HAL_GPIO_Init+0x2b0>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d85d      	bhi.n	80014be <HAL_GPIO_Init+0x12e>
 8001402:	2b12      	cmp	r3, #18
 8001404:	d82a      	bhi.n	800145c <HAL_GPIO_Init+0xcc>
 8001406:	2b12      	cmp	r3, #18
 8001408:	d859      	bhi.n	80014be <HAL_GPIO_Init+0x12e>
 800140a:	a201      	add	r2, pc, #4	@ (adr r2, 8001410 <HAL_GPIO_Init+0x80>)
 800140c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001410:	0800148b 	.word	0x0800148b
 8001414:	08001465 	.word	0x08001465
 8001418:	08001477 	.word	0x08001477
 800141c:	080014b9 	.word	0x080014b9
 8001420:	080014bf 	.word	0x080014bf
 8001424:	080014bf 	.word	0x080014bf
 8001428:	080014bf 	.word	0x080014bf
 800142c:	080014bf 	.word	0x080014bf
 8001430:	080014bf 	.word	0x080014bf
 8001434:	080014bf 	.word	0x080014bf
 8001438:	080014bf 	.word	0x080014bf
 800143c:	080014bf 	.word	0x080014bf
 8001440:	080014bf 	.word	0x080014bf
 8001444:	080014bf 	.word	0x080014bf
 8001448:	080014bf 	.word	0x080014bf
 800144c:	080014bf 	.word	0x080014bf
 8001450:	080014bf 	.word	0x080014bf
 8001454:	0800146d 	.word	0x0800146d
 8001458:	08001481 	.word	0x08001481
 800145c:	4a79      	ldr	r2, [pc, #484]	@ (8001644 <HAL_GPIO_Init+0x2b4>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d013      	beq.n	800148a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001462:	e02c      	b.n	80014be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	623b      	str	r3, [r7, #32]
          break;
 800146a:	e029      	b.n	80014c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	3304      	adds	r3, #4
 8001472:	623b      	str	r3, [r7, #32]
          break;
 8001474:	e024      	b.n	80014c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	68db      	ldr	r3, [r3, #12]
 800147a:	3308      	adds	r3, #8
 800147c:	623b      	str	r3, [r7, #32]
          break;
 800147e:	e01f      	b.n	80014c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	330c      	adds	r3, #12
 8001486:	623b      	str	r3, [r7, #32]
          break;
 8001488:	e01a      	b.n	80014c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d102      	bne.n	8001498 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001492:	2304      	movs	r3, #4
 8001494:	623b      	str	r3, [r7, #32]
          break;
 8001496:	e013      	b.n	80014c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d105      	bne.n	80014ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014a0:	2308      	movs	r3, #8
 80014a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69fa      	ldr	r2, [r7, #28]
 80014a8:	611a      	str	r2, [r3, #16]
          break;
 80014aa:	e009      	b.n	80014c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014ac:	2308      	movs	r3, #8
 80014ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69fa      	ldr	r2, [r7, #28]
 80014b4:	615a      	str	r2, [r3, #20]
          break;
 80014b6:	e003      	b.n	80014c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014b8:	2300      	movs	r3, #0
 80014ba:	623b      	str	r3, [r7, #32]
          break;
 80014bc:	e000      	b.n	80014c0 <HAL_GPIO_Init+0x130>
          break;
 80014be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	2bff      	cmp	r3, #255	@ 0xff
 80014c4:	d801      	bhi.n	80014ca <HAL_GPIO_Init+0x13a>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	e001      	b.n	80014ce <HAL_GPIO_Init+0x13e>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	3304      	adds	r3, #4
 80014ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	2bff      	cmp	r3, #255	@ 0xff
 80014d4:	d802      	bhi.n	80014dc <HAL_GPIO_Init+0x14c>
 80014d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	e002      	b.n	80014e2 <HAL_GPIO_Init+0x152>
 80014dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014de:	3b08      	subs	r3, #8
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	210f      	movs	r1, #15
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	fa01 f303 	lsl.w	r3, r1, r3
 80014f0:	43db      	mvns	r3, r3
 80014f2:	401a      	ands	r2, r3
 80014f4:	6a39      	ldr	r1, [r7, #32]
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	fa01 f303 	lsl.w	r3, r1, r3
 80014fc:	431a      	orrs	r2, r3
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 80b1 	beq.w	8001672 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001510:	4b4d      	ldr	r3, [pc, #308]	@ (8001648 <HAL_GPIO_Init+0x2b8>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4a4c      	ldr	r2, [pc, #304]	@ (8001648 <HAL_GPIO_Init+0x2b8>)
 8001516:	f043 0301 	orr.w	r3, r3, #1
 800151a:	6193      	str	r3, [r2, #24]
 800151c:	4b4a      	ldr	r3, [pc, #296]	@ (8001648 <HAL_GPIO_Init+0x2b8>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001528:	4a48      	ldr	r2, [pc, #288]	@ (800164c <HAL_GPIO_Init+0x2bc>)
 800152a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152c:	089b      	lsrs	r3, r3, #2
 800152e:	3302      	adds	r3, #2
 8001530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001534:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	220f      	movs	r2, #15
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	4013      	ands	r3, r2
 800154a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4a40      	ldr	r2, [pc, #256]	@ (8001650 <HAL_GPIO_Init+0x2c0>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d013      	beq.n	800157c <HAL_GPIO_Init+0x1ec>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4a3f      	ldr	r2, [pc, #252]	@ (8001654 <HAL_GPIO_Init+0x2c4>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d00d      	beq.n	8001578 <HAL_GPIO_Init+0x1e8>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4a3e      	ldr	r2, [pc, #248]	@ (8001658 <HAL_GPIO_Init+0x2c8>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d007      	beq.n	8001574 <HAL_GPIO_Init+0x1e4>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	4a3d      	ldr	r2, [pc, #244]	@ (800165c <HAL_GPIO_Init+0x2cc>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d101      	bne.n	8001570 <HAL_GPIO_Init+0x1e0>
 800156c:	2303      	movs	r3, #3
 800156e:	e006      	b.n	800157e <HAL_GPIO_Init+0x1ee>
 8001570:	2304      	movs	r3, #4
 8001572:	e004      	b.n	800157e <HAL_GPIO_Init+0x1ee>
 8001574:	2302      	movs	r3, #2
 8001576:	e002      	b.n	800157e <HAL_GPIO_Init+0x1ee>
 8001578:	2301      	movs	r3, #1
 800157a:	e000      	b.n	800157e <HAL_GPIO_Init+0x1ee>
 800157c:	2300      	movs	r3, #0
 800157e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001580:	f002 0203 	and.w	r2, r2, #3
 8001584:	0092      	lsls	r2, r2, #2
 8001586:	4093      	lsls	r3, r2
 8001588:	68fa      	ldr	r2, [r7, #12]
 800158a:	4313      	orrs	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800158e:	492f      	ldr	r1, [pc, #188]	@ (800164c <HAL_GPIO_Init+0x2bc>)
 8001590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001592:	089b      	lsrs	r3, r3, #2
 8001594:	3302      	adds	r3, #2
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d006      	beq.n	80015b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015aa:	689a      	ldr	r2, [r3, #8]
 80015ac:	492c      	ldr	r1, [pc, #176]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	608b      	str	r3, [r1, #8]
 80015b4:	e006      	b.n	80015c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	43db      	mvns	r3, r3
 80015be:	4928      	ldr	r1, [pc, #160]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015c0:	4013      	ands	r3, r2
 80015c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d006      	beq.n	80015de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015d0:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015d2:	68da      	ldr	r2, [r3, #12]
 80015d4:	4922      	ldr	r1, [pc, #136]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	4313      	orrs	r3, r2
 80015da:	60cb      	str	r3, [r1, #12]
 80015dc:	e006      	b.n	80015ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015de:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	43db      	mvns	r3, r3
 80015e6:	491e      	ldr	r1, [pc, #120]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015e8:	4013      	ands	r3, r2
 80015ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d006      	beq.n	8001606 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015f8:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015fa:	685a      	ldr	r2, [r3, #4]
 80015fc:	4918      	ldr	r1, [pc, #96]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	4313      	orrs	r3, r2
 8001602:	604b      	str	r3, [r1, #4]
 8001604:	e006      	b.n	8001614 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001606:	4b16      	ldr	r3, [pc, #88]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 8001608:	685a      	ldr	r2, [r3, #4]
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	43db      	mvns	r3, r3
 800160e:	4914      	ldr	r1, [pc, #80]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 8001610:	4013      	ands	r3, r2
 8001612:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d021      	beq.n	8001664 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001620:	4b0f      	ldr	r3, [pc, #60]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	490e      	ldr	r1, [pc, #56]	@ (8001660 <HAL_GPIO_Init+0x2d0>)
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	4313      	orrs	r3, r2
 800162a:	600b      	str	r3, [r1, #0]
 800162c:	e021      	b.n	8001672 <HAL_GPIO_Init+0x2e2>
 800162e:	bf00      	nop
 8001630:	10320000 	.word	0x10320000
 8001634:	10310000 	.word	0x10310000
 8001638:	10220000 	.word	0x10220000
 800163c:	10210000 	.word	0x10210000
 8001640:	10120000 	.word	0x10120000
 8001644:	10110000 	.word	0x10110000
 8001648:	40021000 	.word	0x40021000
 800164c:	40010000 	.word	0x40010000
 8001650:	40010800 	.word	0x40010800
 8001654:	40010c00 	.word	0x40010c00
 8001658:	40011000 	.word	0x40011000
 800165c:	40011400 	.word	0x40011400
 8001660:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001664:	4b0b      	ldr	r3, [pc, #44]	@ (8001694 <HAL_GPIO_Init+0x304>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	43db      	mvns	r3, r3
 800166c:	4909      	ldr	r1, [pc, #36]	@ (8001694 <HAL_GPIO_Init+0x304>)
 800166e:	4013      	ands	r3, r2
 8001670:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001674:	3301      	adds	r3, #1
 8001676:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167e:	fa22 f303 	lsr.w	r3, r2, r3
 8001682:	2b00      	cmp	r3, #0
 8001684:	f47f ae8e 	bne.w	80013a4 <HAL_GPIO_Init+0x14>
  }
}
 8001688:	bf00      	nop
 800168a:	bf00      	nop
 800168c:	372c      	adds	r7, #44	@ 0x2c
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr
 8001694:	40010400 	.word	0x40010400

08001698 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	460b      	mov	r3, r1
 80016a2:	807b      	strh	r3, [r7, #2]
 80016a4:	4613      	mov	r3, r2
 80016a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016a8:	787b      	ldrb	r3, [r7, #1]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016ae:	887a      	ldrh	r2, [r7, #2]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016b4:	e003      	b.n	80016be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016b6:	887b      	ldrh	r3, [r7, #2]
 80016b8:	041a      	lsls	r2, r3, #16
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	611a      	str	r2, [r3, #16]
}
 80016be:	bf00      	nop
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80016c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ca:	b08f      	sub	sp, #60	@ 0x3c
 80016cc:	af0a      	add	r7, sp, #40	@ 0x28
 80016ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d101      	bne.n	80016da <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e054      	b.n	8001784 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f893 3339 	ldrb.w	r3, [r3, #825]	@ 0x339
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d106      	bne.n	80016fa <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f006 f909 	bl	800790c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2203      	movs	r2, #3
 80016fe:	f883 2339 	strb.w	r2, [r3, #825]	@ 0x339

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800170a:	2b00      	cmp	r3, #0
 800170c:	d102      	bne.n	8001714 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f003 f971 	bl	8004a00 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	603b      	str	r3, [r7, #0]
 8001724:	687e      	ldr	r6, [r7, #4]
 8001726:	466d      	mov	r5, sp
 8001728:	f106 0410 	add.w	r4, r6, #16
 800172c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800172e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001730:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001732:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001734:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001738:	e885 0003 	stmia.w	r5, {r0, r1}
 800173c:	1d33      	adds	r3, r6, #4
 800173e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001740:	6838      	ldr	r0, [r7, #0]
 8001742:	f003 f92b 	bl	800499c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2101      	movs	r1, #1
 800174c:	4618      	mov	r0, r3
 800174e:	f003 f967 	bl	8004a20 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	687e      	ldr	r6, [r7, #4]
 800175a:	466d      	mov	r5, sp
 800175c:	f106 0410 	add.w	r4, r6, #16
 8001760:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001762:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001764:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001766:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001768:	e894 0003 	ldmia.w	r4, {r0, r1}
 800176c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001770:	1d33      	adds	r3, r6, #4
 8001772:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001774:	6838      	ldr	r0, [r7, #0]
 8001776:	f003 fb05 	bl	8004d84 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2201      	movs	r2, #1
 800177e:	f883 2339 	strb.w	r2, [r3, #825]	@ 0x339

  return HAL_OK;
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800178c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800178c:	b590      	push	{r4, r7, lr}
 800178e:	b089      	sub	sp, #36	@ 0x24
 8001790:	af04      	add	r7, sp, #16
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	4608      	mov	r0, r1
 8001796:	4611      	mov	r1, r2
 8001798:	461a      	mov	r2, r3
 800179a:	4603      	mov	r3, r0
 800179c:	70fb      	strb	r3, [r7, #3]
 800179e:	460b      	mov	r3, r1
 80017a0:	70bb      	strb	r3, [r7, #2]
 80017a2:	4613      	mov	r3, r2
 80017a4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 80017a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80017a8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f893 3338 	ldrb.w	r3, [r3, #824]	@ 0x338
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d101      	bne.n	80017b8 <HAL_HCD_HC_Init+0x2c>
 80017b4:	2302      	movs	r3, #2
 80017b6:	e087      	b.n	80018c8 <HAL_HCD_HC_Init+0x13c>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2201      	movs	r2, #1
 80017bc:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338
  hhcd->hc[ch_num].do_ping = 0U;
 80017c0:	78fa      	ldrb	r2, [r7, #3]
 80017c2:	6879      	ldr	r1, [r7, #4]
 80017c4:	4613      	mov	r3, r2
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	4413      	add	r3, r2
 80017ca:	011b      	lsls	r3, r3, #4
 80017cc:	440b      	add	r3, r1
 80017ce:	333d      	adds	r3, #61	@ 0x3d
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80017d4:	78fa      	ldrb	r2, [r7, #3]
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	4613      	mov	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4413      	add	r3, r2
 80017de:	011b      	lsls	r3, r3, #4
 80017e0:	440b      	add	r3, r1
 80017e2:	3338      	adds	r3, #56	@ 0x38
 80017e4:	787a      	ldrb	r2, [r7, #1]
 80017e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80017e8:	78fa      	ldrb	r2, [r7, #3]
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	4613      	mov	r3, r2
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	4413      	add	r3, r2
 80017f2:	011b      	lsls	r3, r3, #4
 80017f4:	440b      	add	r3, r1
 80017f6:	3339      	adds	r3, #57	@ 0x39
 80017f8:	78fa      	ldrb	r2, [r7, #3]
 80017fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80017fc:	78fa      	ldrb	r2, [r7, #3]
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	4613      	mov	r3, r2
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	4413      	add	r3, r2
 8001806:	011b      	lsls	r3, r3, #4
 8001808:	440b      	add	r3, r1
 800180a:	3340      	adds	r3, #64	@ 0x40
 800180c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001810:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001812:	78fa      	ldrb	r2, [r7, #3]
 8001814:	78bb      	ldrb	r3, [r7, #2]
 8001816:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800181a:	b2d8      	uxtb	r0, r3
 800181c:	6879      	ldr	r1, [r7, #4]
 800181e:	4613      	mov	r3, r2
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	4413      	add	r3, r2
 8001824:	011b      	lsls	r3, r3, #4
 8001826:	440b      	add	r3, r1
 8001828:	333a      	adds	r3, #58	@ 0x3a
 800182a:	4602      	mov	r2, r0
 800182c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800182e:	78fb      	ldrb	r3, [r7, #3]
 8001830:	4619      	mov	r1, r3
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f000 fb7f 	bl	8001f36 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001838:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800183c:	2b00      	cmp	r3, #0
 800183e:	da0a      	bge.n	8001856 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001840:	78fa      	ldrb	r2, [r7, #3]
 8001842:	6879      	ldr	r1, [r7, #4]
 8001844:	4613      	mov	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	4413      	add	r3, r2
 800184a:	011b      	lsls	r3, r3, #4
 800184c:	440b      	add	r3, r1
 800184e:	333b      	adds	r3, #59	@ 0x3b
 8001850:	2201      	movs	r2, #1
 8001852:	701a      	strb	r2, [r3, #0]
 8001854:	e009      	b.n	800186a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001856:	78fa      	ldrb	r2, [r7, #3]
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	4613      	mov	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4413      	add	r3, r2
 8001860:	011b      	lsls	r3, r3, #4
 8001862:	440b      	add	r3, r1
 8001864:	333b      	adds	r3, #59	@ 0x3b
 8001866:	2200      	movs	r2, #0
 8001868:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800186a:	78fa      	ldrb	r2, [r7, #3]
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	4413      	add	r3, r2
 8001874:	011b      	lsls	r3, r3, #4
 8001876:	440b      	add	r3, r1
 8001878:	333c      	adds	r3, #60	@ 0x3c
 800187a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800187e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001880:	78fa      	ldrb	r2, [r7, #3]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	b298      	uxth	r0, r3
 8001886:	6879      	ldr	r1, [r7, #4]
 8001888:	4613      	mov	r3, r2
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	4413      	add	r3, r2
 800188e:	011b      	lsls	r3, r3, #4
 8001890:	440b      	add	r3, r1
 8001892:	3342      	adds	r3, #66	@ 0x42
 8001894:	4602      	mov	r2, r0
 8001896:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6818      	ldr	r0, [r3, #0]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	b29b      	uxth	r3, r3
 80018a0:	787c      	ldrb	r4, [r7, #1]
 80018a2:	78ba      	ldrb	r2, [r7, #2]
 80018a4:	78f9      	ldrb	r1, [r7, #3]
 80018a6:	9302      	str	r3, [sp, #8]
 80018a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80018ac:	9301      	str	r3, [sp, #4]
 80018ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	4623      	mov	r3, r4
 80018b6:	f003 fbab 	bl	8005010 <USB_HC_Init>
 80018ba:	4603      	mov	r3, r0
 80018bc:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338

  return status;
 80018c6:	7afb      	ldrb	r3, [r7, #11]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd90      	pop	{r4, r7, pc}

080018d0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	460b      	mov	r3, r1
 80018da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80018dc:	2300      	movs	r3, #0
 80018de:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f893 3338 	ldrb.w	r3, [r3, #824]	@ 0x338
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d101      	bne.n	80018ee <HAL_HCD_HC_Halt+0x1e>
 80018ea:	2302      	movs	r3, #2
 80018ec:	e00f      	b.n	800190e <HAL_HCD_HC_Halt+0x3e>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2201      	movs	r2, #1
 80018f2:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	78fa      	ldrb	r2, [r7, #3]
 80018fc:	4611      	mov	r1, r2
 80018fe:	4618      	mov	r0, r3
 8001900:	f003 fd9a 	bl	8005438 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338

  return status;
 800190c:	7bfb      	ldrb	r3, [r7, #15]
}
 800190e:	4618      	mov	r0, r3
 8001910:	3710      	adds	r7, #16
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	4608      	mov	r0, r1
 8001922:	4611      	mov	r1, r2
 8001924:	461a      	mov	r2, r3
 8001926:	4603      	mov	r3, r0
 8001928:	70fb      	strb	r3, [r7, #3]
 800192a:	460b      	mov	r3, r1
 800192c:	70bb      	strb	r3, [r7, #2]
 800192e:	4613      	mov	r3, r2
 8001930:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001932:	78fa      	ldrb	r2, [r7, #3]
 8001934:	6879      	ldr	r1, [r7, #4]
 8001936:	4613      	mov	r3, r2
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	4413      	add	r3, r2
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	440b      	add	r3, r1
 8001940:	333b      	adds	r3, #59	@ 0x3b
 8001942:	78ba      	ldrb	r2, [r7, #2]
 8001944:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001946:	78fa      	ldrb	r2, [r7, #3]
 8001948:	6879      	ldr	r1, [r7, #4]
 800194a:	4613      	mov	r3, r2
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	4413      	add	r3, r2
 8001950:	011b      	lsls	r3, r3, #4
 8001952:	440b      	add	r3, r1
 8001954:	3340      	adds	r3, #64	@ 0x40
 8001956:	787a      	ldrb	r2, [r7, #1]
 8001958:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800195a:	7c3b      	ldrb	r3, [r7, #16]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d114      	bne.n	800198a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001960:	78fa      	ldrb	r2, [r7, #3]
 8001962:	6879      	ldr	r1, [r7, #4]
 8001964:	4613      	mov	r3, r2
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	4413      	add	r3, r2
 800196a:	011b      	lsls	r3, r3, #4
 800196c:	440b      	add	r3, r1
 800196e:	3344      	adds	r3, #68	@ 0x44
 8001970:	2203      	movs	r2, #3
 8001972:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001974:	78fa      	ldrb	r2, [r7, #3]
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	4613      	mov	r3, r2
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	4413      	add	r3, r2
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	440b      	add	r3, r1
 8001982:	333d      	adds	r3, #61	@ 0x3d
 8001984:	7f3a      	ldrb	r2, [r7, #28]
 8001986:	701a      	strb	r2, [r3, #0]
 8001988:	e009      	b.n	800199e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800198a:	78fa      	ldrb	r2, [r7, #3]
 800198c:	6879      	ldr	r1, [r7, #4]
 800198e:	4613      	mov	r3, r2
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	4413      	add	r3, r2
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	440b      	add	r3, r1
 8001998:	3344      	adds	r3, #68	@ 0x44
 800199a:	2202      	movs	r2, #2
 800199c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800199e:	787b      	ldrb	r3, [r7, #1]
 80019a0:	2b03      	cmp	r3, #3
 80019a2:	f200 80d6 	bhi.w	8001b52 <HAL_HCD_HC_SubmitRequest+0x23a>
 80019a6:	a201      	add	r2, pc, #4	@ (adr r2, 80019ac <HAL_HCD_HC_SubmitRequest+0x94>)
 80019a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ac:	080019bd 	.word	0x080019bd
 80019b0:	08001b3d 	.word	0x08001b3d
 80019b4:	08001a29 	.word	0x08001a29
 80019b8:	08001ab3 	.word	0x08001ab3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80019bc:	7c3b      	ldrb	r3, [r7, #16]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	f040 80c9 	bne.w	8001b56 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (direction == 0U)
 80019c4:	78bb      	ldrb	r3, [r7, #2]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	f040 80c5 	bne.w	8001b56 <HAL_HCD_HC_SubmitRequest+0x23e>
        {
          if (length == 0U)
 80019cc:	8b3b      	ldrh	r3, [r7, #24]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d109      	bne.n	80019e6 <HAL_HCD_HC_SubmitRequest+0xce>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80019d2:	78fa      	ldrb	r2, [r7, #3]
 80019d4:	6879      	ldr	r1, [r7, #4]
 80019d6:	4613      	mov	r3, r2
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	4413      	add	r3, r2
 80019dc:	011b      	lsls	r3, r3, #4
 80019de:	440b      	add	r3, r1
 80019e0:	3359      	adds	r3, #89	@ 0x59
 80019e2:	2201      	movs	r2, #1
 80019e4:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80019e6:	78fa      	ldrb	r2, [r7, #3]
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	4613      	mov	r3, r2
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	4413      	add	r3, r2
 80019f0:	011b      	lsls	r3, r3, #4
 80019f2:	440b      	add	r3, r1
 80019f4:	3359      	adds	r3, #89	@ 0x59
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d10a      	bne.n	8001a12 <HAL_HCD_HC_SubmitRequest+0xfa>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019fc:	78fa      	ldrb	r2, [r7, #3]
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	4413      	add	r3, r2
 8001a06:	011b      	lsls	r3, r3, #4
 8001a08:	440b      	add	r3, r1
 8001a0a:	3344      	adds	r3, #68	@ 0x44
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 8001a10:	e0a1      	b.n	8001b56 <HAL_HCD_HC_SubmitRequest+0x23e>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a12:	78fa      	ldrb	r2, [r7, #3]
 8001a14:	6879      	ldr	r1, [r7, #4]
 8001a16:	4613      	mov	r3, r2
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	4413      	add	r3, r2
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	440b      	add	r3, r1
 8001a20:	3344      	adds	r3, #68	@ 0x44
 8001a22:	2202      	movs	r2, #2
 8001a24:	701a      	strb	r2, [r3, #0]
      break;
 8001a26:	e096      	b.n	8001b56 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001a28:	78bb      	ldrb	r3, [r7, #2]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d120      	bne.n	8001a70 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a2e:	78fa      	ldrb	r2, [r7, #3]
 8001a30:	6879      	ldr	r1, [r7, #4]
 8001a32:	4613      	mov	r3, r2
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	440b      	add	r3, r1
 8001a3c:	3359      	adds	r3, #89	@ 0x59
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d10a      	bne.n	8001a5a <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a44:	78fa      	ldrb	r2, [r7, #3]
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	005b      	lsls	r3, r3, #1
 8001a4c:	4413      	add	r3, r2
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	440b      	add	r3, r1
 8001a52:	3344      	adds	r3, #68	@ 0x44
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001a58:	e07e      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a5a:	78fa      	ldrb	r2, [r7, #3]
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	4413      	add	r3, r2
 8001a64:	011b      	lsls	r3, r3, #4
 8001a66:	440b      	add	r3, r1
 8001a68:	3344      	adds	r3, #68	@ 0x44
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	701a      	strb	r2, [r3, #0]
      break;
 8001a6e:	e073      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a70:	78fa      	ldrb	r2, [r7, #3]
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	4613      	mov	r3, r2
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	4413      	add	r3, r2
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	440b      	add	r3, r1
 8001a7e:	3358      	adds	r3, #88	@ 0x58
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10a      	bne.n	8001a9c <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a86:	78fa      	ldrb	r2, [r7, #3]
 8001a88:	6879      	ldr	r1, [r7, #4]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	4413      	add	r3, r2
 8001a90:	011b      	lsls	r3, r3, #4
 8001a92:	440b      	add	r3, r1
 8001a94:	3344      	adds	r3, #68	@ 0x44
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]
      break;
 8001a9a:	e05d      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a9c:	78fa      	ldrb	r2, [r7, #3]
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	4413      	add	r3, r2
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	440b      	add	r3, r1
 8001aaa:	3344      	adds	r3, #68	@ 0x44
 8001aac:	2202      	movs	r2, #2
 8001aae:	701a      	strb	r2, [r3, #0]
      break;
 8001ab0:	e052      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001ab2:	78bb      	ldrb	r3, [r7, #2]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d120      	bne.n	8001afa <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001ab8:	78fa      	ldrb	r2, [r7, #3]
 8001aba:	6879      	ldr	r1, [r7, #4]
 8001abc:	4613      	mov	r3, r2
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4413      	add	r3, r2
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	440b      	add	r3, r1
 8001ac6:	3359      	adds	r3, #89	@ 0x59
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d10a      	bne.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ace:	78fa      	ldrb	r2, [r7, #3]
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	4413      	add	r3, r2
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	440b      	add	r3, r1
 8001adc:	3344      	adds	r3, #68	@ 0x44
 8001ade:	2200      	movs	r2, #0
 8001ae0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001ae2:	e039      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ae4:	78fa      	ldrb	r2, [r7, #3]
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	4413      	add	r3, r2
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	440b      	add	r3, r1
 8001af2:	3344      	adds	r3, #68	@ 0x44
 8001af4:	2202      	movs	r2, #2
 8001af6:	701a      	strb	r2, [r3, #0]
      break;
 8001af8:	e02e      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001afa:	78fa      	ldrb	r2, [r7, #3]
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4413      	add	r3, r2
 8001b04:	011b      	lsls	r3, r3, #4
 8001b06:	440b      	add	r3, r1
 8001b08:	3358      	adds	r3, #88	@ 0x58
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d10a      	bne.n	8001b26 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b10:	78fa      	ldrb	r2, [r7, #3]
 8001b12:	6879      	ldr	r1, [r7, #4]
 8001b14:	4613      	mov	r3, r2
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	4413      	add	r3, r2
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	440b      	add	r3, r1
 8001b1e:	3344      	adds	r3, #68	@ 0x44
 8001b20:	2200      	movs	r2, #0
 8001b22:	701a      	strb	r2, [r3, #0]
      break;
 8001b24:	e018      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b26:	78fa      	ldrb	r2, [r7, #3]
 8001b28:	6879      	ldr	r1, [r7, #4]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	4413      	add	r3, r2
 8001b30:	011b      	lsls	r3, r3, #4
 8001b32:	440b      	add	r3, r1
 8001b34:	3344      	adds	r3, #68	@ 0x44
 8001b36:	2202      	movs	r2, #2
 8001b38:	701a      	strb	r2, [r3, #0]
      break;
 8001b3a:	e00d      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b3c:	78fa      	ldrb	r2, [r7, #3]
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	4613      	mov	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4413      	add	r3, r2
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	440b      	add	r3, r1
 8001b4a:	3344      	adds	r3, #68	@ 0x44
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	701a      	strb	r2, [r3, #0]
      break;
 8001b50:	e002      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8001b52:	bf00      	nop
 8001b54:	e000      	b.n	8001b58 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8001b56:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001b58:	78fa      	ldrb	r2, [r7, #3]
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	4413      	add	r3, r2
 8001b62:	011b      	lsls	r3, r3, #4
 8001b64:	440b      	add	r3, r1
 8001b66:	3348      	adds	r3, #72	@ 0x48
 8001b68:	697a      	ldr	r2, [r7, #20]
 8001b6a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001b6c:	78fa      	ldrb	r2, [r7, #3]
 8001b6e:	8b39      	ldrh	r1, [r7, #24]
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	4613      	mov	r3, r2
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	4413      	add	r3, r2
 8001b78:	011b      	lsls	r3, r3, #4
 8001b7a:	4403      	add	r3, r0
 8001b7c:	3350      	adds	r3, #80	@ 0x50
 8001b7e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001b80:	78fa      	ldrb	r2, [r7, #3]
 8001b82:	6879      	ldr	r1, [r7, #4]
 8001b84:	4613      	mov	r3, r2
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	4413      	add	r3, r2
 8001b8a:	011b      	lsls	r3, r3, #4
 8001b8c:	440b      	add	r3, r1
 8001b8e:	3364      	adds	r3, #100	@ 0x64
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001b94:	78fa      	ldrb	r2, [r7, #3]
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	4413      	add	r3, r2
 8001b9e:	011b      	lsls	r3, r3, #4
 8001ba0:	440b      	add	r3, r1
 8001ba2:	3354      	adds	r3, #84	@ 0x54
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001ba8:	78fa      	ldrb	r2, [r7, #3]
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	4613      	mov	r3, r2
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	4413      	add	r3, r2
 8001bb2:	011b      	lsls	r3, r3, #4
 8001bb4:	440b      	add	r3, r1
 8001bb6:	3339      	adds	r3, #57	@ 0x39
 8001bb8:	78fa      	ldrb	r2, [r7, #3]
 8001bba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001bbc:	78fa      	ldrb	r2, [r7, #3]
 8001bbe:	6879      	ldr	r1, [r7, #4]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	4413      	add	r3, r2
 8001bc6:	011b      	lsls	r3, r3, #4
 8001bc8:	440b      	add	r3, r1
 8001bca:	3365      	adds	r3, #101	@ 0x65
 8001bcc:	2200      	movs	r2, #0
 8001bce:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	78fa      	ldrb	r2, [r7, #3]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	4413      	add	r3, r2
 8001bdc:	011b      	lsls	r3, r3, #4
 8001bde:	3338      	adds	r3, #56	@ 0x38
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	4413      	add	r3, r2
 8001be4:	4619      	mov	r1, r3
 8001be6:	f003 fb1f 	bl	8005228 <USB_HC_StartXfer>
 8001bea:	4603      	mov	r3, r0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f003 f87a 	bl	8004d04 <USB_GetMode>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	f040 80fa 	bne.w	8001e0c <HAL_HCD_IRQHandler+0x218>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f003 f83f 	bl	8004ca0 <USB_ReadInterrupts>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f000 80f0 	beq.w	8001e0a <HAL_HCD_IRQHandler+0x216>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f003 f836 	bl	8004ca0 <USB_ReadInterrupts>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001c3e:	d104      	bne.n	8001c4a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001c48:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f003 f826 	bl	8004ca0 <USB_ReadInterrupts>
 8001c54:	4603      	mov	r3, r0
 8001c56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c5e:	d104      	bne.n	8001c6a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001c68:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f003 f816 	bl	8004ca0 <USB_ReadInterrupts>
 8001c74:	4603      	mov	r3, r0
 8001c76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001c7e:	d104      	bne.n	8001c8a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c88:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f003 f806 	bl	8004ca0 <USB_ReadInterrupts>
 8001c94:	4603      	mov	r3, r0
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d103      	bne.n	8001ca6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f002 fff8 	bl	8004ca0 <USB_ReadInterrupts>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001cba:	d120      	bne.n	8001cfe <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001cc4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d113      	bne.n	8001cfe <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001cd6:	2110      	movs	r1, #16
 8001cd8:	6938      	ldr	r0, [r7, #16]
 8001cda:	f002 feed 	bl	8004ab8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001cde:	6938      	ldr	r0, [r7, #16]
 8001ce0:	f002 ff1e 	bl	8004b20 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d105      	bne.n	8001cf8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f003 f8c8 	bl	8004e88 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f005 fe47 	bl	800798c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f002 ffcc 	bl	8004ca0 <USB_ReadInterrupts>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d12:	d102      	bne.n	8001d1a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f001 f91e 	bl	8002f56 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f002 ffbe 	bl	8004ca0 <USB_ReadInterrupts>
 8001d24:	4603      	mov	r3, r0
 8001d26:	f003 0308 	and.w	r3, r3, #8
 8001d2a:	2b08      	cmp	r3, #8
 8001d2c:	d106      	bne.n	8001d3c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f005 fe10 	bl	8007954 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2208      	movs	r2, #8
 8001d3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f002 ffad 	bl	8004ca0 <USB_ReadInterrupts>
 8001d46:	4603      	mov	r3, r0
 8001d48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001d50:	d138      	bne.n	8001dc4 <HAL_HCD_IRQHandler+0x1d0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f003 fb5e 	bl	8005418 <USB_HC_ReadInterrupt>
 8001d5c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	e025      	b.n	8001db0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	f003 030f 	and.w	r3, r3, #15
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d018      	beq.n	8001daa <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	015a      	lsls	r2, r3, #5
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4413      	add	r3, r2
 8001d80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d8e:	d106      	bne.n	8001d9e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	4619      	mov	r1, r3
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f8ed 	bl	8001f76 <HCD_HC_IN_IRQHandler>
 8001d9c:	e005      	b.n	8001daa <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	4619      	mov	r1, r3
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 fd21 	bl	80027ec <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	3301      	adds	r3, #1
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d3d4      	bcc.n	8001d64 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001dc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f002 ff69 	bl	8004ca0 <USB_ReadInterrupts>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	f003 0310 	and.w	r3, r3, #16
 8001dd4:	2b10      	cmp	r3, #16
 8001dd6:	d101      	bne.n	8001ddc <HAL_HCD_IRQHandler+0x1e8>
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e000      	b.n	8001dde <HAL_HCD_IRQHandler+0x1ea>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d014      	beq.n	8001e0c <HAL_HCD_IRQHandler+0x218>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	699a      	ldr	r2, [r3, #24]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 0210 	bic.w	r2, r2, #16
 8001df0:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 ffd0 	bl	8002d98 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	699a      	ldr	r2, [r3, #24]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 0210 	orr.w	r2, r2, #16
 8001e06:	619a      	str	r2, [r3, #24]
 8001e08:	e000      	b.n	8001e0c <HAL_HCD_IRQHandler+0x218>
      return;
 8001e0a:	bf00      	nop
    }
  }
}
 8001e0c:	3718      	adds	r7, #24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b082      	sub	sp, #8
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3338 	ldrb.w	r3, [r3, #824]	@ 0x338
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d101      	bne.n	8001e28 <HAL_HCD_Start+0x16>
 8001e24:	2302      	movs	r3, #2
 8001e26:	e013      	b.n	8001e50 <HAL_HCD_Start+0x3e>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2101      	movs	r1, #1
 8001e36:	4618      	mov	r0, r3
 8001e38:	f003 f88c 	bl	8004f54 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f002 fdcd 	bl	80049e0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338

  return HAL_OK;
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 3338 	ldrb.w	r3, [r3, #824]	@ 0x338
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d101      	bne.n	8001e6e <HAL_HCD_Stop+0x16>
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	e00d      	b.n	8001e8a <HAL_HCD_Stop+0x32>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338
  (void)USB_StopHost(hhcd->Instance);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f003 fbfb 	bl	8005676 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338

  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f003 f82e 	bl	8004f00 <USB_ResetPort>
 8001ea4:	4603      	mov	r3, r0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001eba:	78fa      	ldrb	r2, [r7, #3]
 8001ebc:	6879      	ldr	r1, [r7, #4]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	4413      	add	r3, r2
 8001ec4:	011b      	lsls	r3, r3, #4
 8001ec6:	440b      	add	r3, r1
 8001ec8:	3364      	adds	r3, #100	@ 0x64
 8001eca:	781b      	ldrb	r3, [r3, #0]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	460b      	mov	r3, r1
 8001ee0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001ee2:	78fa      	ldrb	r2, [r7, #3]
 8001ee4:	6879      	ldr	r1, [r7, #4]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	4413      	add	r3, r2
 8001eec:	011b      	lsls	r3, r3, #4
 8001eee:	440b      	add	r3, r1
 8001ef0:	3354      	adds	r3, #84	@ 0x54
 8001ef2:	681b      	ldr	r3, [r3, #0]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr

08001efe <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b082      	sub	sp, #8
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f003 f870 	bl	8004ff0 <USB_GetCurrentFrame>
 8001f10:	4603      	mov	r3, r0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f003 f84c 	bl	8004fc4 <USB_GetHostSpeed>
 8001f2c:	4603      	mov	r3, r0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	460b      	mov	r3, r1
 8001f40:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001f42:	78fa      	ldrb	r2, [r7, #3]
 8001f44:	6879      	ldr	r1, [r7, #4]
 8001f46:	4613      	mov	r3, r2
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	4413      	add	r3, r2
 8001f4c:	011b      	lsls	r3, r3, #4
 8001f4e:	440b      	add	r3, r1
 8001f50:	333f      	adds	r3, #63	@ 0x3f
 8001f52:	2200      	movs	r2, #0
 8001f54:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001f56:	78fa      	ldrb	r2, [r7, #3]
 8001f58:	6879      	ldr	r1, [r7, #4]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	4413      	add	r3, r2
 8001f60:	011b      	lsls	r3, r3, #4
 8001f62:	440b      	add	r3, r1
 8001f64:	333e      	adds	r3, #62	@ 0x3e
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr

08001f76 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b086      	sub	sp, #24
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	460b      	mov	r3, r1
 8001f80:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	78fa      	ldrb	r2, [r7, #3]
 8001f92:	4611      	mov	r1, r2
 8001f94:	4618      	mov	r0, r3
 8001f96:	f002 fe95 	bl	8004cc4 <USB_ReadChInterrupts>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	2b04      	cmp	r3, #4
 8001fa2:	d11a      	bne.n	8001fda <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001fa4:	78fb      	ldrb	r3, [r7, #3]
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	2304      	movs	r3, #4
 8001fb4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001fb6:	78fa      	ldrb	r2, [r7, #3]
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	4413      	add	r3, r2
 8001fc0:	011b      	lsls	r3, r3, #4
 8001fc2:	440b      	add	r3, r1
 8001fc4:	3365      	adds	r3, #101	@ 0x65
 8001fc6:	2207      	movs	r2, #7
 8001fc8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	78fa      	ldrb	r2, [r7, #3]
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f003 fa30 	bl	8005438 <USB_HC_Halt>
 8001fd8:	e09e      	b.n	8002118 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	78fa      	ldrb	r2, [r7, #3]
 8001fe0:	4611      	mov	r1, r2
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f002 fe6e 	bl	8004cc4 <USB_ReadChInterrupts>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ff2:	d11b      	bne.n	800202c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001ff4:	78fb      	ldrb	r3, [r7, #3]
 8001ff6:	015a      	lsls	r2, r3, #5
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002000:	461a      	mov	r2, r3
 8002002:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002006:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002008:	78fa      	ldrb	r2, [r7, #3]
 800200a:	6879      	ldr	r1, [r7, #4]
 800200c:	4613      	mov	r3, r2
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	4413      	add	r3, r2
 8002012:	011b      	lsls	r3, r3, #4
 8002014:	440b      	add	r3, r1
 8002016:	3365      	adds	r3, #101	@ 0x65
 8002018:	2208      	movs	r2, #8
 800201a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	78fa      	ldrb	r2, [r7, #3]
 8002022:	4611      	mov	r1, r2
 8002024:	4618      	mov	r0, r3
 8002026:	f003 fa07 	bl	8005438 <USB_HC_Halt>
 800202a:	e075      	b.n	8002118 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	78fa      	ldrb	r2, [r7, #3]
 8002032:	4611      	mov	r1, r2
 8002034:	4618      	mov	r0, r3
 8002036:	f002 fe45 	bl	8004cc4 <USB_ReadChInterrupts>
 800203a:	4603      	mov	r3, r0
 800203c:	f003 0308 	and.w	r3, r3, #8
 8002040:	2b08      	cmp	r3, #8
 8002042:	d11a      	bne.n	800207a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002044:	78fb      	ldrb	r3, [r7, #3]
 8002046:	015a      	lsls	r2, r3, #5
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	4413      	add	r3, r2
 800204c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002050:	461a      	mov	r2, r3
 8002052:	2308      	movs	r3, #8
 8002054:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002056:	78fa      	ldrb	r2, [r7, #3]
 8002058:	6879      	ldr	r1, [r7, #4]
 800205a:	4613      	mov	r3, r2
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	4413      	add	r3, r2
 8002060:	011b      	lsls	r3, r3, #4
 8002062:	440b      	add	r3, r1
 8002064:	3365      	adds	r3, #101	@ 0x65
 8002066:	2206      	movs	r2, #6
 8002068:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	78fa      	ldrb	r2, [r7, #3]
 8002070:	4611      	mov	r1, r2
 8002072:	4618      	mov	r0, r3
 8002074:	f003 f9e0 	bl	8005438 <USB_HC_Halt>
 8002078:	e04e      	b.n	8002118 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	78fa      	ldrb	r2, [r7, #3]
 8002080:	4611      	mov	r1, r2
 8002082:	4618      	mov	r0, r3
 8002084:	f002 fe1e 	bl	8004cc4 <USB_ReadChInterrupts>
 8002088:	4603      	mov	r3, r0
 800208a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800208e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002092:	d11b      	bne.n	80020cc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002094:	78fb      	ldrb	r3, [r7, #3]
 8002096:	015a      	lsls	r2, r3, #5
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4413      	add	r3, r2
 800209c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020a0:	461a      	mov	r2, r3
 80020a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80020a8:	78fa      	ldrb	r2, [r7, #3]
 80020aa:	6879      	ldr	r1, [r7, #4]
 80020ac:	4613      	mov	r3, r2
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	4413      	add	r3, r2
 80020b2:	011b      	lsls	r3, r3, #4
 80020b4:	440b      	add	r3, r1
 80020b6:	3365      	adds	r3, #101	@ 0x65
 80020b8:	2209      	movs	r2, #9
 80020ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	78fa      	ldrb	r2, [r7, #3]
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f003 f9b7 	bl	8005438 <USB_HC_Halt>
 80020ca:	e025      	b.n	8002118 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	78fa      	ldrb	r2, [r7, #3]
 80020d2:	4611      	mov	r1, r2
 80020d4:	4618      	mov	r0, r3
 80020d6:	f002 fdf5 	bl	8004cc4 <USB_ReadChInterrupts>
 80020da:	4603      	mov	r3, r0
 80020dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020e0:	2b80      	cmp	r3, #128	@ 0x80
 80020e2:	d119      	bne.n	8002118 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80020e4:	78fb      	ldrb	r3, [r7, #3]
 80020e6:	015a      	lsls	r2, r3, #5
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	4413      	add	r3, r2
 80020ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020f0:	461a      	mov	r2, r3
 80020f2:	2380      	movs	r3, #128	@ 0x80
 80020f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80020f6:	78fa      	ldrb	r2, [r7, #3]
 80020f8:	6879      	ldr	r1, [r7, #4]
 80020fa:	4613      	mov	r3, r2
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	4413      	add	r3, r2
 8002100:	011b      	lsls	r3, r3, #4
 8002102:	440b      	add	r3, r1
 8002104:	3365      	adds	r3, #101	@ 0x65
 8002106:	2207      	movs	r2, #7
 8002108:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	78fa      	ldrb	r2, [r7, #3]
 8002110:	4611      	mov	r1, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f003 f990 	bl	8005438 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	78fa      	ldrb	r2, [r7, #3]
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f002 fdcf 	bl	8004cc4 <USB_ReadChInterrupts>
 8002126:	4603      	mov	r3, r0
 8002128:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800212c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002130:	d111      	bne.n	8002156 <HCD_HC_IN_IRQHandler+0x1e0>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	78fa      	ldrb	r2, [r7, #3]
 8002138:	4611      	mov	r1, r2
 800213a:	4618      	mov	r0, r3
 800213c:	f003 f97c 	bl	8005438 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002140:	78fb      	ldrb	r3, [r7, #3]
 8002142:	015a      	lsls	r2, r3, #5
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	4413      	add	r3, r2
 8002148:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800214c:	461a      	mov	r2, r3
 800214e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002152:	6093      	str	r3, [r2, #8]
 8002154:	e347      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0x870>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	78fa      	ldrb	r2, [r7, #3]
 800215c:	4611      	mov	r1, r2
 800215e:	4618      	mov	r0, r3
 8002160:	f002 fdb0 	bl	8004cc4 <USB_ReadChInterrupts>
 8002164:	4603      	mov	r3, r0
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b01      	cmp	r3, #1
 800216c:	f040 80d8 	bne.w	8002320 <HCD_HC_IN_IRQHandler+0x3aa>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 8002170:	78fa      	ldrb	r2, [r7, #3]
 8002172:	6879      	ldr	r1, [r7, #4]
 8002174:	4613      	mov	r3, r2
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	4413      	add	r3, r2
 800217a:	011b      	lsls	r3, r3, #4
 800217c:	440b      	add	r3, r1
 800217e:	3365      	adds	r3, #101	@ 0x65
 8002180:	2201      	movs	r2, #1
 8002182:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002184:	78fa      	ldrb	r2, [r7, #3]
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	4613      	mov	r3, r2
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	4413      	add	r3, r2
 800218e:	011b      	lsls	r3, r3, #4
 8002190:	440b      	add	r3, r1
 8002192:	3360      	adds	r3, #96	@ 0x60
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002198:	78fb      	ldrb	r3, [r7, #3]
 800219a:	015a      	lsls	r2, r3, #5
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	4413      	add	r3, r2
 80021a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021a4:	461a      	mov	r2, r3
 80021a6:	2301      	movs	r3, #1
 80021a8:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021aa:	78fa      	ldrb	r2, [r7, #3]
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	4413      	add	r3, r2
 80021b4:	011b      	lsls	r3, r3, #4
 80021b6:	440b      	add	r3, r1
 80021b8:	3340      	adds	r3, #64	@ 0x40
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00a      	beq.n	80021d6 <HCD_HC_IN_IRQHandler+0x260>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80021c0:	78fa      	ldrb	r2, [r7, #3]
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	4413      	add	r3, r2
 80021ca:	011b      	lsls	r3, r3, #4
 80021cc:	440b      	add	r3, r1
 80021ce:	3340      	adds	r3, #64	@ 0x40
 80021d0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d110      	bne.n	80021f8 <HCD_HC_IN_IRQHandler+0x282>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	78fa      	ldrb	r2, [r7, #3]
 80021dc:	4611      	mov	r1, r2
 80021de:	4618      	mov	r0, r3
 80021e0:	f003 f92a 	bl	8005438 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80021e4:	78fb      	ldrb	r3, [r7, #3]
 80021e6:	015a      	lsls	r2, r3, #5
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	4413      	add	r3, r2
 80021ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021f0:	461a      	mov	r2, r3
 80021f2:	2310      	movs	r3, #16
 80021f4:	6093      	str	r3, [r2, #8]
 80021f6:	e03d      	b.n	8002274 <HCD_HC_IN_IRQHandler+0x2fe>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80021f8:	78fa      	ldrb	r2, [r7, #3]
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	4613      	mov	r3, r2
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	4413      	add	r3, r2
 8002202:	011b      	lsls	r3, r3, #4
 8002204:	440b      	add	r3, r1
 8002206:	3340      	adds	r3, #64	@ 0x40
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2b03      	cmp	r3, #3
 800220c:	d00a      	beq.n	8002224 <HCD_HC_IN_IRQHandler+0x2ae>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800220e:	78fa      	ldrb	r2, [r7, #3]
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	4413      	add	r3, r2
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	440b      	add	r3, r1
 800221c:	3340      	adds	r3, #64	@ 0x40
 800221e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002220:	2b01      	cmp	r3, #1
 8002222:	d127      	bne.n	8002274 <HCD_HC_IN_IRQHandler+0x2fe>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002224:	78fb      	ldrb	r3, [r7, #3]
 8002226:	015a      	lsls	r2, r3, #5
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	4413      	add	r3, r2
 800222c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	78fa      	ldrb	r2, [r7, #3]
 8002234:	0151      	lsls	r1, r2, #5
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	440a      	add	r2, r1
 800223a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800223e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002242:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002244:	78fa      	ldrb	r2, [r7, #3]
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	4613      	mov	r3, r2
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	4413      	add	r3, r2
 800224e:	011b      	lsls	r3, r3, #4
 8002250:	440b      	add	r3, r1
 8002252:	3364      	adds	r3, #100	@ 0x64
 8002254:	2201      	movs	r2, #1
 8002256:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002258:	78fa      	ldrb	r2, [r7, #3]
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	4613      	mov	r3, r2
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	4413      	add	r3, r2
 8002262:	011b      	lsls	r3, r3, #4
 8002264:	440b      	add	r3, r1
 8002266:	3364      	adds	r3, #100	@ 0x64
 8002268:	781a      	ldrb	r2, [r3, #0]
 800226a:	78fb      	ldrb	r3, [r7, #3]
 800226c:	4619      	mov	r1, r3
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f005 fb9a 	bl	80079a8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d13a      	bne.n	80022f2 <HCD_HC_IN_IRQHandler+0x37c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800227c:	78fa      	ldrb	r2, [r7, #3]
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	4613      	mov	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4413      	add	r3, r2
 8002286:	011b      	lsls	r3, r3, #4
 8002288:	440b      	add	r3, r1
 800228a:	3354      	adds	r3, #84	@ 0x54
 800228c:	6819      	ldr	r1, [r3, #0]
 800228e:	78fa      	ldrb	r2, [r7, #3]
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	4613      	mov	r3, r2
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	4413      	add	r3, r2
 8002298:	011b      	lsls	r3, r3, #4
 800229a:	4403      	add	r3, r0
 800229c:	3342      	adds	r3, #66	@ 0x42
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	440b      	add	r3, r1
 80022a2:	1e59      	subs	r1, r3, #1
 80022a4:	78fa      	ldrb	r2, [r7, #3]
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	4613      	mov	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4413      	add	r3, r2
 80022ae:	011b      	lsls	r3, r3, #4
 80022b0:	4403      	add	r3, r0
 80022b2:	3342      	adds	r3, #66	@ 0x42
 80022b4:	881b      	ldrh	r3, [r3, #0]
 80022b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 8291 	beq.w	80027e6 <HCD_HC_IN_IRQHandler+0x870>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80022c4:	78fa      	ldrb	r2, [r7, #3]
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	4413      	add	r3, r2
 80022ce:	011b      	lsls	r3, r3, #4
 80022d0:	440b      	add	r3, r1
 80022d2:	3358      	adds	r3, #88	@ 0x58
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	78fa      	ldrb	r2, [r7, #3]
 80022d8:	f083 0301 	eor.w	r3, r3, #1
 80022dc:	b2d8      	uxtb	r0, r3
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	4613      	mov	r3, r2
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	4413      	add	r3, r2
 80022e6:	011b      	lsls	r3, r3, #4
 80022e8:	440b      	add	r3, r1
 80022ea:	3358      	adds	r3, #88	@ 0x58
 80022ec:	4602      	mov	r2, r0
 80022ee:	701a      	strb	r2, [r3, #0]
 80022f0:	e279      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0x870>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4413      	add	r3, r2
 80022fc:	011b      	lsls	r3, r3, #4
 80022fe:	440b      	add	r3, r1
 8002300:	3358      	adds	r3, #88	@ 0x58
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	78fa      	ldrb	r2, [r7, #3]
 8002306:	f083 0301 	eor.w	r3, r3, #1
 800230a:	b2d8      	uxtb	r0, r3
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	4613      	mov	r3, r2
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	4413      	add	r3, r2
 8002314:	011b      	lsls	r3, r3, #4
 8002316:	440b      	add	r3, r1
 8002318:	3358      	adds	r3, #88	@ 0x58
 800231a:	4602      	mov	r2, r0
 800231c:	701a      	strb	r2, [r3, #0]
 800231e:	e262      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0x870>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	78fa      	ldrb	r2, [r7, #3]
 8002326:	4611      	mov	r1, r2
 8002328:	4618      	mov	r0, r3
 800232a:	f002 fccb 	bl	8004cc4 <USB_ReadChInterrupts>
 800232e:	4603      	mov	r3, r0
 8002330:	f003 0320 	and.w	r3, r3, #32
 8002334:	2b20      	cmp	r3, #32
 8002336:	d109      	bne.n	800234c <HCD_HC_IN_IRQHandler+0x3d6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002338:	78fb      	ldrb	r3, [r7, #3]
 800233a:	015a      	lsls	r2, r3, #5
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	4413      	add	r3, r2
 8002340:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002344:	461a      	mov	r2, r3
 8002346:	2320      	movs	r3, #32
 8002348:	6093      	str	r3, [r2, #8]
 800234a:	e24c      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0x870>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	78fa      	ldrb	r2, [r7, #3]
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f002 fcb5 	bl	8004cc4 <USB_ReadChInterrupts>
 800235a:	4603      	mov	r3, r0
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b02      	cmp	r3, #2
 8002362:	f040 81a0 	bne.w	80026a6 <HCD_HC_IN_IRQHandler+0x730>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002366:	78fb      	ldrb	r3, [r7, #3]
 8002368:	015a      	lsls	r2, r3, #5
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4413      	add	r3, r2
 800236e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002372:	461a      	mov	r2, r3
 8002374:	2302      	movs	r3, #2
 8002376:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002378:	78fa      	ldrb	r2, [r7, #3]
 800237a:	6879      	ldr	r1, [r7, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	4413      	add	r3, r2
 8002382:	011b      	lsls	r3, r3, #4
 8002384:	440b      	add	r3, r1
 8002386:	3365      	adds	r3, #101	@ 0x65
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d114      	bne.n	80023b8 <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800238e:	78fa      	ldrb	r2, [r7, #3]
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	011b      	lsls	r3, r3, #4
 800239a:	440b      	add	r3, r1
 800239c:	3365      	adds	r3, #101	@ 0x65
 800239e:	2202      	movs	r2, #2
 80023a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80023a2:	78fa      	ldrb	r2, [r7, #3]
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	4413      	add	r3, r2
 80023ac:	011b      	lsls	r3, r3, #4
 80023ae:	440b      	add	r3, r1
 80023b0:	3364      	adds	r3, #100	@ 0x64
 80023b2:	2201      	movs	r2, #1
 80023b4:	701a      	strb	r2, [r3, #0]
 80023b6:	e167      	b.n	8002688 <HCD_HC_IN_IRQHandler+0x712>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80023b8:	78fa      	ldrb	r2, [r7, #3]
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	4613      	mov	r3, r2
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	4413      	add	r3, r2
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	440b      	add	r3, r1
 80023c6:	3365      	adds	r3, #101	@ 0x65
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	2b06      	cmp	r3, #6
 80023cc:	d114      	bne.n	80023f8 <HCD_HC_IN_IRQHandler+0x482>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80023ce:	78fa      	ldrb	r2, [r7, #3]
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	4613      	mov	r3, r2
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	4413      	add	r3, r2
 80023d8:	011b      	lsls	r3, r3, #4
 80023da:	440b      	add	r3, r1
 80023dc:	3365      	adds	r3, #101	@ 0x65
 80023de:	2202      	movs	r2, #2
 80023e0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80023e2:	78fa      	ldrb	r2, [r7, #3]
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	4413      	add	r3, r2
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	440b      	add	r3, r1
 80023f0:	3364      	adds	r3, #100	@ 0x64
 80023f2:	2205      	movs	r2, #5
 80023f4:	701a      	strb	r2, [r3, #0]
 80023f6:	e147      	b.n	8002688 <HCD_HC_IN_IRQHandler+0x712>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80023f8:	78fa      	ldrb	r2, [r7, #3]
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	4613      	mov	r3, r2
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	4413      	add	r3, r2
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	440b      	add	r3, r1
 8002406:	3365      	adds	r3, #101	@ 0x65
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b07      	cmp	r3, #7
 800240c:	d00a      	beq.n	8002424 <HCD_HC_IN_IRQHandler+0x4ae>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800240e:	78fa      	ldrb	r2, [r7, #3]
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	4413      	add	r3, r2
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	440b      	add	r3, r1
 800241c:	3365      	adds	r3, #101	@ 0x65
 800241e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002420:	2b09      	cmp	r3, #9
 8002422:	d176      	bne.n	8002512 <HCD_HC_IN_IRQHandler+0x59c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002424:	78fa      	ldrb	r2, [r7, #3]
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	4413      	add	r3, r2
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	440b      	add	r3, r1
 8002432:	3365      	adds	r3, #101	@ 0x65
 8002434:	2202      	movs	r2, #2
 8002436:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002438:	78fa      	ldrb	r2, [r7, #3]
 800243a:	6879      	ldr	r1, [r7, #4]
 800243c:	4613      	mov	r3, r2
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	4413      	add	r3, r2
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	440b      	add	r3, r1
 8002446:	3360      	adds	r3, #96	@ 0x60
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	1c59      	adds	r1, r3, #1
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	4413      	add	r3, r2
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	4403      	add	r3, r0
 8002458:	3360      	adds	r3, #96	@ 0x60
 800245a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800245c:	78fa      	ldrb	r2, [r7, #3]
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	4613      	mov	r3, r2
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	4413      	add	r3, r2
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	440b      	add	r3, r1
 800246a:	3360      	adds	r3, #96	@ 0x60
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2b02      	cmp	r3, #2
 8002470:	d914      	bls.n	800249c <HCD_HC_IN_IRQHandler+0x526>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002472:	78fa      	ldrb	r2, [r7, #3]
 8002474:	6879      	ldr	r1, [r7, #4]
 8002476:	4613      	mov	r3, r2
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	4413      	add	r3, r2
 800247c:	011b      	lsls	r3, r3, #4
 800247e:	440b      	add	r3, r1
 8002480:	3360      	adds	r3, #96	@ 0x60
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002486:	78fa      	ldrb	r2, [r7, #3]
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	4613      	mov	r3, r2
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	4413      	add	r3, r2
 8002490:	011b      	lsls	r3, r3, #4
 8002492:	440b      	add	r3, r1
 8002494:	3364      	adds	r3, #100	@ 0x64
 8002496:	2204      	movs	r2, #4
 8002498:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800249a:	e0f4      	b.n	8002686 <HCD_HC_IN_IRQHandler+0x710>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800249c:	78fa      	ldrb	r2, [r7, #3]
 800249e:	6879      	ldr	r1, [r7, #4]
 80024a0:	4613      	mov	r3, r2
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	4413      	add	r3, r2
 80024a6:	011b      	lsls	r3, r3, #4
 80024a8:	440b      	add	r3, r1
 80024aa:	3364      	adds	r3, #100	@ 0x64
 80024ac:	2202      	movs	r2, #2
 80024ae:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024b0:	78fa      	ldrb	r2, [r7, #3]
 80024b2:	6879      	ldr	r1, [r7, #4]
 80024b4:	4613      	mov	r3, r2
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4413      	add	r3, r2
 80024ba:	011b      	lsls	r3, r3, #4
 80024bc:	440b      	add	r3, r1
 80024be:	3340      	adds	r3, #64	@ 0x40
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00b      	beq.n	80024de <HCD_HC_IN_IRQHandler+0x568>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80024c6:	78fa      	ldrb	r2, [r7, #3]
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	4413      	add	r3, r2
 80024d0:	011b      	lsls	r3, r3, #4
 80024d2:	440b      	add	r3, r1
 80024d4:	3340      	adds	r3, #64	@ 0x40
 80024d6:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024d8:	2b02      	cmp	r3, #2
 80024da:	f040 80d4 	bne.w	8002686 <HCD_HC_IN_IRQHandler+0x710>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	015a      	lsls	r2, r3, #5
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	4413      	add	r3, r2
 80024e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80024f4:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80024fc:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80024fe:	78fb      	ldrb	r3, [r7, #3]
 8002500:	015a      	lsls	r2, r3, #5
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	4413      	add	r3, r2
 8002506:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800250a:	461a      	mov	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002510:	e0b9      	b.n	8002686 <HCD_HC_IN_IRQHandler+0x710>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002512:	78fa      	ldrb	r2, [r7, #3]
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	4613      	mov	r3, r2
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	4413      	add	r3, r2
 800251c:	011b      	lsls	r3, r3, #4
 800251e:	440b      	add	r3, r1
 8002520:	3365      	adds	r3, #101	@ 0x65
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b05      	cmp	r3, #5
 8002526:	d10a      	bne.n	800253e <HCD_HC_IN_IRQHandler+0x5c8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	4413      	add	r3, r2
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	440b      	add	r3, r1
 8002536:	3365      	adds	r3, #101	@ 0x65
 8002538:	2202      	movs	r2, #2
 800253a:	701a      	strb	r2, [r3, #0]
 800253c:	e0a4      	b.n	8002688 <HCD_HC_IN_IRQHandler+0x712>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800253e:	78fa      	ldrb	r2, [r7, #3]
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	4413      	add	r3, r2
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	440b      	add	r3, r1
 800254c:	3365      	adds	r3, #101	@ 0x65
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b03      	cmp	r3, #3
 8002552:	d10a      	bne.n	800256a <HCD_HC_IN_IRQHandler+0x5f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002554:	78fa      	ldrb	r2, [r7, #3]
 8002556:	6879      	ldr	r1, [r7, #4]
 8002558:	4613      	mov	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	4413      	add	r3, r2
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	440b      	add	r3, r1
 8002562:	3365      	adds	r3, #101	@ 0x65
 8002564:	2202      	movs	r2, #2
 8002566:	701a      	strb	r2, [r3, #0]
 8002568:	e08e      	b.n	8002688 <HCD_HC_IN_IRQHandler+0x712>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800256a:	78fa      	ldrb	r2, [r7, #3]
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	4613      	mov	r3, r2
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	4413      	add	r3, r2
 8002574:	011b      	lsls	r3, r3, #4
 8002576:	440b      	add	r3, r1
 8002578:	3365      	adds	r3, #101	@ 0x65
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	2b04      	cmp	r3, #4
 800257e:	d143      	bne.n	8002608 <HCD_HC_IN_IRQHandler+0x692>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002580:	78fa      	ldrb	r2, [r7, #3]
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	4613      	mov	r3, r2
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	4413      	add	r3, r2
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	440b      	add	r3, r1
 800258e:	3365      	adds	r3, #101	@ 0x65
 8002590:	2202      	movs	r2, #2
 8002592:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002594:	78fa      	ldrb	r2, [r7, #3]
 8002596:	6879      	ldr	r1, [r7, #4]
 8002598:	4613      	mov	r3, r2
 800259a:	005b      	lsls	r3, r3, #1
 800259c:	4413      	add	r3, r2
 800259e:	011b      	lsls	r3, r3, #4
 80025a0:	440b      	add	r3, r1
 80025a2:	3364      	adds	r3, #100	@ 0x64
 80025a4:	2202      	movs	r2, #2
 80025a6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	4413      	add	r3, r2
 80025b2:	011b      	lsls	r3, r3, #4
 80025b4:	440b      	add	r3, r1
 80025b6:	3340      	adds	r3, #64	@ 0x40
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00a      	beq.n	80025d4 <HCD_HC_IN_IRQHandler+0x65e>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80025be:	78fa      	ldrb	r2, [r7, #3]
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	4413      	add	r3, r2
 80025c8:	011b      	lsls	r3, r3, #4
 80025ca:	440b      	add	r3, r1
 80025cc:	3340      	adds	r3, #64	@ 0x40
 80025ce:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d159      	bne.n	8002688 <HCD_HC_IN_IRQHandler+0x712>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80025d4:	78fb      	ldrb	r3, [r7, #3]
 80025d6:	015a      	lsls	r2, r3, #5
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	4413      	add	r3, r2
 80025dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80025ea:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80025f2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80025f4:	78fb      	ldrb	r3, [r7, #3]
 80025f6:	015a      	lsls	r2, r3, #5
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	4413      	add	r3, r2
 80025fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002600:	461a      	mov	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6013      	str	r3, [r2, #0]
 8002606:	e03f      	b.n	8002688 <HCD_HC_IN_IRQHandler+0x712>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002608:	78fa      	ldrb	r2, [r7, #3]
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	4613      	mov	r3, r2
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	4413      	add	r3, r2
 8002612:	011b      	lsls	r3, r3, #4
 8002614:	440b      	add	r3, r1
 8002616:	3365      	adds	r3, #101	@ 0x65
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	2b08      	cmp	r3, #8
 800261c:	d126      	bne.n	800266c <HCD_HC_IN_IRQHandler+0x6f6>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800261e:	78fa      	ldrb	r2, [r7, #3]
 8002620:	6879      	ldr	r1, [r7, #4]
 8002622:	4613      	mov	r3, r2
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	4413      	add	r3, r2
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	440b      	add	r3, r1
 800262c:	3365      	adds	r3, #101	@ 0x65
 800262e:	2202      	movs	r2, #2
 8002630:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002632:	78fa      	ldrb	r2, [r7, #3]
 8002634:	6879      	ldr	r1, [r7, #4]
 8002636:	4613      	mov	r3, r2
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	4413      	add	r3, r2
 800263c:	011b      	lsls	r3, r3, #4
 800263e:	440b      	add	r3, r1
 8002640:	3360      	adds	r3, #96	@ 0x60
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	1c59      	adds	r1, r3, #1
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	005b      	lsls	r3, r3, #1
 800264c:	4413      	add	r3, r2
 800264e:	011b      	lsls	r3, r3, #4
 8002650:	4403      	add	r3, r0
 8002652:	3360      	adds	r3, #96	@ 0x60
 8002654:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002656:	78fa      	ldrb	r2, [r7, #3]
 8002658:	6879      	ldr	r1, [r7, #4]
 800265a:	4613      	mov	r3, r2
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	4413      	add	r3, r2
 8002660:	011b      	lsls	r3, r3, #4
 8002662:	440b      	add	r3, r1
 8002664:	3364      	adds	r3, #100	@ 0x64
 8002666:	2204      	movs	r2, #4
 8002668:	701a      	strb	r2, [r3, #0]
 800266a:	e00d      	b.n	8002688 <HCD_HC_IN_IRQHandler+0x712>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800266c:	78fa      	ldrb	r2, [r7, #3]
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	4613      	mov	r3, r2
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	4413      	add	r3, r2
 8002676:	011b      	lsls	r3, r3, #4
 8002678:	440b      	add	r3, r1
 800267a:	3365      	adds	r3, #101	@ 0x65
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b02      	cmp	r3, #2
 8002680:	f000 80b0 	beq.w	80027e4 <HCD_HC_IN_IRQHandler+0x86e>
 8002684:	e000      	b.n	8002688 <HCD_HC_IN_IRQHandler+0x712>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002686:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002688:	78fa      	ldrb	r2, [r7, #3]
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	4413      	add	r3, r2
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	440b      	add	r3, r1
 8002696:	3364      	adds	r3, #100	@ 0x64
 8002698:	781a      	ldrb	r2, [r3, #0]
 800269a:	78fb      	ldrb	r3, [r7, #3]
 800269c:	4619      	mov	r1, r3
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f005 f982 	bl	80079a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80026a4:	e09f      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0x870>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	78fa      	ldrb	r2, [r7, #3]
 80026ac:	4611      	mov	r1, r2
 80026ae:	4618      	mov	r0, r3
 80026b0:	f002 fb08 	bl	8004cc4 <USB_ReadChInterrupts>
 80026b4:	4603      	mov	r3, r0
 80026b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ba:	2b40      	cmp	r3, #64	@ 0x40
 80026bc:	d124      	bne.n	8002708 <HCD_HC_IN_IRQHandler+0x792>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80026be:	78fb      	ldrb	r3, [r7, #3]
 80026c0:	015a      	lsls	r2, r3, #5
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	4413      	add	r3, r2
 80026c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026ca:	461a      	mov	r2, r3
 80026cc:	2340      	movs	r3, #64	@ 0x40
 80026ce:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80026d0:	78fa      	ldrb	r2, [r7, #3]
 80026d2:	6879      	ldr	r1, [r7, #4]
 80026d4:	4613      	mov	r3, r2
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	4413      	add	r3, r2
 80026da:	011b      	lsls	r3, r3, #4
 80026dc:	440b      	add	r3, r1
 80026de:	3365      	adds	r3, #101	@ 0x65
 80026e0:	2205      	movs	r2, #5
 80026e2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80026e4:	78fa      	ldrb	r2, [r7, #3]
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	4613      	mov	r3, r2
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	4413      	add	r3, r2
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	440b      	add	r3, r1
 80026f2:	3360      	adds	r3, #96	@ 0x60
 80026f4:	2200      	movs	r2, #0
 80026f6:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	78fa      	ldrb	r2, [r7, #3]
 80026fe:	4611      	mov	r1, r2
 8002700:	4618      	mov	r0, r3
 8002702:	f002 fe99 	bl	8005438 <USB_HC_Halt>
 8002706:	e06e      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0x870>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	78fa      	ldrb	r2, [r7, #3]
 800270e:	4611      	mov	r1, r2
 8002710:	4618      	mov	r0, r3
 8002712:	f002 fad7 	bl	8004cc4 <USB_ReadChInterrupts>
 8002716:	4603      	mov	r3, r0
 8002718:	f003 0310 	and.w	r3, r3, #16
 800271c:	2b10      	cmp	r3, #16
 800271e:	d162      	bne.n	80027e6 <HCD_HC_IN_IRQHandler+0x870>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002720:	78fa      	ldrb	r2, [r7, #3]
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	4613      	mov	r3, r2
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	4413      	add	r3, r2
 800272a:	011b      	lsls	r3, r3, #4
 800272c:	440b      	add	r3, r1
 800272e:	3340      	adds	r3, #64	@ 0x40
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	2b03      	cmp	r3, #3
 8002734:	d11b      	bne.n	800276e <HCD_HC_IN_IRQHandler+0x7f8>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002736:	78fa      	ldrb	r2, [r7, #3]
 8002738:	6879      	ldr	r1, [r7, #4]
 800273a:	4613      	mov	r3, r2
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	4413      	add	r3, r2
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	440b      	add	r3, r1
 8002744:	3360      	adds	r3, #96	@ 0x60
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800274a:	78fa      	ldrb	r2, [r7, #3]
 800274c:	6879      	ldr	r1, [r7, #4]
 800274e:	4613      	mov	r3, r2
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	4413      	add	r3, r2
 8002754:	011b      	lsls	r3, r3, #4
 8002756:	440b      	add	r3, r1
 8002758:	3365      	adds	r3, #101	@ 0x65
 800275a:	2204      	movs	r2, #4
 800275c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	78fa      	ldrb	r2, [r7, #3]
 8002764:	4611      	mov	r1, r2
 8002766:	4618      	mov	r0, r3
 8002768:	f002 fe66 	bl	8005438 <USB_HC_Halt>
 800276c:	e030      	b.n	80027d0 <HCD_HC_IN_IRQHandler+0x85a>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800276e:	78fa      	ldrb	r2, [r7, #3]
 8002770:	6879      	ldr	r1, [r7, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	4413      	add	r3, r2
 8002778:	011b      	lsls	r3, r3, #4
 800277a:	440b      	add	r3, r1
 800277c:	3340      	adds	r3, #64	@ 0x40
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00a      	beq.n	800279a <HCD_HC_IN_IRQHandler+0x824>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002784:	78fa      	ldrb	r2, [r7, #3]
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	4413      	add	r3, r2
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	440b      	add	r3, r1
 8002792:	3340      	adds	r3, #64	@ 0x40
 8002794:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002796:	2b02      	cmp	r3, #2
 8002798:	d11a      	bne.n	80027d0 <HCD_HC_IN_IRQHandler+0x85a>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800279a:	78fa      	ldrb	r2, [r7, #3]
 800279c:	6879      	ldr	r1, [r7, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	4413      	add	r3, r2
 80027a4:	011b      	lsls	r3, r3, #4
 80027a6:	440b      	add	r3, r1
 80027a8:	3360      	adds	r3, #96	@ 0x60
 80027aa:	2200      	movs	r2, #0
 80027ac:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80027ae:	78fa      	ldrb	r2, [r7, #3]
 80027b0:	6879      	ldr	r1, [r7, #4]
 80027b2:	4613      	mov	r3, r2
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	4413      	add	r3, r2
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	440b      	add	r3, r1
 80027bc:	3365      	adds	r3, #101	@ 0x65
 80027be:	2204      	movs	r2, #4
 80027c0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	78fa      	ldrb	r2, [r7, #3]
 80027c8:	4611      	mov	r1, r2
 80027ca:	4618      	mov	r0, r3
 80027cc:	f002 fe34 	bl	8005438 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80027d0:	78fb      	ldrb	r3, [r7, #3]
 80027d2:	015a      	lsls	r2, r3, #5
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	4413      	add	r3, r2
 80027d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027dc:	461a      	mov	r2, r3
 80027de:	2310      	movs	r3, #16
 80027e0:	6093      	str	r3, [r2, #8]
 80027e2:	e000      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0x870>
        return;
 80027e4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	460b      	mov	r3, r1
 80027f6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	78fa      	ldrb	r2, [r7, #3]
 8002808:	4611      	mov	r1, r2
 800280a:	4618      	mov	r0, r3
 800280c:	f002 fa5a 	bl	8004cc4 <USB_ReadChInterrupts>
 8002810:	4603      	mov	r3, r0
 8002812:	f003 0304 	and.w	r3, r3, #4
 8002816:	2b04      	cmp	r3, #4
 8002818:	d11a      	bne.n	8002850 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800281a:	78fb      	ldrb	r3, [r7, #3]
 800281c:	015a      	lsls	r2, r3, #5
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	4413      	add	r3, r2
 8002822:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002826:	461a      	mov	r2, r3
 8002828:	2304      	movs	r3, #4
 800282a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800282c:	78fa      	ldrb	r2, [r7, #3]
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	4613      	mov	r3, r2
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	4413      	add	r3, r2
 8002836:	011b      	lsls	r3, r3, #4
 8002838:	440b      	add	r3, r1
 800283a:	3365      	adds	r3, #101	@ 0x65
 800283c:	2207      	movs	r2, #7
 800283e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	78fa      	ldrb	r2, [r7, #3]
 8002846:	4611      	mov	r1, r2
 8002848:	4618      	mov	r0, r3
 800284a:	f002 fdf5 	bl	8005438 <USB_HC_Halt>
 800284e:	e2a0      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	78fa      	ldrb	r2, [r7, #3]
 8002856:	4611      	mov	r1, r2
 8002858:	4618      	mov	r0, r3
 800285a:	f002 fa33 	bl	8004cc4 <USB_ReadChInterrupts>
 800285e:	4603      	mov	r3, r0
 8002860:	f003 0320 	and.w	r3, r3, #32
 8002864:	2b20      	cmp	r3, #32
 8002866:	d109      	bne.n	800287c <HCD_HC_OUT_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002868:	78fb      	ldrb	r3, [r7, #3]
 800286a:	015a      	lsls	r2, r3, #5
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	4413      	add	r3, r2
 8002870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002874:	461a      	mov	r2, r3
 8002876:	2320      	movs	r3, #32
 8002878:	6093      	str	r3, [r2, #8]
 800287a:	e28a      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	78fa      	ldrb	r2, [r7, #3]
 8002882:	4611      	mov	r1, r2
 8002884:	4618      	mov	r0, r3
 8002886:	f002 fa1d 	bl	8004cc4 <USB_ReadChInterrupts>
 800288a:	4603      	mov	r3, r0
 800288c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002890:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002894:	d111      	bne.n	80028ba <HCD_HC_OUT_IRQHandler+0xce>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002896:	78fb      	ldrb	r3, [r7, #3]
 8002898:	015a      	lsls	r2, r3, #5
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	4413      	add	r3, r2
 800289e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028a2:	461a      	mov	r2, r3
 80028a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028a8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	78fa      	ldrb	r2, [r7, #3]
 80028b0:	4611      	mov	r1, r2
 80028b2:	4618      	mov	r0, r3
 80028b4:	f002 fdc0 	bl	8005438 <USB_HC_Halt>
 80028b8:	e26b      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	78fa      	ldrb	r2, [r7, #3]
 80028c0:	4611      	mov	r1, r2
 80028c2:	4618      	mov	r0, r3
 80028c4:	f002 f9fe 	bl	8004cc4 <USB_ReadChInterrupts>
 80028c8:	4603      	mov	r3, r0
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d124      	bne.n	800291c <HCD_HC_OUT_IRQHandler+0x130>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80028d2:	78fa      	ldrb	r2, [r7, #3]
 80028d4:	6879      	ldr	r1, [r7, #4]
 80028d6:	4613      	mov	r3, r2
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	4413      	add	r3, r2
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	440b      	add	r3, r1
 80028e0:	3360      	adds	r3, #96	@ 0x60
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80028e6:	78fb      	ldrb	r3, [r7, #3]
 80028e8:	015a      	lsls	r2, r3, #5
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4413      	add	r3, r2
 80028ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028f2:	461a      	mov	r2, r3
 80028f4:	2301      	movs	r3, #1
 80028f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80028f8:	78fa      	ldrb	r2, [r7, #3]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	4413      	add	r3, r2
 8002902:	011b      	lsls	r3, r3, #4
 8002904:	440b      	add	r3, r1
 8002906:	3365      	adds	r3, #101	@ 0x65
 8002908:	2201      	movs	r2, #1
 800290a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	78fa      	ldrb	r2, [r7, #3]
 8002912:	4611      	mov	r1, r2
 8002914:	4618      	mov	r0, r3
 8002916:	f002 fd8f 	bl	8005438 <USB_HC_Halt>
 800291a:	e23a      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	4611      	mov	r1, r2
 8002924:	4618      	mov	r0, r3
 8002926:	f002 f9cd 	bl	8004cc4 <USB_ReadChInterrupts>
 800292a:	4603      	mov	r3, r0
 800292c:	f003 0308 	and.w	r3, r3, #8
 8002930:	2b08      	cmp	r3, #8
 8002932:	d11a      	bne.n	800296a <HCD_HC_OUT_IRQHandler+0x17e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002934:	78fb      	ldrb	r3, [r7, #3]
 8002936:	015a      	lsls	r2, r3, #5
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4413      	add	r3, r2
 800293c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002940:	461a      	mov	r2, r3
 8002942:	2308      	movs	r3, #8
 8002944:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002946:	78fa      	ldrb	r2, [r7, #3]
 8002948:	6879      	ldr	r1, [r7, #4]
 800294a:	4613      	mov	r3, r2
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	4413      	add	r3, r2
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	440b      	add	r3, r1
 8002954:	3365      	adds	r3, #101	@ 0x65
 8002956:	2206      	movs	r2, #6
 8002958:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	78fa      	ldrb	r2, [r7, #3]
 8002960:	4611      	mov	r1, r2
 8002962:	4618      	mov	r0, r3
 8002964:	f002 fd68 	bl	8005438 <USB_HC_Halt>
 8002968:	e213      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	78fa      	ldrb	r2, [r7, #3]
 8002970:	4611      	mov	r1, r2
 8002972:	4618      	mov	r0, r3
 8002974:	f002 f9a6 	bl	8004cc4 <USB_ReadChInterrupts>
 8002978:	4603      	mov	r3, r0
 800297a:	f003 0310 	and.w	r3, r3, #16
 800297e:	2b10      	cmp	r3, #16
 8002980:	d124      	bne.n	80029cc <HCD_HC_OUT_IRQHandler+0x1e0>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002982:	78fa      	ldrb	r2, [r7, #3]
 8002984:	6879      	ldr	r1, [r7, #4]
 8002986:	4613      	mov	r3, r2
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	4413      	add	r3, r2
 800298c:	011b      	lsls	r3, r3, #4
 800298e:	440b      	add	r3, r1
 8002990:	3360      	adds	r3, #96	@ 0x60
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002996:	78fa      	ldrb	r2, [r7, #3]
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	4613      	mov	r3, r2
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	4413      	add	r3, r2
 80029a0:	011b      	lsls	r3, r3, #4
 80029a2:	440b      	add	r3, r1
 80029a4:	3365      	adds	r3, #101	@ 0x65
 80029a6:	2204      	movs	r2, #4
 80029a8:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	78fa      	ldrb	r2, [r7, #3]
 80029b0:	4611      	mov	r1, r2
 80029b2:	4618      	mov	r0, r3
 80029b4:	f002 fd40 	bl	8005438 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80029b8:	78fb      	ldrb	r3, [r7, #3]
 80029ba:	015a      	lsls	r2, r3, #5
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	4413      	add	r3, r2
 80029c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029c4:	461a      	mov	r2, r3
 80029c6:	2310      	movs	r3, #16
 80029c8:	6093      	str	r3, [r2, #8]
 80029ca:	e1e2      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	78fa      	ldrb	r2, [r7, #3]
 80029d2:	4611      	mov	r1, r2
 80029d4:	4618      	mov	r0, r3
 80029d6:	f002 f975 	bl	8004cc4 <USB_ReadChInterrupts>
 80029da:	4603      	mov	r3, r0
 80029dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029e0:	2b80      	cmp	r3, #128	@ 0x80
 80029e2:	d11a      	bne.n	8002a1a <HCD_HC_OUT_IRQHandler+0x22e>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 80029e4:	78fa      	ldrb	r2, [r7, #3]
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	011b      	lsls	r3, r3, #4
 80029f0:	440b      	add	r3, r1
 80029f2:	3365      	adds	r3, #101	@ 0x65
 80029f4:	2207      	movs	r2, #7
 80029f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	78fa      	ldrb	r2, [r7, #3]
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f002 fd19 	bl	8005438 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002a06:	78fb      	ldrb	r3, [r7, #3]
 8002a08:	015a      	lsls	r2, r3, #5
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a12:	461a      	mov	r2, r3
 8002a14:	2380      	movs	r3, #128	@ 0x80
 8002a16:	6093      	str	r3, [r2, #8]
 8002a18:	e1bb      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	78fa      	ldrb	r2, [r7, #3]
 8002a20:	4611      	mov	r1, r2
 8002a22:	4618      	mov	r0, r3
 8002a24:	f002 f94e 	bl	8004cc4 <USB_ReadChInterrupts>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a32:	d11b      	bne.n	8002a6c <HCD_HC_OUT_IRQHandler+0x280>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002a34:	78fa      	ldrb	r2, [r7, #3]
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	005b      	lsls	r3, r3, #1
 8002a3c:	4413      	add	r3, r2
 8002a3e:	011b      	lsls	r3, r3, #4
 8002a40:	440b      	add	r3, r1
 8002a42:	3365      	adds	r3, #101	@ 0x65
 8002a44:	2209      	movs	r2, #9
 8002a46:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	78fa      	ldrb	r2, [r7, #3]
 8002a4e:	4611      	mov	r1, r2
 8002a50:	4618      	mov	r0, r3
 8002a52:	f002 fcf1 	bl	8005438 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002a56:	78fb      	ldrb	r3, [r7, #3]
 8002a58:	015a      	lsls	r2, r3, #5
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a62:	461a      	mov	r2, r3
 8002a64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a68:	6093      	str	r3, [r2, #8]
 8002a6a:	e192      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	78fa      	ldrb	r2, [r7, #3]
 8002a72:	4611      	mov	r1, r2
 8002a74:	4618      	mov	r0, r3
 8002a76:	f002 f925 	bl	8004cc4 <USB_ReadChInterrupts>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	f040 8183 	bne.w	8002d8c <HCD_HC_OUT_IRQHandler+0x5a0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002a86:	78fb      	ldrb	r3, [r7, #3]
 8002a88:	015a      	lsls	r2, r3, #5
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a92:	461a      	mov	r2, r3
 8002a94:	2302      	movs	r3, #2
 8002a96:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002a98:	78fa      	ldrb	r2, [r7, #3]
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	4413      	add	r3, r2
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	440b      	add	r3, r1
 8002aa6:	3365      	adds	r3, #101	@ 0x65
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	f040 8093 	bne.w	8002bd6 <HCD_HC_OUT_IRQHandler+0x3ea>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ab0:	78fa      	ldrb	r2, [r7, #3]
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	4413      	add	r3, r2
 8002aba:	011b      	lsls	r3, r3, #4
 8002abc:	440b      	add	r3, r1
 8002abe:	3365      	adds	r3, #101	@ 0x65
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002ac4:	78fa      	ldrb	r2, [r7, #3]
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4413      	add	r3, r2
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	440b      	add	r3, r1
 8002ad2:	3364      	adds	r3, #100	@ 0x64
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002ad8:	78fa      	ldrb	r2, [r7, #3]
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	4613      	mov	r3, r2
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	4413      	add	r3, r2
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	440b      	add	r3, r1
 8002ae6:	3340      	adds	r3, #64	@ 0x40
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d00b      	beq.n	8002b06 <HCD_HC_OUT_IRQHandler+0x31a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8002aee:	78fa      	ldrb	r2, [r7, #3]
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	4413      	add	r3, r2
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	440b      	add	r3, r1
 8002afc:	3340      	adds	r3, #64	@ 0x40
 8002afe:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002b00:	2b03      	cmp	r3, #3
 8002b02:	f040 8134 	bne.w	8002d6e <HCD_HC_OUT_IRQHandler+0x582>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d115      	bne.n	8002b3a <HCD_HC_OUT_IRQHandler+0x34e>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002b0e:	78fa      	ldrb	r2, [r7, #3]
 8002b10:	6879      	ldr	r1, [r7, #4]
 8002b12:	4613      	mov	r3, r2
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	4413      	add	r3, r2
 8002b18:	011b      	lsls	r3, r3, #4
 8002b1a:	440b      	add	r3, r1
 8002b1c:	3359      	adds	r3, #89	@ 0x59
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	f083 0301 	eor.w	r3, r3, #1
 8002b26:	b2d8      	uxtb	r0, r3
 8002b28:	6879      	ldr	r1, [r7, #4]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	4413      	add	r3, r2
 8002b30:	011b      	lsls	r3, r3, #4
 8002b32:	440b      	add	r3, r1
 8002b34:	3359      	adds	r3, #89	@ 0x59
 8002b36:	4602      	mov	r2, r0
 8002b38:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	f040 8115 	bne.w	8002d6e <HCD_HC_OUT_IRQHandler+0x582>
 8002b44:	78fa      	ldrb	r2, [r7, #3]
 8002b46:	6879      	ldr	r1, [r7, #4]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4413      	add	r3, r2
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	440b      	add	r3, r1
 8002b52:	3350      	adds	r3, #80	@ 0x50
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 8109 	beq.w	8002d6e <HCD_HC_OUT_IRQHandler+0x582>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002b5c:	78fa      	ldrb	r2, [r7, #3]
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	440b      	add	r3, r1
 8002b6a:	3350      	adds	r3, #80	@ 0x50
 8002b6c:	6819      	ldr	r1, [r3, #0]
 8002b6e:	78fa      	ldrb	r2, [r7, #3]
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	4403      	add	r3, r0
 8002b7c:	3342      	adds	r3, #66	@ 0x42
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	440b      	add	r3, r1
 8002b82:	1e59      	subs	r1, r3, #1
 8002b84:	78fa      	ldrb	r2, [r7, #3]
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4413      	add	r3, r2
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	4403      	add	r3, r0
 8002b92:	3342      	adds	r3, #66	@ 0x42
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b9a:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 80e3 	beq.w	8002d6e <HCD_HC_OUT_IRQHandler+0x582>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002ba8:	78fa      	ldrb	r2, [r7, #3]
 8002baa:	6879      	ldr	r1, [r7, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	4413      	add	r3, r2
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	440b      	add	r3, r1
 8002bb6:	3359      	adds	r3, #89	@ 0x59
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	78fa      	ldrb	r2, [r7, #3]
 8002bbc:	f083 0301 	eor.w	r3, r3, #1
 8002bc0:	b2d8      	uxtb	r0, r3
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	4413      	add	r3, r2
 8002bca:	011b      	lsls	r3, r3, #4
 8002bcc:	440b      	add	r3, r1
 8002bce:	3359      	adds	r3, #89	@ 0x59
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	701a      	strb	r2, [r3, #0]
 8002bd4:	e0cb      	b.n	8002d6e <HCD_HC_OUT_IRQHandler+0x582>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002bd6:	78fa      	ldrb	r2, [r7, #3]
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	4413      	add	r3, r2
 8002be0:	011b      	lsls	r3, r3, #4
 8002be2:	440b      	add	r3, r1
 8002be4:	3365      	adds	r3, #101	@ 0x65
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b03      	cmp	r3, #3
 8002bea:	d10a      	bne.n	8002c02 <HCD_HC_OUT_IRQHandler+0x416>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002bec:	78fa      	ldrb	r2, [r7, #3]
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	4413      	add	r3, r2
 8002bf6:	011b      	lsls	r3, r3, #4
 8002bf8:	440b      	add	r3, r1
 8002bfa:	3365      	adds	r3, #101	@ 0x65
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	701a      	strb	r2, [r3, #0]
 8002c00:	e0b5      	b.n	8002d6e <HCD_HC_OUT_IRQHandler+0x582>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002c02:	78fa      	ldrb	r2, [r7, #3]
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	4413      	add	r3, r2
 8002c0c:	011b      	lsls	r3, r3, #4
 8002c0e:	440b      	add	r3, r1
 8002c10:	3365      	adds	r3, #101	@ 0x65
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	2b04      	cmp	r3, #4
 8002c16:	d114      	bne.n	8002c42 <HCD_HC_OUT_IRQHandler+0x456>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c18:	78fa      	ldrb	r2, [r7, #3]
 8002c1a:	6879      	ldr	r1, [r7, #4]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	4413      	add	r3, r2
 8002c22:	011b      	lsls	r3, r3, #4
 8002c24:	440b      	add	r3, r1
 8002c26:	3365      	adds	r3, #101	@ 0x65
 8002c28:	2202      	movs	r2, #2
 8002c2a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c2c:	78fa      	ldrb	r2, [r7, #3]
 8002c2e:	6879      	ldr	r1, [r7, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	4413      	add	r3, r2
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	440b      	add	r3, r1
 8002c3a:	3364      	adds	r3, #100	@ 0x64
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	701a      	strb	r2, [r3, #0]
 8002c40:	e095      	b.n	8002d6e <HCD_HC_OUT_IRQHandler+0x582>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	4413      	add	r3, r2
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	440b      	add	r3, r1
 8002c50:	3365      	adds	r3, #101	@ 0x65
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b06      	cmp	r3, #6
 8002c56:	d114      	bne.n	8002c82 <HCD_HC_OUT_IRQHandler+0x496>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c58:	78fa      	ldrb	r2, [r7, #3]
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	4413      	add	r3, r2
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	440b      	add	r3, r1
 8002c66:	3365      	adds	r3, #101	@ 0x65
 8002c68:	2202      	movs	r2, #2
 8002c6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002c6c:	78fa      	ldrb	r2, [r7, #3]
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	4613      	mov	r3, r2
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	4413      	add	r3, r2
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	440b      	add	r3, r1
 8002c7a:	3364      	adds	r3, #100	@ 0x64
 8002c7c:	2205      	movs	r2, #5
 8002c7e:	701a      	strb	r2, [r3, #0]
 8002c80:	e075      	b.n	8002d6e <HCD_HC_OUT_IRQHandler+0x582>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002c82:	78fa      	ldrb	r2, [r7, #3]
 8002c84:	6879      	ldr	r1, [r7, #4]
 8002c86:	4613      	mov	r3, r2
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	4413      	add	r3, r2
 8002c8c:	011b      	lsls	r3, r3, #4
 8002c8e:	440b      	add	r3, r1
 8002c90:	3365      	adds	r3, #101	@ 0x65
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b07      	cmp	r3, #7
 8002c96:	d00a      	beq.n	8002cae <HCD_HC_OUT_IRQHandler+0x4c2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	6879      	ldr	r1, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	4413      	add	r3, r2
 8002ca2:	011b      	lsls	r3, r3, #4
 8002ca4:	440b      	add	r3, r1
 8002ca6:	3365      	adds	r3, #101	@ 0x65
 8002ca8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002caa:	2b09      	cmp	r3, #9
 8002cac:	d170      	bne.n	8002d90 <HCD_HC_OUT_IRQHandler+0x5a4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	6879      	ldr	r1, [r7, #4]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	4413      	add	r3, r2
 8002cb8:	011b      	lsls	r3, r3, #4
 8002cba:	440b      	add	r3, r1
 8002cbc:	3365      	adds	r3, #101	@ 0x65
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002cc2:	78fa      	ldrb	r2, [r7, #3]
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	4413      	add	r3, r2
 8002ccc:	011b      	lsls	r3, r3, #4
 8002cce:	440b      	add	r3, r1
 8002cd0:	3360      	adds	r3, #96	@ 0x60
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	1c59      	adds	r1, r3, #1
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4413      	add	r3, r2
 8002cde:	011b      	lsls	r3, r3, #4
 8002ce0:	4403      	add	r3, r0
 8002ce2:	3360      	adds	r3, #96	@ 0x60
 8002ce4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002ce6:	78fa      	ldrb	r2, [r7, #3]
 8002ce8:	6879      	ldr	r1, [r7, #4]
 8002cea:	4613      	mov	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	4413      	add	r3, r2
 8002cf0:	011b      	lsls	r3, r3, #4
 8002cf2:	440b      	add	r3, r1
 8002cf4:	3360      	adds	r3, #96	@ 0x60
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d914      	bls.n	8002d26 <HCD_HC_OUT_IRQHandler+0x53a>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002cfc:	78fa      	ldrb	r2, [r7, #3]
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	4613      	mov	r3, r2
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	4413      	add	r3, r2
 8002d06:	011b      	lsls	r3, r3, #4
 8002d08:	440b      	add	r3, r1
 8002d0a:	3360      	adds	r3, #96	@ 0x60
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002d10:	78fa      	ldrb	r2, [r7, #3]
 8002d12:	6879      	ldr	r1, [r7, #4]
 8002d14:	4613      	mov	r3, r2
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	4413      	add	r3, r2
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	440b      	add	r3, r1
 8002d1e:	3364      	adds	r3, #100	@ 0x64
 8002d20:	2204      	movs	r2, #4
 8002d22:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002d24:	e022      	b.n	8002d6c <HCD_HC_OUT_IRQHandler+0x580>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d26:	78fa      	ldrb	r2, [r7, #3]
 8002d28:	6879      	ldr	r1, [r7, #4]
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	4413      	add	r3, r2
 8002d30:	011b      	lsls	r3, r3, #4
 8002d32:	440b      	add	r3, r1
 8002d34:	3364      	adds	r3, #100	@ 0x64
 8002d36:	2202      	movs	r2, #2
 8002d38:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002d3a:	78fb      	ldrb	r3, [r7, #3]
 8002d3c:	015a      	lsls	r2, r3, #5
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	4413      	add	r3, r2
 8002d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002d50:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002d58:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002d5a:	78fb      	ldrb	r3, [r7, #3]
 8002d5c:	015a      	lsls	r2, r3, #5
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	4413      	add	r3, r2
 8002d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d66:	461a      	mov	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002d6c:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002d6e:	78fa      	ldrb	r2, [r7, #3]
 8002d70:	6879      	ldr	r1, [r7, #4]
 8002d72:	4613      	mov	r3, r2
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	4413      	add	r3, r2
 8002d78:	011b      	lsls	r3, r3, #4
 8002d7a:	440b      	add	r3, r1
 8002d7c:	3364      	adds	r3, #100	@ 0x64
 8002d7e:	781a      	ldrb	r2, [r3, #0]
 8002d80:	78fb      	ldrb	r3, [r7, #3]
 8002d82:	4619      	mov	r1, r3
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f004 fe0f 	bl	80079a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002d8a:	e002      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002d8c:	bf00      	nop
 8002d8e:	e000      	b.n	8002d92 <HCD_HC_OUT_IRQHandler+0x5a6>
      return;
 8002d90:	bf00      	nop
  }
}
 8002d92:	3718      	adds	r7, #24
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b08a      	sub	sp, #40	@ 0x28
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da8:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6a1b      	ldr	r3, [r3, #32]
 8002db0:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	f003 030f 	and.w	r3, r3, #15
 8002db8:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	0c5b      	lsrs	r3, r3, #17
 8002dbe:	f003 030f 	and.w	r3, r3, #15
 8002dc2:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	091b      	lsrs	r3, r3, #4
 8002dc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002dcc:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d004      	beq.n	8002dde <HCD_RXQLVL_IRQHandler+0x46>
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	2b05      	cmp	r3, #5
 8002dd8:	f000 80b6 	beq.w	8002f48 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002ddc:	e0b7      	b.n	8002f4e <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	f000 80b3 	beq.w	8002f4c <HCD_RXQLVL_IRQHandler+0x1b4>
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	4613      	mov	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	4413      	add	r3, r2
 8002df0:	011b      	lsls	r3, r3, #4
 8002df2:	440b      	add	r3, r1
 8002df4:	3348      	adds	r3, #72	@ 0x48
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f000 80a7 	beq.w	8002f4c <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8002dfe:	6879      	ldr	r1, [r7, #4]
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4613      	mov	r3, r2
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	4413      	add	r3, r2
 8002e08:	011b      	lsls	r3, r3, #4
 8002e0a:	440b      	add	r3, r1
 8002e0c:	3354      	adds	r3, #84	@ 0x54
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	18d1      	adds	r1, r2, r3
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	4413      	add	r3, r2
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	4403      	add	r3, r0
 8002e22:	3350      	adds	r3, #80	@ 0x50
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4299      	cmp	r1, r3
 8002e28:	f200 8083 	bhi.w	8002f32 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6818      	ldr	r0, [r3, #0]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4613      	mov	r3, r2
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	4413      	add	r3, r2
 8002e3a:	011b      	lsls	r3, r3, #4
 8002e3c:	440b      	add	r3, r1
 8002e3e:	3348      	adds	r3, #72	@ 0x48
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	b292      	uxth	r2, r2
 8002e46:	4619      	mov	r1, r3
 8002e48:	f001 fed3 	bl	8004bf2 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4613      	mov	r3, r2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	4413      	add	r3, r2
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	440b      	add	r3, r1
 8002e5a:	3348      	adds	r3, #72	@ 0x48
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	18d1      	adds	r1, r2, r3
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	4613      	mov	r3, r2
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	4413      	add	r3, r2
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	4403      	add	r3, r0
 8002e70:	3348      	adds	r3, #72	@ 0x48
 8002e72:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8002e74:	6879      	ldr	r1, [r7, #4]
 8002e76:	69ba      	ldr	r2, [r7, #24]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	4413      	add	r3, r2
 8002e7e:	011b      	lsls	r3, r3, #4
 8002e80:	440b      	add	r3, r1
 8002e82:	3354      	adds	r3, #84	@ 0x54
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	18d1      	adds	r1, r2, r3
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	4413      	add	r3, r2
 8002e94:	011b      	lsls	r3, r3, #4
 8002e96:	4403      	add	r3, r0
 8002e98:	3354      	adds	r3, #84	@ 0x54
 8002e9a:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	015a      	lsls	r2, r3, #5
 8002ea0:	6a3b      	ldr	r3, [r7, #32]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	0cdb      	lsrs	r3, r3, #19
 8002eac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002eb0:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	440b      	add	r3, r1
 8002ec0:	3342      	adds	r3, #66	@ 0x42
 8002ec2:	881b      	ldrh	r3, [r3, #0]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d13f      	bne.n	8002f4c <HCD_RXQLVL_IRQHandler+0x1b4>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d03c      	beq.n	8002f4c <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	015a      	lsls	r2, r3, #5
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	4413      	add	r3, r2
 8002eda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002ee8:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002ef0:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	015a      	lsls	r2, r3, #5
 8002ef6:	6a3b      	ldr	r3, [r7, #32]
 8002ef8:	4413      	add	r3, r2
 8002efa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002efe:	461a      	mov	r2, r3
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8002f04:	6879      	ldr	r1, [r7, #4]
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	005b      	lsls	r3, r3, #1
 8002f0c:	4413      	add	r3, r2
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	440b      	add	r3, r1
 8002f12:	3358      	adds	r3, #88	@ 0x58
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	f083 0301 	eor.w	r3, r3, #1
 8002f1a:	b2d8      	uxtb	r0, r3
 8002f1c:	6879      	ldr	r1, [r7, #4]
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	4613      	mov	r3, r2
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	4413      	add	r3, r2
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	440b      	add	r3, r1
 8002f2a:	3358      	adds	r3, #88	@ 0x58
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	701a      	strb	r2, [r3, #0]
      break;
 8002f30:	e00c      	b.n	8002f4c <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4613      	mov	r3, r2
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	4413      	add	r3, r2
 8002f3c:	011b      	lsls	r3, r3, #4
 8002f3e:	440b      	add	r3, r1
 8002f40:	3364      	adds	r3, #100	@ 0x64
 8002f42:	2204      	movs	r2, #4
 8002f44:	701a      	strb	r2, [r3, #0]
      break;
 8002f46:	e001      	b.n	8002f4c <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8002f48:	bf00      	nop
 8002f4a:	e000      	b.n	8002f4e <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8002f4c:	bf00      	nop
  }
}
 8002f4e:	bf00      	nop
 8002f50:	3728      	adds	r7, #40	@ 0x28
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b086      	sub	sp, #24
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8002f82:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d10b      	bne.n	8002fa6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d102      	bne.n	8002f9e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f004 fce9 	bl	8007970 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	f043 0302 	orr.w	r3, r3, #2
 8002fa4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f003 0308 	and.w	r3, r3, #8
 8002fac:	2b08      	cmp	r3, #8
 8002fae:	d132      	bne.n	8003016 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f043 0308 	orr.w	r3, r3, #8
 8002fb6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f003 0304 	and.w	r3, r3, #4
 8002fbe:	2b04      	cmp	r3, #4
 8002fc0:	d126      	bne.n	8003010 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d113      	bne.n	8002ff2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8002fd0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fd4:	d106      	bne.n	8002fe4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2102      	movs	r1, #2
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f001 ff53 	bl	8004e88 <USB_InitFSLSPClkSel>
 8002fe2:	e011      	b.n	8003008 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2101      	movs	r1, #1
 8002fea:	4618      	mov	r0, r3
 8002fec:	f001 ff4c 	bl	8004e88 <USB_InitFSLSPClkSel>
 8002ff0:	e00a      	b.n	8003008 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d106      	bne.n	8003008 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003000:	461a      	mov	r2, r3
 8003002:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003006:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f004 fcda 	bl	80079c2 <HAL_HCD_PortEnabled_Callback>
 800300e:	e002      	b.n	8003016 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f004 fce4 	bl	80079de <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f003 0320 	and.w	r3, r3, #32
 800301c:	2b20      	cmp	r3, #32
 800301e:	d103      	bne.n	8003028 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	f043 0320 	orr.w	r3, r3, #32
 8003026:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800302e:	461a      	mov	r2, r3
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	6013      	str	r3, [r2, #0]
}
 8003034:	bf00      	nop
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e12b      	b.n	80032a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d106      	bne.n	8003068 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7fd fbcc 	bl	8000800 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2224      	movs	r2, #36	@ 0x24
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0201 	bic.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800308e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800309e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030a0:	f001 fa94 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 80030a4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	4a81      	ldr	r2, [pc, #516]	@ (80032b0 <HAL_I2C_Init+0x274>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d807      	bhi.n	80030c0 <HAL_I2C_Init+0x84>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	4a80      	ldr	r2, [pc, #512]	@ (80032b4 <HAL_I2C_Init+0x278>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	bf94      	ite	ls
 80030b8:	2301      	movls	r3, #1
 80030ba:	2300      	movhi	r3, #0
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	e006      	b.n	80030ce <HAL_I2C_Init+0x92>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4a7d      	ldr	r2, [pc, #500]	@ (80032b8 <HAL_I2C_Init+0x27c>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	bf94      	ite	ls
 80030c8:	2301      	movls	r3, #1
 80030ca:	2300      	movhi	r3, #0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e0e7      	b.n	80032a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	4a78      	ldr	r2, [pc, #480]	@ (80032bc <HAL_I2C_Init+0x280>)
 80030da:	fba2 2303 	umull	r2, r3, r2, r3
 80030de:	0c9b      	lsrs	r3, r3, #18
 80030e0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68ba      	ldr	r2, [r7, #8]
 80030f2:	430a      	orrs	r2, r1
 80030f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	4a6a      	ldr	r2, [pc, #424]	@ (80032b0 <HAL_I2C_Init+0x274>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d802      	bhi.n	8003110 <HAL_I2C_Init+0xd4>
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	3301      	adds	r3, #1
 800310e:	e009      	b.n	8003124 <HAL_I2C_Init+0xe8>
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003116:	fb02 f303 	mul.w	r3, r2, r3
 800311a:	4a69      	ldr	r2, [pc, #420]	@ (80032c0 <HAL_I2C_Init+0x284>)
 800311c:	fba2 2303 	umull	r2, r3, r2, r3
 8003120:	099b      	lsrs	r3, r3, #6
 8003122:	3301      	adds	r3, #1
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6812      	ldr	r2, [r2, #0]
 8003128:	430b      	orrs	r3, r1
 800312a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003136:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	495c      	ldr	r1, [pc, #368]	@ (80032b0 <HAL_I2C_Init+0x274>)
 8003140:	428b      	cmp	r3, r1
 8003142:	d819      	bhi.n	8003178 <HAL_I2C_Init+0x13c>
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	1e59      	subs	r1, r3, #1
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003152:	1c59      	adds	r1, r3, #1
 8003154:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003158:	400b      	ands	r3, r1
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00a      	beq.n	8003174 <HAL_I2C_Init+0x138>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	1e59      	subs	r1, r3, #1
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	fbb1 f3f3 	udiv	r3, r1, r3
 800316c:	3301      	adds	r3, #1
 800316e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003172:	e051      	b.n	8003218 <HAL_I2C_Init+0x1dc>
 8003174:	2304      	movs	r3, #4
 8003176:	e04f      	b.n	8003218 <HAL_I2C_Init+0x1dc>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d111      	bne.n	80031a4 <HAL_I2C_Init+0x168>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	1e58      	subs	r0, r3, #1
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6859      	ldr	r1, [r3, #4]
 8003188:	460b      	mov	r3, r1
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	440b      	add	r3, r1
 800318e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003192:	3301      	adds	r3, #1
 8003194:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003198:	2b00      	cmp	r3, #0
 800319a:	bf0c      	ite	eq
 800319c:	2301      	moveq	r3, #1
 800319e:	2300      	movne	r3, #0
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	e012      	b.n	80031ca <HAL_I2C_Init+0x18e>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	1e58      	subs	r0, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6859      	ldr	r1, [r3, #4]
 80031ac:	460b      	mov	r3, r1
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	440b      	add	r3, r1
 80031b2:	0099      	lsls	r1, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ba:	3301      	adds	r3, #1
 80031bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	bf0c      	ite	eq
 80031c4:	2301      	moveq	r3, #1
 80031c6:	2300      	movne	r3, #0
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <HAL_I2C_Init+0x196>
 80031ce:	2301      	movs	r3, #1
 80031d0:	e022      	b.n	8003218 <HAL_I2C_Init+0x1dc>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10e      	bne.n	80031f8 <HAL_I2C_Init+0x1bc>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	1e58      	subs	r0, r3, #1
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6859      	ldr	r1, [r3, #4]
 80031e2:	460b      	mov	r3, r1
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	440b      	add	r3, r1
 80031e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ec:	3301      	adds	r3, #1
 80031ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031f6:	e00f      	b.n	8003218 <HAL_I2C_Init+0x1dc>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	1e58      	subs	r0, r3, #1
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6859      	ldr	r1, [r3, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	0099      	lsls	r1, r3, #2
 8003208:	440b      	add	r3, r1
 800320a:	fbb0 f3f3 	udiv	r3, r0, r3
 800320e:	3301      	adds	r3, #1
 8003210:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003214:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003218:	6879      	ldr	r1, [r7, #4]
 800321a:	6809      	ldr	r1, [r1, #0]
 800321c:	4313      	orrs	r3, r2
 800321e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69da      	ldr	r2, [r3, #28]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	431a      	orrs	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	430a      	orrs	r2, r1
 800323a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003246:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	6911      	ldr	r1, [r2, #16]
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	68d2      	ldr	r2, [r2, #12]
 8003252:	4311      	orrs	r1, r2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6812      	ldr	r2, [r2, #0]
 8003258:	430b      	orrs	r3, r1
 800325a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	430a      	orrs	r2, r1
 8003276:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f042 0201 	orr.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2220      	movs	r2, #32
 8003292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	000186a0 	.word	0x000186a0
 80032b4:	001e847f 	.word	0x001e847f
 80032b8:	003d08ff 	.word	0x003d08ff
 80032bc:	431bde83 	.word	0x431bde83
 80032c0:	10624dd3 	.word	0x10624dd3

080032c4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b088      	sub	sp, #32
 80032c8:	af02      	add	r7, sp, #8
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	607a      	str	r2, [r7, #4]
 80032ce:	461a      	mov	r2, r3
 80032d0:	460b      	mov	r3, r1
 80032d2:	817b      	strh	r3, [r7, #10]
 80032d4:	4613      	mov	r3, r2
 80032d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032d8:	f7fd ff1e 	bl	8001118 <HAL_GetTick>
 80032dc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b20      	cmp	r3, #32
 80032e8:	f040 80e0 	bne.w	80034ac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	2319      	movs	r3, #25
 80032f2:	2201      	movs	r2, #1
 80032f4:	4970      	ldr	r1, [pc, #448]	@ (80034b8 <HAL_I2C_Master_Transmit+0x1f4>)
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 fa92 	bl	8003820 <I2C_WaitOnFlagUntilTimeout>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003302:	2302      	movs	r3, #2
 8003304:	e0d3      	b.n	80034ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800330c:	2b01      	cmp	r3, #1
 800330e:	d101      	bne.n	8003314 <HAL_I2C_Master_Transmit+0x50>
 8003310:	2302      	movs	r3, #2
 8003312:	e0cc      	b.n	80034ae <HAL_I2C_Master_Transmit+0x1ea>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b01      	cmp	r3, #1
 8003328:	d007      	beq.n	800333a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f042 0201 	orr.w	r2, r2, #1
 8003338:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003348:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2221      	movs	r2, #33	@ 0x21
 800334e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2210      	movs	r2, #16
 8003356:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	893a      	ldrh	r2, [r7, #8]
 800336a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003370:	b29a      	uxth	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4a50      	ldr	r2, [pc, #320]	@ (80034bc <HAL_I2C_Master_Transmit+0x1f8>)
 800337a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800337c:	8979      	ldrh	r1, [r7, #10]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	6a3a      	ldr	r2, [r7, #32]
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 f9ca 	bl	800371c <I2C_MasterRequestWrite>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e08d      	b.n	80034ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003392:	2300      	movs	r3, #0
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	695b      	ldr	r3, [r3, #20]
 800339c:	613b      	str	r3, [r7, #16]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033a8:	e066      	b.n	8003478 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033aa:	697a      	ldr	r2, [r7, #20]
 80033ac:	6a39      	ldr	r1, [r7, #32]
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 fb50 	bl	8003a54 <I2C_WaitOnTXEFlagUntilTimeout>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00d      	beq.n	80033d6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	2b04      	cmp	r3, #4
 80033c0:	d107      	bne.n	80033d2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e06b      	b.n	80034ae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033da:	781a      	ldrb	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e6:	1c5a      	adds	r2, r3, #1
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fe:	3b01      	subs	r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b04      	cmp	r3, #4
 8003412:	d11b      	bne.n	800344c <HAL_I2C_Master_Transmit+0x188>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003418:	2b00      	cmp	r3, #0
 800341a:	d017      	beq.n	800344c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003420:	781a      	ldrb	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003436:	b29b      	uxth	r3, r3
 8003438:	3b01      	subs	r3, #1
 800343a:	b29a      	uxth	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003444:	3b01      	subs	r3, #1
 8003446:	b29a      	uxth	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	6a39      	ldr	r1, [r7, #32]
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 fb47 	bl	8003ae4 <I2C_WaitOnBTFFlagUntilTimeout>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00d      	beq.n	8003478 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003460:	2b04      	cmp	r3, #4
 8003462:	d107      	bne.n	8003474 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003472:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e01a      	b.n	80034ae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800347c:	2b00      	cmp	r3, #0
 800347e:	d194      	bne.n	80033aa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800348e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2220      	movs	r2, #32
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034a8:	2300      	movs	r3, #0
 80034aa:	e000      	b.n	80034ae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034ac:	2302      	movs	r3, #2
  }
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3718      	adds	r7, #24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	00100002 	.word	0x00100002
 80034bc:	ffff0000 	.word	0xffff0000

080034c0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	@ 0x28
 80034c4:	af02      	add	r7, sp, #8
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	607a      	str	r2, [r7, #4]
 80034ca:	603b      	str	r3, [r7, #0]
 80034cc:	460b      	mov	r3, r1
 80034ce:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80034d0:	f7fd fe22 	bl	8001118 <HAL_GetTick>
 80034d4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b20      	cmp	r3, #32
 80034e4:	f040 8111 	bne.w	800370a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	9300      	str	r3, [sp, #0]
 80034ec:	2319      	movs	r3, #25
 80034ee:	2201      	movs	r2, #1
 80034f0:	4988      	ldr	r1, [pc, #544]	@ (8003714 <HAL_I2C_IsDeviceReady+0x254>)
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f000 f994 	bl	8003820 <I2C_WaitOnFlagUntilTimeout>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80034fe:	2302      	movs	r3, #2
 8003500:	e104      	b.n	800370c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003508:	2b01      	cmp	r3, #1
 800350a:	d101      	bne.n	8003510 <HAL_I2C_IsDeviceReady+0x50>
 800350c:	2302      	movs	r3, #2
 800350e:	e0fd      	b.n	800370c <HAL_I2C_IsDeviceReady+0x24c>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b01      	cmp	r3, #1
 8003524:	d007      	beq.n	8003536 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f042 0201 	orr.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003544:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2224      	movs	r2, #36	@ 0x24
 800354a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4a70      	ldr	r2, [pc, #448]	@ (8003718 <HAL_I2C_IsDeviceReady+0x258>)
 8003558:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003568:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	9300      	str	r3, [sp, #0]
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	2200      	movs	r2, #0
 8003572:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 f952 	bl	8003820 <I2C_WaitOnFlagUntilTimeout>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00d      	beq.n	800359e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003590:	d103      	bne.n	800359a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003598:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e0b6      	b.n	800370c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800359e:	897b      	ldrh	r3, [r7, #10]
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	461a      	mov	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035ac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80035ae:	f7fd fdb3 	bl	8001118 <HAL_GetTick>
 80035b2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b02      	cmp	r3, #2
 80035c0:	bf0c      	ite	eq
 80035c2:	2301      	moveq	r3, #1
 80035c4:	2300      	movne	r3, #0
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	695b      	ldr	r3, [r3, #20]
 80035d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035d8:	bf0c      	ite	eq
 80035da:	2301      	moveq	r3, #1
 80035dc:	2300      	movne	r3, #0
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80035e2:	e025      	b.n	8003630 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80035e4:	f7fd fd98 	bl	8001118 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d302      	bcc.n	80035fa <HAL_I2C_IsDeviceReady+0x13a>
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d103      	bne.n	8003602 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	22a0      	movs	r2, #160	@ 0xa0
 80035fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b02      	cmp	r3, #2
 800360e:	bf0c      	ite	eq
 8003610:	2301      	moveq	r3, #1
 8003612:	2300      	movne	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	695b      	ldr	r3, [r3, #20]
 800361e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003626:	bf0c      	ite	eq
 8003628:	2301      	moveq	r3, #1
 800362a:	2300      	movne	r3, #0
 800362c:	b2db      	uxtb	r3, r3
 800362e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2ba0      	cmp	r3, #160	@ 0xa0
 800363a:	d005      	beq.n	8003648 <HAL_I2C_IsDeviceReady+0x188>
 800363c:	7dfb      	ldrb	r3, [r7, #23]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d102      	bne.n	8003648 <HAL_I2C_IsDeviceReady+0x188>
 8003642:	7dbb      	ldrb	r3, [r7, #22]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d0cd      	beq.n	80035e4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2220      	movs	r2, #32
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b02      	cmp	r3, #2
 800365c:	d129      	bne.n	80036b2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800366c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	613b      	str	r3, [r7, #16]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	613b      	str	r3, [r7, #16]
 8003682:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	2319      	movs	r3, #25
 800368a:	2201      	movs	r2, #1
 800368c:	4921      	ldr	r1, [pc, #132]	@ (8003714 <HAL_I2C_IsDeviceReady+0x254>)
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 f8c6 	bl	8003820 <I2C_WaitOnFlagUntilTimeout>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e036      	b.n	800370c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2220      	movs	r2, #32
 80036a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	e02c      	b.n	800370c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036c0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036ca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	2319      	movs	r3, #25
 80036d2:	2201      	movs	r2, #1
 80036d4:	490f      	ldr	r1, [pc, #60]	@ (8003714 <HAL_I2C_IsDeviceReady+0x254>)
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f000 f8a2 	bl	8003820 <I2C_WaitOnFlagUntilTimeout>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e012      	b.n	800370c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	3301      	adds	r3, #1
 80036ea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	f4ff af32 	bcc.w	800355a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2220      	movs	r2, #32
 80036fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e000      	b.n	800370c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800370a:	2302      	movs	r3, #2
  }
}
 800370c:	4618      	mov	r0, r3
 800370e:	3720      	adds	r7, #32
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	00100002 	.word	0x00100002
 8003718:	ffff0000 	.word	0xffff0000

0800371c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af02      	add	r7, sp, #8
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	607a      	str	r2, [r7, #4]
 8003726:	603b      	str	r3, [r7, #0]
 8003728:	460b      	mov	r3, r1
 800372a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003730:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	2b08      	cmp	r3, #8
 8003736:	d006      	beq.n	8003746 <I2C_MasterRequestWrite+0x2a>
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d003      	beq.n	8003746 <I2C_MasterRequestWrite+0x2a>
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003744:	d108      	bne.n	8003758 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003754:	601a      	str	r2, [r3, #0]
 8003756:	e00b      	b.n	8003770 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375c:	2b12      	cmp	r3, #18
 800375e:	d107      	bne.n	8003770 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800376e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	9300      	str	r3, [sp, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 f84f 	bl	8003820 <I2C_WaitOnFlagUntilTimeout>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00d      	beq.n	80037a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003792:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003796:	d103      	bne.n	80037a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800379e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e035      	b.n	8003810 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037ac:	d108      	bne.n	80037c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037ae:	897b      	ldrh	r3, [r7, #10]
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	461a      	mov	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80037bc:	611a      	str	r2, [r3, #16]
 80037be:	e01b      	b.n	80037f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80037c0:	897b      	ldrh	r3, [r7, #10]
 80037c2:	11db      	asrs	r3, r3, #7
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	f003 0306 	and.w	r3, r3, #6
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	f063 030f 	orn	r3, r3, #15
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	490e      	ldr	r1, [pc, #56]	@ (8003818 <I2C_MasterRequestWrite+0xfc>)
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f000 f898 	bl	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e010      	b.n	8003810 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80037ee:	897b      	ldrh	r3, [r7, #10]
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	4907      	ldr	r1, [pc, #28]	@ (800381c <I2C_MasterRequestWrite+0x100>)
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 f888 	bl	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3718      	adds	r7, #24
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}
 8003818:	00010008 	.word	0x00010008
 800381c:	00010002 	.word	0x00010002

08003820 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	603b      	str	r3, [r7, #0]
 800382c:	4613      	mov	r3, r2
 800382e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003830:	e048      	b.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003838:	d044      	beq.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800383a:	f7fd fc6d 	bl	8001118 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	429a      	cmp	r2, r3
 8003848:	d302      	bcc.n	8003850 <I2C_WaitOnFlagUntilTimeout+0x30>
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d139      	bne.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	0c1b      	lsrs	r3, r3, #16
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b01      	cmp	r3, #1
 8003858:	d10d      	bne.n	8003876 <I2C_WaitOnFlagUntilTimeout+0x56>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	695b      	ldr	r3, [r3, #20]
 8003860:	43da      	mvns	r2, r3
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	4013      	ands	r3, r2
 8003866:	b29b      	uxth	r3, r3
 8003868:	2b00      	cmp	r3, #0
 800386a:	bf0c      	ite	eq
 800386c:	2301      	moveq	r3, #1
 800386e:	2300      	movne	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	461a      	mov	r2, r3
 8003874:	e00c      	b.n	8003890 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	43da      	mvns	r2, r3
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	4013      	ands	r3, r2
 8003882:	b29b      	uxth	r3, r3
 8003884:	2b00      	cmp	r3, #0
 8003886:	bf0c      	ite	eq
 8003888:	2301      	moveq	r3, #1
 800388a:	2300      	movne	r3, #0
 800388c:	b2db      	uxtb	r3, r3
 800388e:	461a      	mov	r2, r3
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	429a      	cmp	r2, r3
 8003894:	d116      	bne.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2220      	movs	r2, #32
 80038a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b0:	f043 0220 	orr.w	r2, r3, #32
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e023      	b.n	800390c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	0c1b      	lsrs	r3, r3, #16
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d10d      	bne.n	80038ea <I2C_WaitOnFlagUntilTimeout+0xca>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	43da      	mvns	r2, r3
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	4013      	ands	r3, r2
 80038da:	b29b      	uxth	r3, r3
 80038dc:	2b00      	cmp	r3, #0
 80038de:	bf0c      	ite	eq
 80038e0:	2301      	moveq	r3, #1
 80038e2:	2300      	movne	r3, #0
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	461a      	mov	r2, r3
 80038e8:	e00c      	b.n	8003904 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	43da      	mvns	r2, r3
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	4013      	ands	r3, r2
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	bf0c      	ite	eq
 80038fc:	2301      	moveq	r3, #1
 80038fe:	2300      	movne	r3, #0
 8003900:	b2db      	uxtb	r3, r3
 8003902:	461a      	mov	r2, r3
 8003904:	79fb      	ldrb	r3, [r7, #7]
 8003906:	429a      	cmp	r2, r3
 8003908:	d093      	beq.n	8003832 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
 8003920:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003922:	e071      	b.n	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800392e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003932:	d123      	bne.n	800397c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003942:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800394c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2220      	movs	r2, #32
 8003958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	f043 0204 	orr.w	r2, r3, #4
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e067      	b.n	8003a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003982:	d041      	beq.n	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003984:	f7fd fbc8 	bl	8001118 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	429a      	cmp	r2, r3
 8003992:	d302      	bcc.n	800399a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d136      	bne.n	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	0c1b      	lsrs	r3, r3, #16
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d10c      	bne.n	80039be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	43da      	mvns	r2, r3
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	4013      	ands	r3, r2
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	bf14      	ite	ne
 80039b6:	2301      	movne	r3, #1
 80039b8:	2300      	moveq	r3, #0
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	e00b      	b.n	80039d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	699b      	ldr	r3, [r3, #24]
 80039c4:	43da      	mvns	r2, r3
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	4013      	ands	r3, r2
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	bf14      	ite	ne
 80039d0:	2301      	movne	r3, #1
 80039d2:	2300      	moveq	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d016      	beq.n	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	f043 0220 	orr.w	r2, r3, #32
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e021      	b.n	8003a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	0c1b      	lsrs	r3, r3, #16
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d10c      	bne.n	8003a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	43da      	mvns	r2, r3
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	bf14      	ite	ne
 8003a24:	2301      	movne	r3, #1
 8003a26:	2300      	moveq	r3, #0
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	e00b      	b.n	8003a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	43da      	mvns	r2, r3
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	4013      	ands	r3, r2
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	bf14      	ite	ne
 8003a3e:	2301      	movne	r3, #1
 8003a40:	2300      	moveq	r3, #0
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f47f af6d 	bne.w	8003924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3710      	adds	r7, #16
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a60:	e034      	b.n	8003acc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f000 f886 	bl	8003b74 <I2C_IsAcknowledgeFailed>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e034      	b.n	8003adc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a78:	d028      	beq.n	8003acc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a7a:	f7fd fb4d 	bl	8001118 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	68ba      	ldr	r2, [r7, #8]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d302      	bcc.n	8003a90 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d11d      	bne.n	8003acc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a9a:	2b80      	cmp	r3, #128	@ 0x80
 8003a9c:	d016      	beq.n	8003acc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab8:	f043 0220 	orr.w	r2, r3, #32
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e007      	b.n	8003adc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ad6:	2b80      	cmp	r3, #128	@ 0x80
 8003ad8:	d1c3      	bne.n	8003a62 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003af0:	e034      	b.n	8003b5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 f83e 	bl	8003b74 <I2C_IsAcknowledgeFailed>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e034      	b.n	8003b6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b08:	d028      	beq.n	8003b5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b0a:	f7fd fb05 	bl	8001118 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d302      	bcc.n	8003b20 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d11d      	bne.n	8003b5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	f003 0304 	and.w	r3, r3, #4
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d016      	beq.n	8003b5c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2220      	movs	r2, #32
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b48:	f043 0220 	orr.w	r2, r3, #32
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e007      	b.n	8003b6c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b04      	cmp	r3, #4
 8003b68:	d1c3      	bne.n	8003af2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b8a:	d11b      	bne.n	8003bc4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b94:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb0:	f043 0204 	orr.w	r2, r3, #4
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e000      	b.n	8003bc6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	370c      	adds	r7, #12
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr

08003bd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e304      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f000 8087 	beq.w	8003cfe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bf0:	4b92      	ldr	r3, [pc, #584]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f003 030c 	and.w	r3, r3, #12
 8003bf8:	2b04      	cmp	r3, #4
 8003bfa:	d00c      	beq.n	8003c16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bfc:	4b8f      	ldr	r3, [pc, #572]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f003 030c 	and.w	r3, r3, #12
 8003c04:	2b08      	cmp	r3, #8
 8003c06:	d112      	bne.n	8003c2e <HAL_RCC_OscConfig+0x5e>
 8003c08:	4b8c      	ldr	r3, [pc, #560]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c14:	d10b      	bne.n	8003c2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c16:	4b89      	ldr	r3, [pc, #548]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d06c      	beq.n	8003cfc <HAL_RCC_OscConfig+0x12c>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d168      	bne.n	8003cfc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e2de      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c36:	d106      	bne.n	8003c46 <HAL_RCC_OscConfig+0x76>
 8003c38:	4b80      	ldr	r3, [pc, #512]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a7f      	ldr	r2, [pc, #508]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c42:	6013      	str	r3, [r2, #0]
 8003c44:	e02e      	b.n	8003ca4 <HAL_RCC_OscConfig+0xd4>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10c      	bne.n	8003c68 <HAL_RCC_OscConfig+0x98>
 8003c4e:	4b7b      	ldr	r3, [pc, #492]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a7a      	ldr	r2, [pc, #488]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	4b78      	ldr	r3, [pc, #480]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a77      	ldr	r2, [pc, #476]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	e01d      	b.n	8003ca4 <HAL_RCC_OscConfig+0xd4>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c70:	d10c      	bne.n	8003c8c <HAL_RCC_OscConfig+0xbc>
 8003c72:	4b72      	ldr	r3, [pc, #456]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a71      	ldr	r2, [pc, #452]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c7c:	6013      	str	r3, [r2, #0]
 8003c7e:	4b6f      	ldr	r3, [pc, #444]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a6e      	ldr	r2, [pc, #440]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	e00b      	b.n	8003ca4 <HAL_RCC_OscConfig+0xd4>
 8003c8c:	4b6b      	ldr	r3, [pc, #428]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a6a      	ldr	r2, [pc, #424]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c96:	6013      	str	r3, [r2, #0]
 8003c98:	4b68      	ldr	r3, [pc, #416]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a67      	ldr	r2, [pc, #412]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003c9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ca2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d013      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cac:	f7fd fa34 	bl	8001118 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb4:	f7fd fa30 	bl	8001118 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b64      	cmp	r3, #100	@ 0x64
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e292      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cc6:	4b5d      	ldr	r3, [pc, #372]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCC_OscConfig+0xe4>
 8003cd2:	e014      	b.n	8003cfe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd4:	f7fd fa20 	bl	8001118 <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cdc:	f7fd fa1c 	bl	8001118 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b64      	cmp	r3, #100	@ 0x64
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e27e      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cee:	4b53      	ldr	r3, [pc, #332]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f0      	bne.n	8003cdc <HAL_RCC_OscConfig+0x10c>
 8003cfa:	e000      	b.n	8003cfe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d063      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d0a:	4b4c      	ldr	r3, [pc, #304]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f003 030c 	and.w	r3, r3, #12
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00b      	beq.n	8003d2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003d16:	4b49      	ldr	r3, [pc, #292]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f003 030c 	and.w	r3, r3, #12
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d11c      	bne.n	8003d5c <HAL_RCC_OscConfig+0x18c>
 8003d22:	4b46      	ldr	r3, [pc, #280]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d116      	bne.n	8003d5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d2e:	4b43      	ldr	r3, [pc, #268]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d005      	beq.n	8003d46 <HAL_RCC_OscConfig+0x176>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d001      	beq.n	8003d46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e252      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d46:	4b3d      	ldr	r3, [pc, #244]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	00db      	lsls	r3, r3, #3
 8003d54:	4939      	ldr	r1, [pc, #228]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d5a:	e03a      	b.n	8003dd2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d020      	beq.n	8003da6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d64:	4b36      	ldr	r3, [pc, #216]	@ (8003e40 <HAL_RCC_OscConfig+0x270>)
 8003d66:	2201      	movs	r2, #1
 8003d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6a:	f7fd f9d5 	bl	8001118 <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d72:	f7fd f9d1 	bl	8001118 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e233      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d84:	4b2d      	ldr	r3, [pc, #180]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0f0      	beq.n	8003d72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d90:	4b2a      	ldr	r3, [pc, #168]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	00db      	lsls	r3, r3, #3
 8003d9e:	4927      	ldr	r1, [pc, #156]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	600b      	str	r3, [r1, #0]
 8003da4:	e015      	b.n	8003dd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003da6:	4b26      	ldr	r3, [pc, #152]	@ (8003e40 <HAL_RCC_OscConfig+0x270>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dac:	f7fd f9b4 	bl	8001118 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003db4:	f7fd f9b0 	bl	8001118 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e212      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f0      	bne.n	8003db4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0308 	and.w	r3, r3, #8
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d03a      	beq.n	8003e54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d019      	beq.n	8003e1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003de6:	4b17      	ldr	r3, [pc, #92]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003de8:	2201      	movs	r2, #1
 8003dea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dec:	f7fd f994 	bl	8001118 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df4:	f7fd f990 	bl	8001118 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e1f2      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e06:	4b0d      	ldr	r3, [pc, #52]	@ (8003e3c <HAL_RCC_OscConfig+0x26c>)
 8003e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d0f0      	beq.n	8003df4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003e12:	2001      	movs	r0, #1
 8003e14:	f000 fbee 	bl	80045f4 <RCC_Delay>
 8003e18:	e01c      	b.n	8003e54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e44 <HAL_RCC_OscConfig+0x274>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e20:	f7fd f97a 	bl	8001118 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e26:	e00f      	b.n	8003e48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e28:	f7fd f976 	bl	8001118 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d908      	bls.n	8003e48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e1d8      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
 8003e3a:	bf00      	nop
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	42420000 	.word	0x42420000
 8003e44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e48:	4b9b      	ldr	r3, [pc, #620]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d1e9      	bne.n	8003e28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 80a6 	beq.w	8003fae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e62:	2300      	movs	r3, #0
 8003e64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e66:	4b94      	ldr	r3, [pc, #592]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10d      	bne.n	8003e8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e72:	4b91      	ldr	r3, [pc, #580]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	4a90      	ldr	r2, [pc, #576]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003e78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e7c:	61d3      	str	r3, [r2, #28]
 8003e7e:	4b8e      	ldr	r3, [pc, #568]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003e80:	69db      	ldr	r3, [r3, #28]
 8003e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e86:	60bb      	str	r3, [r7, #8]
 8003e88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e8e:	4b8b      	ldr	r3, [pc, #556]	@ (80040bc <HAL_RCC_OscConfig+0x4ec>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d118      	bne.n	8003ecc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e9a:	4b88      	ldr	r3, [pc, #544]	@ (80040bc <HAL_RCC_OscConfig+0x4ec>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a87      	ldr	r2, [pc, #540]	@ (80040bc <HAL_RCC_OscConfig+0x4ec>)
 8003ea0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ea4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ea6:	f7fd f937 	bl	8001118 <HAL_GetTick>
 8003eaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eac:	e008      	b.n	8003ec0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eae:	f7fd f933 	bl	8001118 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b64      	cmp	r3, #100	@ 0x64
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e195      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec0:	4b7e      	ldr	r3, [pc, #504]	@ (80040bc <HAL_RCC_OscConfig+0x4ec>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0f0      	beq.n	8003eae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d106      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x312>
 8003ed4:	4b78      	ldr	r3, [pc, #480]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	4a77      	ldr	r2, [pc, #476]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003eda:	f043 0301 	orr.w	r3, r3, #1
 8003ede:	6213      	str	r3, [r2, #32]
 8003ee0:	e02d      	b.n	8003f3e <HAL_RCC_OscConfig+0x36e>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10c      	bne.n	8003f04 <HAL_RCC_OscConfig+0x334>
 8003eea:	4b73      	ldr	r3, [pc, #460]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	4a72      	ldr	r2, [pc, #456]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003ef0:	f023 0301 	bic.w	r3, r3, #1
 8003ef4:	6213      	str	r3, [r2, #32]
 8003ef6:	4b70      	ldr	r3, [pc, #448]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	4a6f      	ldr	r2, [pc, #444]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003efc:	f023 0304 	bic.w	r3, r3, #4
 8003f00:	6213      	str	r3, [r2, #32]
 8003f02:	e01c      	b.n	8003f3e <HAL_RCC_OscConfig+0x36e>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	2b05      	cmp	r3, #5
 8003f0a:	d10c      	bne.n	8003f26 <HAL_RCC_OscConfig+0x356>
 8003f0c:	4b6a      	ldr	r3, [pc, #424]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	4a69      	ldr	r2, [pc, #420]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f12:	f043 0304 	orr.w	r3, r3, #4
 8003f16:	6213      	str	r3, [r2, #32]
 8003f18:	4b67      	ldr	r3, [pc, #412]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	4a66      	ldr	r2, [pc, #408]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f1e:	f043 0301 	orr.w	r3, r3, #1
 8003f22:	6213      	str	r3, [r2, #32]
 8003f24:	e00b      	b.n	8003f3e <HAL_RCC_OscConfig+0x36e>
 8003f26:	4b64      	ldr	r3, [pc, #400]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	4a63      	ldr	r2, [pc, #396]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f2c:	f023 0301 	bic.w	r3, r3, #1
 8003f30:	6213      	str	r3, [r2, #32]
 8003f32:	4b61      	ldr	r3, [pc, #388]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	4a60      	ldr	r2, [pc, #384]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f38:	f023 0304 	bic.w	r3, r3, #4
 8003f3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d015      	beq.n	8003f72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f46:	f7fd f8e7 	bl	8001118 <HAL_GetTick>
 8003f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f4c:	e00a      	b.n	8003f64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f4e:	f7fd f8e3 	bl	8001118 <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d901      	bls.n	8003f64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e143      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f64:	4b54      	ldr	r3, [pc, #336]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f66:	6a1b      	ldr	r3, [r3, #32]
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d0ee      	beq.n	8003f4e <HAL_RCC_OscConfig+0x37e>
 8003f70:	e014      	b.n	8003f9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f72:	f7fd f8d1 	bl	8001118 <HAL_GetTick>
 8003f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f78:	e00a      	b.n	8003f90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f7a:	f7fd f8cd 	bl	8001118 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e12d      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f90:	4b49      	ldr	r3, [pc, #292]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003f92:	6a1b      	ldr	r3, [r3, #32]
 8003f94:	f003 0302 	and.w	r3, r3, #2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1ee      	bne.n	8003f7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f9c:	7dfb      	ldrb	r3, [r7, #23]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d105      	bne.n	8003fae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fa2:	4b45      	ldr	r3, [pc, #276]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003fa4:	69db      	ldr	r3, [r3, #28]
 8003fa6:	4a44      	ldr	r2, [pc, #272]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003fa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fac:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 808c 	beq.w	80040d0 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003fb8:	4b3f      	ldr	r3, [pc, #252]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fc4:	d10e      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003fc6:	4b3c      	ldr	r3, [pc, #240]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d108      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8003fd2:	4b39      	ldr	r3, [pc, #228]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003fda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fde:	d101      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e103      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d14e      	bne.n	800408a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003fec:	4b32      	ldr	r3, [pc, #200]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d009      	beq.n	800400c <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8003ff8:	4b2f      	ldr	r3, [pc, #188]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8003ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ffc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004004:	429a      	cmp	r2, r3
 8004006:	d001      	beq.n	800400c <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0ef      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800400c:	4b2c      	ldr	r3, [pc, #176]	@ (80040c0 <HAL_RCC_OscConfig+0x4f0>)
 800400e:	2200      	movs	r2, #0
 8004010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004012:	f7fd f881 	bl	8001118 <HAL_GetTick>
 8004016:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004018:	e008      	b.n	800402c <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800401a:	f7fd f87d 	bl	8001118 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b64      	cmp	r3, #100	@ 0x64
 8004026:	d901      	bls.n	800402c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e0df      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 800402c:	4b22      	ldr	r3, [pc, #136]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d1f0      	bne.n	800401a <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8004038:	4b1f      	ldr	r3, [pc, #124]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 800403a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004044:	491c      	ldr	r1, [pc, #112]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8004046:	4313      	orrs	r3, r2
 8004048:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 800404a:	4b1b      	ldr	r3, [pc, #108]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 800404c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800404e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004056:	4918      	ldr	r1, [pc, #96]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8004058:	4313      	orrs	r3, r2
 800405a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 800405c:	4b18      	ldr	r3, [pc, #96]	@ (80040c0 <HAL_RCC_OscConfig+0x4f0>)
 800405e:	2201      	movs	r2, #1
 8004060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004062:	f7fd f859 	bl	8001118 <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004068:	e008      	b.n	800407c <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800406a:	f7fd f855 	bl	8001118 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	2b64      	cmp	r3, #100	@ 0x64
 8004076:	d901      	bls.n	800407c <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e0b7      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 800407c:	4b0e      	ldr	r3, [pc, #56]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d0f0      	beq.n	800406a <HAL_RCC_OscConfig+0x49a>
 8004088:	e022      	b.n	80040d0 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800408a:	4b0b      	ldr	r3, [pc, #44]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 800408c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408e:	4a0a      	ldr	r2, [pc, #40]	@ (80040b8 <HAL_RCC_OscConfig+0x4e8>)
 8004090:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004094:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004096:	4b0a      	ldr	r3, [pc, #40]	@ (80040c0 <HAL_RCC_OscConfig+0x4f0>)
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800409c:	f7fd f83c 	bl	8001118 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80040a2:	e00f      	b.n	80040c4 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80040a4:	f7fd f838 	bl	8001118 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b64      	cmp	r3, #100	@ 0x64
 80040b0:	d908      	bls.n	80040c4 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e09a      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
 80040b6:	bf00      	nop
 80040b8:	40021000 	.word	0x40021000
 80040bc:	40007000 	.word	0x40007000
 80040c0:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80040c4:	4b4b      	ldr	r3, [pc, #300]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1e9      	bne.n	80040a4 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	f000 8088 	beq.w	80041ea <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040da:	4b46      	ldr	r3, [pc, #280]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f003 030c 	and.w	r3, r3, #12
 80040e2:	2b08      	cmp	r3, #8
 80040e4:	d068      	beq.n	80041b8 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d14d      	bne.n	800418a <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ee:	4b42      	ldr	r3, [pc, #264]	@ (80041f8 <HAL_RCC_OscConfig+0x628>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f4:	f7fd f810 	bl	8001118 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040fc:	f7fd f80c 	bl	8001118 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e06e      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800410e:	4b39      	ldr	r3, [pc, #228]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1f0      	bne.n	80040fc <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004122:	d10f      	bne.n	8004144 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8004124:	4b33      	ldr	r3, [pc, #204]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 8004126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	4931      	ldr	r1, [pc, #196]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 800412e:	4313      	orrs	r3, r2
 8004130:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004132:	4b30      	ldr	r3, [pc, #192]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 8004134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004136:	f023 020f 	bic.w	r2, r3, #15
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	492d      	ldr	r1, [pc, #180]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 8004140:	4313      	orrs	r3, r2
 8004142:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004144:	4b2b      	ldr	r3, [pc, #172]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004154:	430b      	orrs	r3, r1
 8004156:	4927      	ldr	r1, [pc, #156]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 8004158:	4313      	orrs	r3, r2
 800415a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800415c:	4b26      	ldr	r3, [pc, #152]	@ (80041f8 <HAL_RCC_OscConfig+0x628>)
 800415e:	2201      	movs	r2, #1
 8004160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004162:	f7fc ffd9 	bl	8001118 <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004168:	e008      	b.n	800417c <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800416a:	f7fc ffd5 	bl	8001118 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d901      	bls.n	800417c <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e037      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800417c:	4b1d      	ldr	r3, [pc, #116]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d0f0      	beq.n	800416a <HAL_RCC_OscConfig+0x59a>
 8004188:	e02f      	b.n	80041ea <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800418a:	4b1b      	ldr	r3, [pc, #108]	@ (80041f8 <HAL_RCC_OscConfig+0x628>)
 800418c:	2200      	movs	r2, #0
 800418e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004190:	f7fc ffc2 	bl	8001118 <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004196:	e008      	b.n	80041aa <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004198:	f7fc ffbe 	bl	8001118 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e020      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041aa:	4b12      	ldr	r3, [pc, #72]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f0      	bne.n	8004198 <HAL_RCC_OscConfig+0x5c8>
 80041b6:	e018      	b.n	80041ea <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d101      	bne.n	80041c4 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e013      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041c4:	4b0b      	ldr	r3, [pc, #44]	@ (80041f4 <HAL_RCC_OscConfig+0x624>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d106      	bne.n	80041e6 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d001      	beq.n	80041ea <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e000      	b.n	80041ec <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3718      	adds	r7, #24
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40021000 	.word	0x40021000
 80041f8:	42420060 	.word	0x42420060

080041fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e0d0      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004210:	4b6a      	ldr	r3, [pc, #424]	@ (80043bc <HAL_RCC_ClockConfig+0x1c0>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0307 	and.w	r3, r3, #7
 8004218:	683a      	ldr	r2, [r7, #0]
 800421a:	429a      	cmp	r2, r3
 800421c:	d910      	bls.n	8004240 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800421e:	4b67      	ldr	r3, [pc, #412]	@ (80043bc <HAL_RCC_ClockConfig+0x1c0>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f023 0207 	bic.w	r2, r3, #7
 8004226:	4965      	ldr	r1, [pc, #404]	@ (80043bc <HAL_RCC_ClockConfig+0x1c0>)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	4313      	orrs	r3, r2
 800422c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800422e:	4b63      	ldr	r3, [pc, #396]	@ (80043bc <HAL_RCC_ClockConfig+0x1c0>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0307 	and.w	r3, r3, #7
 8004236:	683a      	ldr	r2, [r7, #0]
 8004238:	429a      	cmp	r2, r3
 800423a:	d001      	beq.n	8004240 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e0b8      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d020      	beq.n	800428e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	2b00      	cmp	r3, #0
 8004256:	d005      	beq.n	8004264 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004258:	4b59      	ldr	r3, [pc, #356]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	4a58      	ldr	r2, [pc, #352]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 800425e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004262:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0308 	and.w	r3, r3, #8
 800426c:	2b00      	cmp	r3, #0
 800426e:	d005      	beq.n	800427c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004270:	4b53      	ldr	r3, [pc, #332]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	4a52      	ldr	r2, [pc, #328]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004276:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800427a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800427c:	4b50      	ldr	r3, [pc, #320]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	494d      	ldr	r1, [pc, #308]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 800428a:	4313      	orrs	r3, r2
 800428c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d040      	beq.n	800431c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d107      	bne.n	80042b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042a2:	4b47      	ldr	r3, [pc, #284]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d115      	bne.n	80042da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e07f      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d107      	bne.n	80042ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ba:	4b41      	ldr	r3, [pc, #260]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d109      	bne.n	80042da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e073      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ca:	4b3d      	ldr	r3, [pc, #244]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e06b      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042da:	4b39      	ldr	r3, [pc, #228]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f023 0203 	bic.w	r2, r3, #3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	4936      	ldr	r1, [pc, #216]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042ec:	f7fc ff14 	bl	8001118 <HAL_GetTick>
 80042f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042f2:	e00a      	b.n	800430a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042f4:	f7fc ff10 	bl	8001118 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004302:	4293      	cmp	r3, r2
 8004304:	d901      	bls.n	800430a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e053      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800430a:	4b2d      	ldr	r3, [pc, #180]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f003 020c 	and.w	r2, r3, #12
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	429a      	cmp	r2, r3
 800431a:	d1eb      	bne.n	80042f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800431c:	4b27      	ldr	r3, [pc, #156]	@ (80043bc <HAL_RCC_ClockConfig+0x1c0>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	429a      	cmp	r2, r3
 8004328:	d210      	bcs.n	800434c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800432a:	4b24      	ldr	r3, [pc, #144]	@ (80043bc <HAL_RCC_ClockConfig+0x1c0>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f023 0207 	bic.w	r2, r3, #7
 8004332:	4922      	ldr	r1, [pc, #136]	@ (80043bc <HAL_RCC_ClockConfig+0x1c0>)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	4313      	orrs	r3, r2
 8004338:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800433a:	4b20      	ldr	r3, [pc, #128]	@ (80043bc <HAL_RCC_ClockConfig+0x1c0>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0307 	and.w	r3, r3, #7
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d001      	beq.n	800434c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e032      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b00      	cmp	r3, #0
 8004356:	d008      	beq.n	800436a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004358:	4b19      	ldr	r3, [pc, #100]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	4916      	ldr	r1, [pc, #88]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004366:	4313      	orrs	r3, r2
 8004368:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0308 	and.w	r3, r3, #8
 8004372:	2b00      	cmp	r3, #0
 8004374:	d009      	beq.n	800438a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004376:	4b12      	ldr	r3, [pc, #72]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	490e      	ldr	r1, [pc, #56]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004386:	4313      	orrs	r3, r2
 8004388:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800438a:	f000 f821 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
 800438e:	4602      	mov	r2, r0
 8004390:	4b0b      	ldr	r3, [pc, #44]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	091b      	lsrs	r3, r3, #4
 8004396:	f003 030f 	and.w	r3, r3, #15
 800439a:	490a      	ldr	r1, [pc, #40]	@ (80043c4 <HAL_RCC_ClockConfig+0x1c8>)
 800439c:	5ccb      	ldrb	r3, [r1, r3]
 800439e:	fa22 f303 	lsr.w	r3, r2, r3
 80043a2:	4a09      	ldr	r2, [pc, #36]	@ (80043c8 <HAL_RCC_ClockConfig+0x1cc>)
 80043a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80043a6:	4b09      	ldr	r3, [pc, #36]	@ (80043cc <HAL_RCC_ClockConfig+0x1d0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7fc fe72 	bl	8001094 <HAL_InitTick>

  return HAL_OK;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40022000 	.word	0x40022000
 80043c0:	40021000 	.word	0x40021000
 80043c4:	08009058 	.word	0x08009058
 80043c8:	20000000 	.word	0x20000000
 80043cc:	2000000c 	.word	0x2000000c

080043d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043d4:	b092      	sub	sp, #72	@ 0x48
 80043d6:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043d8:	2300      	movs	r3, #0
 80043da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043dc:	2300      	movs	r3, #0
 80043de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043e0:	2300      	movs	r3, #0
 80043e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80043e4:	2300      	movs	r3, #0
 80043e6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t sysclockfreq = 0U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	643b      	str	r3, [r7, #64]	@ 0x40
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80043f0:	2300      	movs	r3, #0
 80043f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043f4:	4b6b      	ldr	r3, [pc, #428]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043fc:	f003 030c 	and.w	r3, r3, #12
 8004400:	2b04      	cmp	r3, #4
 8004402:	d002      	beq.n	800440a <HAL_RCC_GetSysClockFreq+0x3a>
 8004404:	2b08      	cmp	r3, #8
 8004406:	d003      	beq.n	8004410 <HAL_RCC_GetSysClockFreq+0x40>
 8004408:	e0c3      	b.n	8004592 <HAL_RCC_GetSysClockFreq+0x1c2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800440a:	4b67      	ldr	r3, [pc, #412]	@ (80045a8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800440c:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800440e:	e0c3      	b.n	8004598 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004412:	0c9b      	lsrs	r3, r3, #18
 8004414:	f003 020f 	and.w	r2, r3, #15
 8004418:	4b64      	ldr	r3, [pc, #400]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x1dc>)
 800441a:	5c9b      	ldrb	r3, [r3, r2]
 800441c:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800441e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004424:	2b00      	cmp	r3, #0
 8004426:	f000 80ac 	beq.w	8004582 <HAL_RCC_GetSysClockFreq+0x1b2>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800442a:	4b5e      	ldr	r3, [pc, #376]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 800442c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442e:	f003 020f 	and.w	r2, r3, #15
 8004432:	4b5f      	ldr	r3, [pc, #380]	@ (80045b0 <HAL_RCC_GetSysClockFreq+0x1e0>)
 8004434:	5c9b      	ldrb	r3, [r3, r2]
 8004436:	63bb      	str	r3, [r7, #56]	@ 0x38
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8004438:	4b5a      	ldr	r3, [pc, #360]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 800443a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800443c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004440:	2b00      	cmp	r3, #0
 8004442:	f000 808c 	beq.w	800455e <HAL_RCC_GetSysClockFreq+0x18e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004446:	4b57      	ldr	r3, [pc, #348]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	091b      	lsrs	r3, r3, #4
 800444c:	f003 030f 	and.w	r3, r3, #15
 8004450:	3301      	adds	r3, #1
 8004452:	633b      	str	r3, [r7, #48]	@ 0x30
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004454:	4b53      	ldr	r3, [pc, #332]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004458:	0a1b      	lsrs	r3, r3, #8
 800445a:	f003 030f 	and.w	r3, r3, #15
 800445e:	3302      	adds	r3, #2
 8004460:	62fb      	str	r3, [r7, #44]	@ 0x2c
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8004462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004464:	2200      	movs	r2, #0
 8004466:	623b      	str	r3, [r7, #32]
 8004468:	627a      	str	r2, [r7, #36]	@ 0x24
 800446a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800446c:	2200      	movs	r2, #0
 800446e:	4618      	mov	r0, r3
 8004470:	4611      	mov	r1, r2
 8004472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004474:	fb00 f203 	mul.w	r2, r0, r3
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	fb03 f301 	mul.w	r3, r3, r1
 800447e:	4413      	add	r3, r2
 8004480:	6a3a      	ldr	r2, [r7, #32]
 8004482:	fba2 4500 	umull	r4, r5, r2, r0
 8004486:	442b      	add	r3, r5
 8004488:	461d      	mov	r5, r3
 800448a:	4622      	mov	r2, r4
 800448c:	462b      	mov	r3, r5
 800448e:	f04f 0000 	mov.w	r0, #0
 8004492:	f04f 0100 	mov.w	r1, #0
 8004496:	0159      	lsls	r1, r3, #5
 8004498:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800449c:	0150      	lsls	r0, r2, #5
 800449e:	4602      	mov	r2, r0
 80044a0:	460b      	mov	r3, r1
 80044a2:	ebb2 0a04 	subs.w	sl, r2, r4
 80044a6:	eb63 0b05 	sbc.w	fp, r3, r5
 80044aa:	f04f 0200 	mov.w	r2, #0
 80044ae:	f04f 0300 	mov.w	r3, #0
 80044b2:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80044b6:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80044ba:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80044be:	ebb2 080a 	subs.w	r8, r2, sl
 80044c2:	eb63 090b 	sbc.w	r9, r3, fp
 80044c6:	f04f 0200 	mov.w	r2, #0
 80044ca:	f04f 0300 	mov.w	r3, #0
 80044ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044da:	4690      	mov	r8, r2
 80044dc:	4699      	mov	r9, r3
 80044de:	eb18 0304 	adds.w	r3, r8, r4
 80044e2:	603b      	str	r3, [r7, #0]
 80044e4:	eb49 0305 	adc.w	r3, r9, r5
 80044e8:	607b      	str	r3, [r7, #4]
 80044ea:	f04f 0200 	mov.w	r2, #0
 80044ee:	f04f 0300 	mov.w	r3, #0
 80044f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044f6:	4629      	mov	r1, r5
 80044f8:	024b      	lsls	r3, r1, #9
 80044fa:	4620      	mov	r0, r4
 80044fc:	4629      	mov	r1, r5
 80044fe:	4604      	mov	r4, r0
 8004500:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8004504:	4601      	mov	r1, r0
 8004506:	024a      	lsls	r2, r1, #9
 8004508:	4610      	mov	r0, r2
 800450a:	4619      	mov	r1, r3
 800450c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800450e:	2200      	movs	r2, #0
 8004510:	613b      	str	r3, [r7, #16]
 8004512:	617a      	str	r2, [r7, #20]
 8004514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004516:	2200      	movs	r2, #0
 8004518:	60bb      	str	r3, [r7, #8]
 800451a:	60fa      	str	r2, [r7, #12]
 800451c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004520:	4622      	mov	r2, r4
 8004522:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8004526:	4645      	mov	r5, r8
 8004528:	fb05 f202 	mul.w	r2, r5, r2
 800452c:	46cc      	mov	ip, r9
 800452e:	4625      	mov	r5, r4
 8004530:	461c      	mov	r4, r3
 8004532:	4623      	mov	r3, r4
 8004534:	fb03 f30c 	mul.w	r3, r3, ip
 8004538:	4413      	add	r3, r2
 800453a:	4622      	mov	r2, r4
 800453c:	4644      	mov	r4, r8
 800453e:	fba2 2404 	umull	r2, r4, r2, r4
 8004542:	61fc      	str	r4, [r7, #28]
 8004544:	61ba      	str	r2, [r7, #24]
 8004546:	69fa      	ldr	r2, [r7, #28]
 8004548:	4413      	add	r3, r2
 800454a:	61fb      	str	r3, [r7, #28]
 800454c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004550:	f7fb fe68 	bl	8000224 <__aeabi_uldivmod>
 8004554:	4602      	mov	r2, r0
 8004556:	460b      	mov	r3, r1
 8004558:	4613      	mov	r3, r2
 800455a:	647b      	str	r3, [r7, #68]	@ 0x44
 800455c:	e007      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x19e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800455e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004560:	4a11      	ldr	r2, [pc, #68]	@ (80045a8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8004562:	fb03 f202 	mul.w	r2, r3, r2
 8004566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004568:	fbb2 f3f3 	udiv	r3, r2, r3
 800456c:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800456e:	4b0f      	ldr	r3, [pc, #60]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x1dc>)
 8004570:	7b5b      	ldrb	r3, [r3, #13]
 8004572:	461a      	mov	r2, r3
 8004574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004576:	4293      	cmp	r3, r2
 8004578:	d108      	bne.n	800458c <HAL_RCC_GetSysClockFreq+0x1bc>
        {
          pllclk = pllclk / 2;
 800457a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800457c:	085b      	lsrs	r3, r3, #1
 800457e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004580:	e004      	b.n	800458c <HAL_RCC_GetSysClockFreq+0x1bc>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004584:	4a0b      	ldr	r2, [pc, #44]	@ (80045b4 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8004586:	fb02 f303 	mul.w	r3, r2, r3
 800458a:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllclk;
 800458c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800458e:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8004590:	e002      	b.n	8004598 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004592:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8004594:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8004596:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004598:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800459a:	4618      	mov	r0, r3
 800459c:	3748      	adds	r7, #72	@ 0x48
 800459e:	46bd      	mov	sp, r7
 80045a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045a4:	40021000 	.word	0x40021000
 80045a8:	007a1200 	.word	0x007a1200
 80045ac:	080097dc 	.word	0x080097dc
 80045b0:	080097ec 	.word	0x080097ec
 80045b4:	003d0900 	.word	0x003d0900

080045b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045bc:	4b02      	ldr	r3, [pc, #8]	@ (80045c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80045be:	681b      	ldr	r3, [r3, #0]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr
 80045c8:	20000000 	.word	0x20000000

080045cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045d0:	f7ff fff2 	bl	80045b8 <HAL_RCC_GetHCLKFreq>
 80045d4:	4602      	mov	r2, r0
 80045d6:	4b05      	ldr	r3, [pc, #20]	@ (80045ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	0a1b      	lsrs	r3, r3, #8
 80045dc:	f003 0307 	and.w	r3, r3, #7
 80045e0:	4903      	ldr	r1, [pc, #12]	@ (80045f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045e2:	5ccb      	ldrb	r3, [r1, r3]
 80045e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	40021000 	.word	0x40021000
 80045f0:	08009068 	.word	0x08009068

080045f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80045fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004628 <RCC_Delay+0x34>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a0a      	ldr	r2, [pc, #40]	@ (800462c <RCC_Delay+0x38>)
 8004602:	fba2 2303 	umull	r2, r3, r2, r3
 8004606:	0a5b      	lsrs	r3, r3, #9
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	fb02 f303 	mul.w	r3, r2, r3
 800460e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004610:	bf00      	nop
  }
  while (Delay --);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	1e5a      	subs	r2, r3, #1
 8004616:	60fa      	str	r2, [r7, #12]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1f9      	bne.n	8004610 <RCC_Delay+0x1c>
}
 800461c:	bf00      	nop
 800461e:	bf00      	nop
 8004620:	3714      	adds	r7, #20
 8004622:	46bd      	mov	sp, r7
 8004624:	bc80      	pop	{r7}
 8004626:	4770      	bx	lr
 8004628:	20000000 	.word	0x20000000
 800462c:	10624dd3 	.word	0x10624dd3

08004630 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b088      	sub	sp, #32
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004638:	2300      	movs	r3, #0
 800463a:	617b      	str	r3, [r7, #20]
 800463c:	2300      	movs	r3, #0
 800463e:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0301 	and.w	r3, r3, #1
 800464c:	2b00      	cmp	r3, #0
 800464e:	d07d      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8004650:	2300      	movs	r3, #0
 8004652:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004654:	4b8b      	ldr	r3, [pc, #556]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10d      	bne.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004660:	4b88      	ldr	r3, [pc, #544]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004662:	69db      	ldr	r3, [r3, #28]
 8004664:	4a87      	ldr	r2, [pc, #540]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800466a:	61d3      	str	r3, [r2, #28]
 800466c:	4b85      	ldr	r3, [pc, #532]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800466e:	69db      	ldr	r3, [r3, #28]
 8004670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004674:	60fb      	str	r3, [r7, #12]
 8004676:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004678:	2301      	movs	r3, #1
 800467a:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800467c:	4b82      	ldr	r3, [pc, #520]	@ (8004888 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004684:	2b00      	cmp	r3, #0
 8004686:	d118      	bne.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004688:	4b7f      	ldr	r3, [pc, #508]	@ (8004888 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a7e      	ldr	r2, [pc, #504]	@ (8004888 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800468e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004692:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004694:	f7fc fd40 	bl	8001118 <HAL_GetTick>
 8004698:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800469a:	e008      	b.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800469c:	f7fc fd3c 	bl	8001118 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	2b64      	cmp	r3, #100	@ 0x64
 80046a8:	d901      	bls.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e0e5      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ae:	4b76      	ldr	r3, [pc, #472]	@ (8004888 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d0f0      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80046ba:	4b72      	ldr	r3, [pc, #456]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046c2:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d02e      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d027      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046d8:	4b6a      	ldr	r3, [pc, #424]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046e0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046e2:	4b6a      	ldr	r3, [pc, #424]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80046e4:	2201      	movs	r2, #1
 80046e6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046e8:	4b68      	ldr	r3, [pc, #416]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80046ee:	4a65      	ldr	r2, [pc, #404]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d014      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046fe:	f7fc fd0b 	bl	8001118 <HAL_GetTick>
 8004702:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004704:	e00a      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004706:	f7fc fd07 	bl	8001118 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004714:	4293      	cmp	r3, r2
 8004716:	d901      	bls.n	800471c <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e0ae      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800471c:	4b59      	ldr	r3, [pc, #356]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800471e:	6a1b      	ldr	r3, [r3, #32]
 8004720:	f003 0302 	and.w	r3, r3, #2
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0ee      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004728:	4b56      	ldr	r3, [pc, #344]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	4953      	ldr	r1, [pc, #332]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004736:	4313      	orrs	r3, r2
 8004738:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800473a:	7efb      	ldrb	r3, [r7, #27]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d105      	bne.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004740:	4b50      	ldr	r3, [pc, #320]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004742:	69db      	ldr	r3, [r3, #28]
 8004744:	4a4f      	ldr	r2, [pc, #316]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004746:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800474a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d008      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004758:	4b4a      	ldr	r3, [pc, #296]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	4947      	ldr	r1, [pc, #284]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004766:	4313      	orrs	r3, r2
 8004768:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0304 	and.w	r3, r3, #4
 8004772:	2b00      	cmp	r3, #0
 8004774:	d008      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004776:	4b43      	ldr	r3, [pc, #268]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800477a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	4940      	ldr	r1, [pc, #256]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004784:	4313      	orrs	r3, r2
 8004786:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0308 	and.w	r3, r3, #8
 8004790:	2b00      	cmp	r3, #0
 8004792:	d008      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8004794:	4b3b      	ldr	r3, [pc, #236]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004798:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	4938      	ldr	r1, [pc, #224]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80047a2:	4313      	orrs	r3, r2
 80047a4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 80047a6:	4b37      	ldr	r3, [pc, #220]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80047a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d105      	bne.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80047b2:	4b34      	ldr	r3, [pc, #208]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80047b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 80047be:	2301      	movs	r3, #1
 80047c0:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d148      	bne.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 80047c8:	4b2e      	ldr	r3, [pc, #184]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d138      	bne.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80047d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d009      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 80047e0:	4b28      	ldr	r3, [pc, #160]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80047e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d001      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e042      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 80047f4:	4b23      	ldr	r3, [pc, #140]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80047f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	4920      	ldr	r1, [pc, #128]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004802:	4313      	orrs	r3, r2
 8004804:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8004806:	4b1f      	ldr	r3, [pc, #124]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480a:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	491c      	ldr	r1, [pc, #112]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004814:	4313      	orrs	r3, r2
 8004816:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8004818:	4b1d      	ldr	r3, [pc, #116]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800481a:	2201      	movs	r2, #1
 800481c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481e:	f7fc fc7b 	bl	8001118 <HAL_GetTick>
 8004822:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004824:	e008      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004826:	f7fc fc77 	bl	8001118 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b64      	cmp	r3, #100	@ 0x64
 8004832:	d901      	bls.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e020      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004838:	4b12      	ldr	r3, [pc, #72]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0f0      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004844:	e009      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8004846:	4b0f      	ldr	r3, [pc, #60]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484a:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	429a      	cmp	r2, r3
 8004854:	d001      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e00f      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0310 	and.w	r3, r3, #16
 8004862:	2b00      	cmp	r3, #0
 8004864:	d008      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004866:	4b07      	ldr	r3, [pc, #28]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	69db      	ldr	r3, [r3, #28]
 8004872:	4904      	ldr	r1, [pc, #16]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004874:	4313      	orrs	r3, r2
 8004876:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3720      	adds	r7, #32
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40021000 	.word	0x40021000
 8004888:	40007000 	.word	0x40007000
 800488c:	42420440 	.word	0x42420440
 8004890:	42420070 	.word	0x42420070

08004894 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e076      	b.n	8004994 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d108      	bne.n	80048c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048b6:	d009      	beq.n	80048cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	61da      	str	r2, [r3, #28]
 80048be:	e005      	b.n	80048cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d106      	bne.n	80048ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f7fb ffc8 	bl	800087c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2202      	movs	r2, #2
 80048f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004902:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004914:	431a      	orrs	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800491e:	431a      	orrs	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	431a      	orrs	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	699b      	ldr	r3, [r3, #24]
 8004938:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800493c:	431a      	orrs	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	69db      	ldr	r3, [r3, #28]
 8004942:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004946:	431a      	orrs	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004950:	ea42 0103 	orr.w	r1, r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004958:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	0c1a      	lsrs	r2, r3, #16
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f002 0204 	and.w	r2, r2, #4
 8004972:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	69da      	ldr	r2, [r3, #28]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004982:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	3708      	adds	r7, #8
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800499c:	b084      	sub	sp, #16
 800499e:	b580      	push	{r7, lr}
 80049a0:	b084      	sub	sp, #16
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
 80049a6:	f107 001c 	add.w	r0, r7, #28
 80049aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f9b0 	bl	8004d20 <USB_CoreReset>
 80049c0:	4603      	mov	r3, r0
 80049c2:	73fb      	strb	r3, [r7, #15]

  /* Activate the USB Transceiver */
  USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	639a      	str	r2, [r3, #56]	@ 0x38

  return ret;
 80049d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80049dc:	b004      	add	sp, #16
 80049de:	4770      	bx	lr

080049e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f043 0201 	orr.w	r2, r3, #1
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bc80      	pop	{r7}
 80049fe:	4770      	bx	lr

08004a00 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f023 0201 	bic.w	r2, r3, #1
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bc80      	pop	{r7}
 8004a1e:	4770      	bx	lr

08004a20 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	460b      	mov	r3, r1
 8004a2a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004a3c:	78fb      	ldrb	r3, [r7, #3]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d115      	bne.n	8004a6e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004a4e:	2001      	movs	r0, #1
 8004a50:	f7fc fb6c 	bl	800112c <HAL_Delay>
      ms++;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	3301      	adds	r3, #1
 8004a58:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 f952 	bl	8004d04 <USB_GetMode>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d01e      	beq.n	8004aa4 <USB_SetCurrentMode+0x84>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2b31      	cmp	r3, #49	@ 0x31
 8004a6a:	d9f0      	bls.n	8004a4e <USB_SetCurrentMode+0x2e>
 8004a6c:	e01a      	b.n	8004aa4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004a6e:	78fb      	ldrb	r3, [r7, #3]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d115      	bne.n	8004aa0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004a80:	2001      	movs	r0, #1
 8004a82:	f7fc fb53 	bl	800112c <HAL_Delay>
      ms++;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 f939 	bl	8004d04 <USB_GetMode>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d005      	beq.n	8004aa4 <USB_SetCurrentMode+0x84>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2b31      	cmp	r3, #49	@ 0x31
 8004a9c:	d9f0      	bls.n	8004a80 <USB_SetCurrentMode+0x60>
 8004a9e:	e001      	b.n	8004aa4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e005      	b.n	8004ab0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2b32      	cmp	r3, #50	@ 0x32
 8004aa8:	d101      	bne.n	8004aae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e000      	b.n	8004ab0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3710      	adds	r7, #16
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4a13      	ldr	r2, [pc, #76]	@ (8004b1c <USB_FlushTxFifo+0x64>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d901      	bls.n	8004ad8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e01b      	b.n	8004b10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	daf2      	bge.n	8004ac6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	019b      	lsls	r3, r3, #6
 8004ae8:	f043 0220 	orr.w	r2, r3, #32
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	3301      	adds	r3, #1
 8004af4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4a08      	ldr	r2, [pc, #32]	@ (8004b1c <USB_FlushTxFifo+0x64>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e006      	b.n	8004b10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	f003 0320 	and.w	r3, r3, #32
 8004b0a:	2b20      	cmp	r3, #32
 8004b0c:	d0f0      	beq.n	8004af0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004b0e:	2300      	movs	r3, #0
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	00030d40 	.word	0x00030d40

08004b20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4a11      	ldr	r2, [pc, #68]	@ (8004b7c <USB_FlushRxFifo+0x5c>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d901      	bls.n	8004b3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e018      	b.n	8004b70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	daf2      	bge.n	8004b2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004b46:	2300      	movs	r3, #0
 8004b48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2210      	movs	r2, #16
 8004b4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	3301      	adds	r3, #1
 8004b54:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	4a08      	ldr	r2, [pc, #32]	@ (8004b7c <USB_FlushRxFifo+0x5c>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d901      	bls.n	8004b62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e006      	b.n	8004b70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	f003 0310 	and.w	r3, r3, #16
 8004b6a:	2b10      	cmp	r3, #16
 8004b6c:	d0f0      	beq.n	8004b50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bc80      	pop	{r7}
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	00030d40 	.word	0x00030d40

08004b80 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b089      	sub	sp, #36	@ 0x24
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	4611      	mov	r1, r2
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	460b      	mov	r3, r1
 8004b90:	71fb      	strb	r3, [r7, #7]
 8004b92:	4613      	mov	r3, r2
 8004b94:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8004b9e:	88bb      	ldrh	r3, [r7, #4]
 8004ba0:	3303      	adds	r3, #3
 8004ba2:	089b      	lsrs	r3, r3, #2
 8004ba4:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	61bb      	str	r3, [r7, #24]
 8004baa:	e018      	b.n	8004bde <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004bac:	79fb      	ldrb	r3, [r7, #7]
 8004bae:	031a      	lsls	r2, r3, #12
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bb8:	461a      	mov	r2, r3
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6013      	str	r3, [r2, #0]
    pSrc++;
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	3301      	adds	r3, #1
 8004bd0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	3301      	adds	r3, #1
 8004bdc:	61bb      	str	r3, [r7, #24]
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d3e2      	bcc.n	8004bac <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3724      	adds	r7, #36	@ 0x24
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bc80      	pop	{r7}
 8004bf0:	4770      	bx	lr

08004bf2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b08b      	sub	sp, #44	@ 0x2c
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	60f8      	str	r0, [r7, #12]
 8004bfa:	60b9      	str	r1, [r7, #8]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004c08:	88fb      	ldrh	r3, [r7, #6]
 8004c0a:	089b      	lsrs	r3, r3, #2
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004c10:	88fb      	ldrh	r3, [r7, #6]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004c18:	2300      	movs	r3, #0
 8004c1a:	623b      	str	r3, [r7, #32]
 8004c1c:	e014      	b.n	8004c48 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c28:	601a      	str	r2, [r3, #0]
    pDest++;
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c32:	3301      	adds	r3, #1
 8004c34:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c38:	3301      	adds	r3, #1
 8004c3a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3e:	3301      	adds	r3, #1
 8004c40:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004c42:	6a3b      	ldr	r3, [r7, #32]
 8004c44:	3301      	adds	r3, #1
 8004c46:	623b      	str	r3, [r7, #32]
 8004c48:	6a3a      	ldr	r2, [r7, #32]
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d3e6      	bcc.n	8004c1e <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004c50:	8bfb      	ldrh	r3, [r7, #30]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d01e      	beq.n	8004c94 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c60:	461a      	mov	r2, r3
 8004c62:	f107 0310 	add.w	r3, r7, #16
 8004c66:	6812      	ldr	r2, [r2, #0]
 8004c68:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	6a3b      	ldr	r3, [r7, #32]
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	00db      	lsls	r3, r3, #3
 8004c72:	fa22 f303 	lsr.w	r3, r2, r3
 8004c76:	b2da      	uxtb	r2, r3
 8004c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7a:	701a      	strb	r2, [r3, #0]
      i++;
 8004c7c:	6a3b      	ldr	r3, [r7, #32]
 8004c7e:	3301      	adds	r3, #1
 8004c80:	623b      	str	r3, [r7, #32]
      pDest++;
 8004c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c84:	3301      	adds	r3, #1
 8004c86:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004c88:	8bfb      	ldrh	r3, [r7, #30]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004c8e:	8bfb      	ldrh	r3, [r7, #30]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1ea      	bne.n	8004c6a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	372c      	adds	r7, #44	@ 0x2c
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bc80      	pop	{r7}
 8004c9e:	4770      	bx	lr

08004ca0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	460b      	mov	r3, r1
 8004cce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8004cd4:	78fb      	ldrb	r3, [r7, #3]
 8004cd6:	015a      	lsls	r2, r3, #5
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	4413      	add	r3, r2
 8004cdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8004ce4:	78fb      	ldrb	r3, [r7, #3]
 8004ce6:	015a      	lsls	r2, r3, #5
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	4413      	add	r3, r2
 8004cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004cf8:	68bb      	ldr	r3, [r7, #8]
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3714      	adds	r7, #20
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bc80      	pop	{r7}
 8004d02:	4770      	bx	lr

08004d04 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	f003 0301 	and.w	r3, r3, #1
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bc80      	pop	{r7}
 8004d1c:	4770      	bx	lr
	...

08004d20 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	3301      	adds	r3, #1
 8004d30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	4a12      	ldr	r2, [pc, #72]	@ (8004d80 <USB_CoreReset+0x60>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d901      	bls.n	8004d3e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e01b      	b.n	8004d76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	daf2      	bge.n	8004d2c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004d46:	2300      	movs	r3, #0
 8004d48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	f043 0201 	orr.w	r2, r3, #1
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	4a08      	ldr	r2, [pc, #32]	@ (8004d80 <USB_CoreReset+0x60>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d901      	bls.n	8004d68 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e006      	b.n	8004d76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d0f0      	beq.n	8004d56 <USB_CoreReset+0x36>

  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3714      	adds	r7, #20
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bc80      	pop	{r7}
 8004d7e:	4770      	bx	lr
 8004d80:	00030d40 	.word	0x00030d40

08004d84 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d84:	b084      	sub	sp, #16
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b086      	sub	sp, #24
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
 8004d8e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004d92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004d96:	2300      	movs	r3, #0
 8004d98:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004da4:	461a      	mov	r2, r3
 8004da6:	2300      	movs	r3, #0
 8004da8:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBUSASEN);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dae:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBUSBSEN);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dba:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004dd0:	f023 0304 	bic.w	r3, r3, #4
 8004dd4:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004dd6:	2110      	movs	r1, #16
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f7ff fe6d 	bl	8004ab8 <USB_FlushTxFifo>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d001      	beq.n	8004de8 <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f7ff fe99 	bl	8004b20 <USB_FlushRxFifo>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004df8:	2300      	movs	r3, #0
 8004dfa:	613b      	str	r3, [r7, #16]
 8004dfc:	e015      	b.n	8004e2a <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	015a      	lsls	r2, r3, #5
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	4413      	add	r3, r2
 8004e06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e10:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	015a      	lsls	r2, r3, #5
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4413      	add	r3, r2
 8004e1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e1e:	461a      	mov	r2, r3
 8004e20:	2300      	movs	r3, #0
 8004e22:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	3301      	adds	r3, #1
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d3e5      	bcc.n	8004dfe <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e3e:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2280      	movs	r2, #128	@ 0x80
 8004e44:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a0c      	ldr	r2, [pc, #48]	@ (8004e7c <USB_HostInit+0xf8>)
 8004e4a:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a0c      	ldr	r2, [pc, #48]	@ (8004e80 <USB_HostInit+0xfc>)
 8004e50:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	f043 0210 	orr.w	r2, r3, #16
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	699a      	ldr	r2, [r3, #24]
 8004e64:	4b07      	ldr	r3, [pc, #28]	@ (8004e84 <USB_HostInit+0x100>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004e6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3718      	adds	r7, #24
 8004e72:	46bd      	mov	sp, r7
 8004e74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e78:	b004      	add	sp, #16
 8004e7a:	4770      	bx	lr
 8004e7c:	00600080 	.word	0x00600080
 8004e80:	004000e0 	.word	0x004000e0
 8004e84:	a3200008 	.word	0xa3200008

08004e88 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	460b      	mov	r3, r1
 8004e92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004ea6:	f023 0303 	bic.w	r3, r3, #3
 8004eaa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	78fb      	ldrb	r3, [r7, #3]
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	68f9      	ldr	r1, [r7, #12]
 8004ebc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004ec4:	78fb      	ldrb	r3, [r7, #3]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d107      	bne.n	8004eda <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004ed6:	6053      	str	r3, [r2, #4]
 8004ed8:	e00c      	b.n	8004ef4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8004eda:	78fb      	ldrb	r3, [r7, #3]
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d107      	bne.n	8004ef0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	f241 7370 	movw	r3, #6000	@ 0x1770
 8004eec:	6053      	str	r3, [r2, #4]
 8004eee:	e001      	b.n	8004ef4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e000      	b.n	8004ef6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3714      	adds	r7, #20
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bc80      	pop	{r7}
 8004efe:	4770      	bx	lr

08004f00 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004f20:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	68fa      	ldr	r2, [r7, #12]
 8004f26:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f2e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004f30:	2064      	movs	r0, #100	@ 0x64
 8004f32:	f7fc f8fb 	bl	800112c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f42:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004f44:	200a      	movs	r0, #10
 8004f46:	f7fc f8f1 	bl	800112c <HAL_Delay>

  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004f64:	2300      	movs	r3, #0
 8004f66:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004f78:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d109      	bne.n	8004f98 <USB_DriveVbus+0x44>
 8004f84:	78fb      	ldrb	r3, [r7, #3]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d106      	bne.n	8004f98 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f92:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f96:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fa2:	d109      	bne.n	8004fb8 <USB_DriveVbus+0x64>
 8004fa4:	78fb      	ldrb	r3, [r7, #3]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d106      	bne.n	8004fb8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004fb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fb6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr

08004fc4 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	0c5b      	lsrs	r3, r3, #17
 8004fe2:	f003 0303 	and.w	r3, r3, #3
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3714      	adds	r7, #20
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bc80      	pop	{r7}
 8004fee:	4770      	bx	lr

08004ff0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	b29b      	uxth	r3, r3
}
 8005006:	4618      	mov	r0, r3
 8005008:	3714      	adds	r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	bc80      	pop	{r7}
 800500e:	4770      	bx	lr

08005010 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b088      	sub	sp, #32
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	4608      	mov	r0, r1
 800501a:	4611      	mov	r1, r2
 800501c:	461a      	mov	r2, r3
 800501e:	4603      	mov	r3, r0
 8005020:	70fb      	strb	r3, [r7, #3]
 8005022:	460b      	mov	r3, r1
 8005024:	70bb      	strb	r3, [r7, #2]
 8005026:	4613      	mov	r3, r2
 8005028:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800502a:	2300      	movs	r3, #0
 800502c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005032:	78fb      	ldrb	r3, [r7, #3]
 8005034:	015a      	lsls	r2, r3, #5
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	4413      	add	r3, r2
 800503a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800503e:	461a      	mov	r2, r3
 8005040:	f04f 33ff 	mov.w	r3, #4294967295
 8005044:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005046:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800504a:	2b03      	cmp	r3, #3
 800504c:	d867      	bhi.n	800511e <USB_HC_Init+0x10e>
 800504e:	a201      	add	r2, pc, #4	@ (adr r2, 8005054 <USB_HC_Init+0x44>)
 8005050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005054:	08005065 	.word	0x08005065
 8005058:	080050e1 	.word	0x080050e1
 800505c:	08005065 	.word	0x08005065
 8005060:	080050a3 	.word	0x080050a3
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005064:	78fb      	ldrb	r3, [r7, #3]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	4413      	add	r3, r2
 800506c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005070:	461a      	mov	r2, r3
 8005072:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005076:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005078:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800507c:	2b00      	cmp	r3, #0
 800507e:	da51      	bge.n	8005124 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005080:	78fb      	ldrb	r3, [r7, #3]
 8005082:	015a      	lsls	r2, r3, #5
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	4413      	add	r3, r2
 8005088:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	78fa      	ldrb	r2, [r7, #3]
 8005090:	0151      	lsls	r1, r2, #5
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	440a      	add	r2, r1
 8005096:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800509a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800509e:	60d3      	str	r3, [r2, #12]
      }
      break;
 80050a0:	e040      	b.n	8005124 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80050a2:	78fb      	ldrb	r3, [r7, #3]
 80050a4:	015a      	lsls	r2, r3, #5
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	4413      	add	r3, r2
 80050aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050ae:	461a      	mov	r2, r3
 80050b0:	f240 639d 	movw	r3, #1693	@ 0x69d
 80050b4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80050b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	da34      	bge.n	8005128 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80050be:	78fb      	ldrb	r3, [r7, #3]
 80050c0:	015a      	lsls	r2, r3, #5
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	4413      	add	r3, r2
 80050c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	78fa      	ldrb	r2, [r7, #3]
 80050ce:	0151      	lsls	r1, r2, #5
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	440a      	add	r2, r1
 80050d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050dc:	60d3      	str	r3, [r2, #12]
      }

      break;
 80050de:	e023      	b.n	8005128 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80050e0:	78fb      	ldrb	r3, [r7, #3]
 80050e2:	015a      	lsls	r2, r3, #5
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	4413      	add	r3, r2
 80050e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050ec:	461a      	mov	r2, r3
 80050ee:	f240 2325 	movw	r3, #549	@ 0x225
 80050f2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80050f4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	da17      	bge.n	800512c <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80050fc:	78fb      	ldrb	r3, [r7, #3]
 80050fe:	015a      	lsls	r2, r3, #5
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	4413      	add	r3, r2
 8005104:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	78fa      	ldrb	r2, [r7, #3]
 800510c:	0151      	lsls	r1, r2, #5
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	440a      	add	r2, r1
 8005112:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005116:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800511a:	60d3      	str	r3, [r2, #12]
      }
      break;
 800511c:	e006      	b.n	800512c <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	77fb      	strb	r3, [r7, #31]
      break;
 8005122:	e004      	b.n	800512e <USB_HC_Init+0x11e>
      break;
 8005124:	bf00      	nop
 8005126:	e002      	b.n	800512e <USB_HC_Init+0x11e>
      break;
 8005128:	bf00      	nop
 800512a:	e000      	b.n	800512e <USB_HC_Init+0x11e>
      break;
 800512c:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800512e:	78fb      	ldrb	r3, [r7, #3]
 8005130:	015a      	lsls	r2, r3, #5
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	4413      	add	r3, r2
 8005136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	78fa      	ldrb	r2, [r7, #3]
 800513e:	0151      	lsls	r1, r2, #5
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	440a      	add	r2, r1
 8005144:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005148:	f043 0302 	orr.w	r3, r3, #2
 800514c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005154:	699a      	ldr	r2, [r3, #24]
 8005156:	78fb      	ldrb	r3, [r7, #3]
 8005158:	f003 030f 	and.w	r3, r3, #15
 800515c:	2101      	movs	r1, #1
 800515e:	fa01 f303 	lsl.w	r3, r1, r3
 8005162:	6939      	ldr	r1, [r7, #16]
 8005164:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005168:	4313      	orrs	r3, r2
 800516a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005178:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800517c:	2b00      	cmp	r3, #0
 800517e:	da03      	bge.n	8005188 <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005180:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005184:	61bb      	str	r3, [r7, #24]
 8005186:	e001      	b.n	800518c <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 8005188:	2300      	movs	r3, #0
 800518a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f7ff ff19 	bl	8004fc4 <USB_GetHostSpeed>
 8005192:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005194:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005198:	2b02      	cmp	r3, #2
 800519a:	d106      	bne.n	80051aa <USB_HC_Init+0x19a>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d003      	beq.n	80051aa <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80051a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80051a6:	617b      	str	r3, [r7, #20]
 80051a8:	e001      	b.n	80051ae <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051ae:	787b      	ldrb	r3, [r7, #1]
 80051b0:	059b      	lsls	r3, r3, #22
 80051b2:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80051b6:	78bb      	ldrb	r3, [r7, #2]
 80051b8:	02db      	lsls	r3, r3, #11
 80051ba:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051be:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80051c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051c4:	049b      	lsls	r3, r3, #18
 80051c6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80051ca:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80051cc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80051ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80051d2:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	431a      	orrs	r2, r3
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051dc:	78fa      	ldrb	r2, [r7, #3]
 80051de:	0151      	lsls	r1, r2, #5
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	440a      	add	r2, r1
 80051e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80051e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051ec:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80051ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051f2:	2b03      	cmp	r3, #3
 80051f4:	d003      	beq.n	80051fe <USB_HC_Init+0x1ee>
 80051f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d10f      	bne.n	800521e <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80051fe:	78fb      	ldrb	r3, [r7, #3]
 8005200:	015a      	lsls	r2, r3, #5
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	4413      	add	r3, r2
 8005206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	78fa      	ldrb	r2, [r7, #3]
 800520e:	0151      	lsls	r1, r2, #5
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	440a      	add	r2, r1
 8005214:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005218:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800521c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800521e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005220:	4618      	mov	r0, r3
 8005222:	3720      	adds	r7, #32
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b088      	sub	sp, #32
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	785b      	ldrb	r3, [r3, #1]
 800523a:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800523c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005240:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d018      	beq.n	800527c <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	683a      	ldr	r2, [r7, #0]
 8005250:	8952      	ldrh	r2, [r2, #10]
 8005252:	4413      	add	r3, r2
 8005254:	3b01      	subs	r3, #1
 8005256:	683a      	ldr	r2, [r7, #0]
 8005258:	8952      	ldrh	r2, [r2, #10]
 800525a:	fbb3 f3f2 	udiv	r3, r3, r2
 800525e:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8005260:	8bfa      	ldrh	r2, [r7, #30]
 8005262:	8a7b      	ldrh	r3, [r7, #18]
 8005264:	429a      	cmp	r2, r3
 8005266:	d90b      	bls.n	8005280 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8005268:	8a7b      	ldrh	r3, [r7, #18]
 800526a:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800526c:	8bfb      	ldrh	r3, [r7, #30]
 800526e:	683a      	ldr	r2, [r7, #0]
 8005270:	8952      	ldrh	r2, [r2, #10]
 8005272:	fb03 f202 	mul.w	r2, r3, r2
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	615a      	str	r2, [r3, #20]
 800527a:	e001      	b.n	8005280 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800527c:	2301      	movs	r3, #1
 800527e:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	78db      	ldrb	r3, [r3, #3]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d007      	beq.n	8005298 <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005288:	8bfb      	ldrh	r3, [r7, #30]
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	8952      	ldrh	r2, [r2, #10]
 800528e:	fb03 f202 	mul.w	r2, r3, r2
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	615a      	str	r2, [r3, #20]
 8005296:	e003      	b.n	80052a0 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	699a      	ldr	r2, [r3, #24]
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80052a8:	8bfb      	ldrh	r3, [r7, #30]
 80052aa:	04d9      	lsls	r1, r3, #19
 80052ac:	4b59      	ldr	r3, [pc, #356]	@ (8005414 <USB_HC_StartXfer+0x1ec>)
 80052ae:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80052b0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	7b1b      	ldrb	r3, [r3, #12]
 80052b6:	075b      	lsls	r3, r3, #29
 80052b8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80052bc:	6979      	ldr	r1, [r7, #20]
 80052be:	0148      	lsls	r0, r1, #5
 80052c0:	69b9      	ldr	r1, [r7, #24]
 80052c2:	4401      	add	r1, r0
 80052c4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80052c8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80052ca:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	f003 0301 	and.w	r3, r3, #1
 80052d8:	2b00      	cmp	r3, #0
 80052da:	bf0c      	ite	eq
 80052dc:	2301      	moveq	r3, #1
 80052de:	2300      	movne	r3, #0
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	015a      	lsls	r2, r3, #5
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	4413      	add	r3, r2
 80052ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	0151      	lsls	r1, r2, #5
 80052f6:	69ba      	ldr	r2, [r7, #24]
 80052f8:	440a      	add	r2, r1
 80052fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80052fe:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005302:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	015a      	lsls	r2, r3, #5
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	4413      	add	r3, r2
 800530c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	7c7b      	ldrb	r3, [r7, #17]
 8005314:	075b      	lsls	r3, r3, #29
 8005316:	6979      	ldr	r1, [r7, #20]
 8005318:	0148      	lsls	r0, r1, #5
 800531a:	69b9      	ldr	r1, [r7, #24]
 800531c:	4401      	add	r1, r0
 800531e:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8005322:	4313      	orrs	r3, r2
 8005324:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	015a      	lsls	r2, r3, #5
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	4413      	add	r3, r2
 800532e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800533c:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	78db      	ldrb	r3, [r3, #3]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d004      	beq.n	8005350 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800534c:	60bb      	str	r3, [r7, #8]
 800534e:	e003      	b.n	8005358 <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005356:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800535e:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	015a      	lsls	r2, r3, #5
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	4413      	add	r3, r2
 8005368:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800536c:	461a      	mov	r2, r3
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	78db      	ldrb	r3, [r3, #3]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d147      	bne.n	800540a <USB_HC_StartXfer+0x1e2>
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d043      	beq.n	800540a <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	7a1b      	ldrb	r3, [r3, #8]
 8005386:	2b03      	cmp	r3, #3
 8005388:	d830      	bhi.n	80053ec <USB_HC_StartXfer+0x1c4>
 800538a:	a201      	add	r2, pc, #4	@ (adr r2, 8005390 <USB_HC_StartXfer+0x168>)
 800538c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005390:	080053a1 	.word	0x080053a1
 8005394:	080053c5 	.word	0x080053c5
 8005398:	080053a1 	.word	0x080053a1
 800539c:	080053c5 	.word	0x080053c5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	3303      	adds	r3, #3
 80053a6:	089b      	lsrs	r3, r3, #2
 80053a8:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80053aa:	89fa      	ldrh	r2, [r7, #14]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d91c      	bls.n	80053f0 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	f043 0220 	orr.w	r2, r3, #32
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	619a      	str	r2, [r3, #24]
        }
        break;
 80053c2:	e015      	b.n	80053f0 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	3303      	adds	r3, #3
 80053ca:	089b      	lsrs	r3, r3, #2
 80053cc:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80053ce:	89fa      	ldrh	r2, [r7, #14]
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80053d6:	691b      	ldr	r3, [r3, #16]
 80053d8:	b29b      	uxth	r3, r3
 80053da:	429a      	cmp	r2, r3
 80053dc:	d90a      	bls.n	80053f4 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	619a      	str	r2, [r3, #24]
        }
        break;
 80053ea:	e003      	b.n	80053f4 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 80053ec:	bf00      	nop
 80053ee:	e002      	b.n	80053f6 <USB_HC_StartXfer+0x1ce>
        break;
 80053f0:	bf00      	nop
 80053f2:	e000      	b.n	80053f6 <USB_HC_StartXfer+0x1ce>
        break;
 80053f4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	6919      	ldr	r1, [r3, #16]
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	785a      	ldrb	r2, [r3, #1]
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	b29b      	uxth	r3, r3
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f7ff fbbb 	bl	8004b80 <USB_WritePacket>
  }

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3720      	adds	r7, #32
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	1ff80000 	.word	0x1ff80000

08005418 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005418:	b480      	push	{r7}
 800541a:	b085      	sub	sp, #20
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800542a:	695b      	ldr	r3, [r3, #20]
 800542c:	b29b      	uxth	r3, r3
}
 800542e:	4618      	mov	r0, r3
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	bc80      	pop	{r7}
 8005436:	4770      	bx	lr

08005438 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005438:	b480      	push	{r7}
 800543a:	b089      	sub	sp, #36	@ 0x24
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	460b      	mov	r3, r1
 8005442:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005448:	78fb      	ldrb	r3, [r7, #3]
 800544a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800544c:	2300      	movs	r3, #0
 800544e:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	015a      	lsls	r2, r3, #5
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	4413      	add	r3, r2
 8005458:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	0c9b      	lsrs	r3, r3, #18
 8005460:	f003 0303 	and.w	r3, r3, #3
 8005464:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	015a      	lsls	r2, r3, #5
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	4413      	add	r3, r2
 800546e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	0fdb      	lsrs	r3, r3, #31
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	015a      	lsls	r2, r3, #5
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	4413      	add	r3, r2
 8005484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	0fdb      	lsrs	r3, r3, #31
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 0320 	and.w	r3, r3, #32
 800549a:	2b20      	cmp	r3, #32
 800549c:	d10d      	bne.n	80054ba <USB_HC_Halt+0x82>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d10a      	bne.n	80054ba <USB_HC_Halt+0x82>
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d005      	beq.n	80054b6 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d002      	beq.n	80054b6 <USB_HC_Halt+0x7e>
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	2b03      	cmp	r3, #3
 80054b4:	d101      	bne.n	80054ba <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	e0d8      	b.n	800566c <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d002      	beq.n	80054c6 <USB_HC_Halt+0x8e>
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d173      	bne.n	80055ae <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	015a      	lsls	r2, r3, #5
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	4413      	add	r3, r2
 80054ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	0151      	lsls	r1, r2, #5
 80054d8:	69fa      	ldr	r2, [r7, #28]
 80054da:	440a      	add	r2, r1
 80054dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80054e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80054e4:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f003 0320 	and.w	r3, r3, #32
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d14a      	bne.n	8005588 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d133      	bne.n	8005566 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	015a      	lsls	r2, r3, #5
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	4413      	add	r3, r2
 8005506:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	0151      	lsls	r1, r2, #5
 8005510:	69fa      	ldr	r2, [r7, #28]
 8005512:	440a      	add	r2, r1
 8005514:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800551c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	015a      	lsls	r2, r3, #5
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	4413      	add	r3, r2
 8005526:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	69ba      	ldr	r2, [r7, #24]
 800552e:	0151      	lsls	r1, r2, #5
 8005530:	69fa      	ldr	r2, [r7, #28]
 8005532:	440a      	add	r2, r1
 8005534:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005538:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800553c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	3301      	adds	r3, #1
 8005542:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800554a:	d82e      	bhi.n	80055aa <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	015a      	lsls	r2, r3, #5
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	4413      	add	r3, r2
 8005554:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800555e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005562:	d0ec      	beq.n	800553e <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005564:	e081      	b.n	800566a <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	015a      	lsls	r2, r3, #5
 800556a:	69fb      	ldr	r3, [r7, #28]
 800556c:	4413      	add	r3, r2
 800556e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	69ba      	ldr	r2, [r7, #24]
 8005576:	0151      	lsls	r1, r2, #5
 8005578:	69fa      	ldr	r2, [r7, #28]
 800557a:	440a      	add	r2, r1
 800557c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005580:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005584:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005586:	e070      	b.n	800566a <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005588:	69bb      	ldr	r3, [r7, #24]
 800558a:	015a      	lsls	r2, r3, #5
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	4413      	add	r3, r2
 8005590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	69ba      	ldr	r2, [r7, #24]
 8005598:	0151      	lsls	r1, r2, #5
 800559a:	69fa      	ldr	r2, [r7, #28]
 800559c:	440a      	add	r2, r1
 800559e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80055a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80055a6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80055a8:	e05f      	b.n	800566a <USB_HC_Halt+0x232>
            break;
 80055aa:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80055ac:	e05d      	b.n	800566a <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	015a      	lsls	r2, r3, #5
 80055b2:	69fb      	ldr	r3, [r7, #28]
 80055b4:	4413      	add	r3, r2
 80055b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	69ba      	ldr	r2, [r7, #24]
 80055be:	0151      	lsls	r1, r2, #5
 80055c0:	69fa      	ldr	r2, [r7, #28]
 80055c2:	440a      	add	r2, r1
 80055c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80055c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80055cc:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d133      	bne.n	8005646 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	015a      	lsls	r2, r3, #5
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	4413      	add	r3, r2
 80055e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	0151      	lsls	r1, r2, #5
 80055f0:	69fa      	ldr	r2, [r7, #28]
 80055f2:	440a      	add	r2, r1
 80055f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80055f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80055fc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	015a      	lsls	r2, r3, #5
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	4413      	add	r3, r2
 8005606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	69ba      	ldr	r2, [r7, #24]
 800560e:	0151      	lsls	r1, r2, #5
 8005610:	69fa      	ldr	r2, [r7, #28]
 8005612:	440a      	add	r2, r1
 8005614:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005618:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800561c:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	3301      	adds	r3, #1
 8005622:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800562a:	d81d      	bhi.n	8005668 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	015a      	lsls	r2, r3, #5
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	4413      	add	r3, r2
 8005634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800563e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005642:	d0ec      	beq.n	800561e <USB_HC_Halt+0x1e6>
 8005644:	e011      	b.n	800566a <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	4413      	add	r3, r2
 800564e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	0151      	lsls	r1, r2, #5
 8005658:	69fa      	ldr	r2, [r7, #28]
 800565a:	440a      	add	r2, r1
 800565c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005660:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005664:	6013      	str	r3, [r2, #0]
 8005666:	e000      	b.n	800566a <USB_HC_Halt+0x232>
          break;
 8005668:	bf00      	nop
    }
  }

  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3724      	adds	r7, #36	@ 0x24
 8005670:	46bd      	mov	sp, r7
 8005672:	bc80      	pop	{r7}
 8005674:	4770      	bx	lr

08005676 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b088      	sub	sp, #32
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800567e:	2300      	movs	r3, #0
 8005680:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005686:	2300      	movs	r3, #0
 8005688:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f7ff f9b8 	bl	8004a00 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005690:	2110      	movs	r1, #16
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f7ff fa10 	bl	8004ab8 <USB_FlushTxFifo>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f7ff fa3c 	bl	8004b20 <USB_FlushRxFifo>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80056b2:	2300      	movs	r3, #0
 80056b4:	61bb      	str	r3, [r7, #24]
 80056b6:	e01f      	b.n	80056f8 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	015a      	lsls	r2, r3, #5
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	4413      	add	r3, r2
 80056c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056ce:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80056d6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80056de:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	015a      	lsls	r2, r3, #5
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	4413      	add	r3, r2
 80056e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ec:	461a      	mov	r2, r3
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	3301      	adds	r3, #1
 80056f6:	61bb      	str	r3, [r7, #24]
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	2b0f      	cmp	r3, #15
 80056fc:	d9dc      	bls.n	80056b8 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80056fe:	2300      	movs	r3, #0
 8005700:	61bb      	str	r3, [r7, #24]
 8005702:	e034      	b.n	800576e <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	015a      	lsls	r2, r3, #5
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	4413      	add	r3, r2
 800570c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800571a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005722:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800572a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	4413      	add	r3, r2
 8005734:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005738:	461a      	mov	r2, r3
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	3301      	adds	r3, #1
 8005742:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800574a:	d80c      	bhi.n	8005766 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	015a      	lsls	r2, r3, #5
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	4413      	add	r3, r2
 8005754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800575e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005762:	d0ec      	beq.n	800573e <USB_StopHost+0xc8>
 8005764:	e000      	b.n	8005768 <USB_StopHost+0xf2>
        break;
 8005766:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	3301      	adds	r3, #1
 800576c:	61bb      	str	r3, [r7, #24]
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	2b0f      	cmp	r3, #15
 8005772:	d9c7      	bls.n	8005704 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800577a:	461a      	mov	r2, r3
 800577c:	f04f 33ff 	mov.w	r3, #4294967295
 8005780:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f04f 32ff 	mov.w	r2, #4294967295
 8005788:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7ff f928 	bl	80049e0 <USB_EnableGlobalInt>

  return ret;
 8005790:	7ffb      	ldrb	r3, [r7, #31]
}
 8005792:	4618      	mov	r0, r3
 8005794:	3720      	adds	r7, #32
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
	...

0800579c <USBH_HID_InterfaceInit>:
  *         The function init the HID class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800579c:	b590      	push	{r4, r7, lr}
 800579e:	b08b      	sub	sp, #44	@ 0x2c
 80057a0:	af04      	add	r7, sp, #16
 80057a2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  HID_HandleTypeDef *HID_Handle;
  uint8_t max_ep;
  uint8_t num = 0U;
 80057a4:	2300      	movs	r3, #0
 80057a6:	75fb      	strb	r3, [r7, #23]
  uint8_t interface;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, HID_BOOT_CODE, 0xFFU);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 80057ae:	7919      	ldrb	r1, [r3, #4]
 80057b0:	23ff      	movs	r3, #255	@ 0xff
 80057b2:	2201      	movs	r2, #1
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 fe2d 	bl	8006414 <USBH_FindInterface>
 80057ba:	4603      	mov	r3, r0
 80057bc:	75bb      	strb	r3, [r7, #22]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80057be:	7dbb      	ldrb	r3, [r7, #22]
 80057c0:	2bff      	cmp	r3, #255	@ 0xff
 80057c2:	d002      	beq.n	80057ca <USBH_HID_InterfaceInit+0x2e>
 80057c4:	7dbb      	ldrb	r3, [r7, #22]
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d90f      	bls.n	80057ea <USBH_HID_InterfaceInit+0x4e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 80057ca:	489c      	ldr	r0, [pc, #624]	@ (8005a3c <USBH_HID_InterfaceInit+0x2a0>)
 80057cc:	f002 fc62 	bl	8008094 <iprintf>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4619      	mov	r1, r3
 80057da:	4899      	ldr	r0, [pc, #612]	@ (8005a40 <USBH_HID_InterfaceInit+0x2a4>)
 80057dc:	f002 fc5a 	bl	8008094 <iprintf>
 80057e0:	200a      	movs	r0, #10
 80057e2:	f002 fc69 	bl	80080b8 <putchar>
    return USBH_FAIL;
 80057e6:	2302      	movs	r3, #2
 80057e8:	e123      	b.n	8005a32 <USBH_HID_InterfaceInit+0x296>
  }

  status = USBH_SelectInterface(phost, interface);
 80057ea:	7dbb      	ldrb	r3, [r7, #22]
 80057ec:	4619      	mov	r1, r3
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 fda8 	bl	8006344 <USBH_SelectInterface>
 80057f4:	4603      	mov	r3, r0
 80057f6:	757b      	strb	r3, [r7, #21]

  if (status != USBH_OK)
 80057f8:	7d7b      	ldrb	r3, [r7, #21]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d001      	beq.n	8005802 <USBH_HID_InterfaceInit+0x66>
  {
    return USBH_FAIL;
 80057fe:	2302      	movs	r3, #2
 8005800:	e117      	b.n	8005a32 <USBH_HID_InterfaceInit+0x296>
  }

  phost->pActiveClass->pData = (HID_HandleTypeDef *)USBH_malloc(sizeof(HID_HandleTypeDef));
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8d3 4378 	ldr.w	r4, [r3, #888]	@ 0x378
 8005808:	2034      	movs	r0, #52	@ 0x34
 800580a:	f002 fac3 	bl	8007d94 <malloc>
 800580e:	4603      	mov	r3, r0
 8005810:	61e3      	str	r3, [r4, #28]
  HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	613b      	str	r3, [r7, #16]

  if (HID_Handle == NULL)
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10a      	bne.n	8005838 <USBH_HID_InterfaceInit+0x9c>
  {
    USBH_DbgLog("Cannot allocate memory for HID Handle");
 8005822:	4886      	ldr	r0, [pc, #536]	@ (8005a3c <USBH_HID_InterfaceInit+0x2a0>)
 8005824:	f002 fc36 	bl	8008094 <iprintf>
 8005828:	4886      	ldr	r0, [pc, #536]	@ (8005a44 <USBH_HID_InterfaceInit+0x2a8>)
 800582a:	f002 fc33 	bl	8008094 <iprintf>
 800582e:	200a      	movs	r0, #10
 8005830:	f002 fc42 	bl	80080b8 <putchar>
    return USBH_FAIL;
 8005834:	2302      	movs	r3, #2
 8005836:	e0fc      	b.n	8005a32 <USBH_HID_InterfaceInit+0x296>
  }

  /* Initialize hid handler */
  USBH_memset(HID_Handle, 0, sizeof(HID_HandleTypeDef));
 8005838:	2234      	movs	r2, #52	@ 0x34
 800583a:	2100      	movs	r1, #0
 800583c:	6938      	ldr	r0, [r7, #16]
 800583e:	f002 fc86 	bl	800814e <memset>

  HID_Handle->state = HID_ERROR;
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	2207      	movs	r2, #7
 8005846:	709a      	strb	r2, [r3, #2]

  /*Decode Bootclass Protocol: Mouse or Keyboard*/
  if (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol == HID_KEYBRD_BOOT_CODE)
 8005848:	7dbb      	ldrb	r3, [r7, #22]
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	211a      	movs	r1, #26
 800584e:	fb01 f303 	mul.w	r3, r1, r3
 8005852:	4413      	add	r3, r2
 8005854:	f203 3347 	addw	r3, r3, #839	@ 0x347
 8005858:	781b      	ldrb	r3, [r3, #0]
 800585a:	2b01      	cmp	r3, #1
 800585c:	d109      	bne.n	8005872 <USBH_HID_InterfaceInit+0xd6>
  {
    USBH_UsrLog("KeyBoard device found!");
 800585e:	487a      	ldr	r0, [pc, #488]	@ (8005a48 <USBH_HID_InterfaceInit+0x2ac>)
 8005860:	f002 fc18 	bl	8008094 <iprintf>
 8005864:	200a      	movs	r0, #10
 8005866:	f002 fc27 	bl	80080b8 <putchar>
    HID_Handle->Init = USBH_HID_KeybdInit;
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	4a77      	ldr	r2, [pc, #476]	@ (8005a4c <USBH_HID_InterfaceInit+0x2b0>)
 800586e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005870:	e01c      	b.n	80058ac <USBH_HID_InterfaceInit+0x110>
  }
  else if (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol  == HID_MOUSE_BOOT_CODE)
 8005872:	7dbb      	ldrb	r3, [r7, #22]
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	211a      	movs	r1, #26
 8005878:	fb01 f303 	mul.w	r3, r1, r3
 800587c:	4413      	add	r3, r2
 800587e:	f203 3347 	addw	r3, r3, #839	@ 0x347
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	2b02      	cmp	r3, #2
 8005886:	d109      	bne.n	800589c <USBH_HID_InterfaceInit+0x100>
  {
    USBH_UsrLog("Mouse device found!");
 8005888:	4871      	ldr	r0, [pc, #452]	@ (8005a50 <USBH_HID_InterfaceInit+0x2b4>)
 800588a:	f002 fc03 	bl	8008094 <iprintf>
 800588e:	200a      	movs	r0, #10
 8005890:	f002 fc12 	bl	80080b8 <putchar>
    HID_Handle->Init = USBH_HID_MouseInit;
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	4a6f      	ldr	r2, [pc, #444]	@ (8005a54 <USBH_HID_InterfaceInit+0x2b8>)
 8005898:	631a      	str	r2, [r3, #48]	@ 0x30
 800589a:	e007      	b.n	80058ac <USBH_HID_InterfaceInit+0x110>
  }
  else
  {
    USBH_UsrLog("Protocol not supported.");
 800589c:	486e      	ldr	r0, [pc, #440]	@ (8005a58 <USBH_HID_InterfaceInit+0x2bc>)
 800589e:	f002 fbf9 	bl	8008094 <iprintf>
 80058a2:	200a      	movs	r0, #10
 80058a4:	f002 fc08 	bl	80080b8 <putchar>
    return USBH_FAIL;
 80058a8:	2302      	movs	r3, #2
 80058aa:	e0c2      	b.n	8005a32 <USBH_HID_InterfaceInit+0x296>
  }

  HID_Handle->state     = HID_INIT;
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	2200      	movs	r2, #0
 80058b0:	709a      	strb	r2, [r3, #2]
  HID_Handle->ctl_state = HID_REQ_INIT;
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	2200      	movs	r2, #0
 80058b6:	715a      	strb	r2, [r3, #5]
  HID_Handle->ep_addr   = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80058b8:	7dbb      	ldrb	r3, [r7, #22]
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	211a      	movs	r1, #26
 80058be:	fb01 f303 	mul.w	r3, r1, r3
 80058c2:	4413      	add	r3, r2
 80058c4:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 80058c8:	781a      	ldrb	r2, [r3, #0]
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	769a      	strb	r2, [r3, #26]
  HID_Handle->length    = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80058ce:	7dbb      	ldrb	r3, [r7, #22]
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	211a      	movs	r1, #26
 80058d4:	fb01 f303 	mul.w	r3, r1, r3
 80058d8:	4413      	add	r3, r2
 80058da:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80058de:	881a      	ldrh	r2, [r3, #0]
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	831a      	strh	r2, [r3, #24]
  HID_Handle->poll      = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bInterval;
 80058e4:	7dbb      	ldrb	r3, [r7, #22]
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	211a      	movs	r1, #26
 80058ea:	fb01 f303 	mul.w	r3, r1, r3
 80058ee:	4413      	add	r3, r2
 80058f0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	461a      	mov	r2, r3
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	839a      	strh	r2, [r3, #28]

  if (HID_Handle->poll  < HID_MIN_POLL)
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	8b9b      	ldrh	r3, [r3, #28]
 8005900:	2b09      	cmp	r3, #9
 8005902:	d802      	bhi.n	800590a <USBH_HID_InterfaceInit+0x16e>
  {
    HID_Handle->poll = HID_MIN_POLL;
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	220a      	movs	r2, #10
 8005908:	839a      	strh	r2, [r3, #28]
  }

  /* Check fo available number of endpoints */
  /* Find the number of EPs in the Interface Descriptor */
  /* Choose the lower number in order not to overrun the buffer allocated */
  max_ep = ((phost->device.CfgDesc.Itf_Desc[interface].bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS) ?
 800590a:	7dbb      	ldrb	r3, [r7, #22]
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	211a      	movs	r1, #26
 8005910:	fb01 f303 	mul.w	r3, r1, r3
 8005914:	4413      	add	r3, r2
 8005916:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	2b02      	cmp	r3, #2
 800591e:	bf28      	it	cs
 8005920:	2302      	movcs	r3, #2
 8005922:	73fb      	strb	r3, [r7, #15]
             phost->device.CfgDesc.Itf_Desc[interface].bNumEndpoints : USBH_MAX_NUM_ENDPOINTS);


  /* Decode endpoint IN and OUT address from interface descriptor */
  for (num = 0U; num < max_ep; num++)
 8005924:	2300      	movs	r3, #0
 8005926:	75fb      	strb	r3, [r7, #23]
 8005928:	e07d      	b.n	8005a26 <USBH_HID_InterfaceInit+0x28a>
  {
    if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress & 0x80U)
 800592a:	7dbb      	ldrb	r3, [r7, #22]
 800592c:	7df9      	ldrb	r1, [r7, #23]
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	3101      	adds	r1, #1
 8005932:	00c9      	lsls	r1, r1, #3
 8005934:	201a      	movs	r0, #26
 8005936:	fb00 f303 	mul.w	r3, r0, r3
 800593a:	440b      	add	r3, r1
 800593c:	4413      	add	r3, r2
 800593e:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	b25b      	sxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	da35      	bge.n	80059b6 <USBH_HID_InterfaceInit+0x21a>
    {
      HID_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress);
 800594a:	7dbb      	ldrb	r3, [r7, #22]
 800594c:	7df9      	ldrb	r1, [r7, #23]
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	3101      	adds	r1, #1
 8005952:	00c9      	lsls	r1, r1, #3
 8005954:	201a      	movs	r0, #26
 8005956:	fb00 f303 	mul.w	r3, r0, r3
 800595a:	440b      	add	r3, r1
 800595c:	4413      	add	r3, r2
 800595e:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8005962:	781a      	ldrb	r2, [r3, #0]
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	711a      	strb	r2, [r3, #4]
      HID_Handle->InPipe = USBH_AllocPipe(phost, HID_Handle->InEp);
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	791b      	ldrb	r3, [r3, #4]
 800596c:	4619      	mov	r1, r3
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f001 ff13 	bl	800779a <USBH_AllocPipe>
 8005974:	4603      	mov	r3, r0
 8005976:	461a      	mov	r2, r3
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	705a      	strb	r2, [r3, #1]

      /* Open pipe for IN endpoint */
      USBH_OpenPipe(phost, HID_Handle->InPipe, HID_Handle->InEp, phost->device.address,
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	7859      	ldrb	r1, [r3, #1]
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	7918      	ldrb	r0, [r3, #4]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	8b12      	ldrh	r2, [r2, #24]
 8005994:	9202      	str	r2, [sp, #8]
 8005996:	2203      	movs	r2, #3
 8005998:	9201      	str	r2, [sp, #4]
 800599a:	9300      	str	r3, [sp, #0]
 800599c:	4623      	mov	r3, r4
 800599e:	4602      	mov	r2, r0
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f001 fecb 	bl	800773c <USBH_OpenPipe>
                    phost->device.speed, USB_EP_TYPE_INTR, HID_Handle->length);

      USBH_LL_SetToggle(phost, HID_Handle->InPipe, 0U);
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	785b      	ldrb	r3, [r3, #1]
 80059aa:	2200      	movs	r2, #0
 80059ac:	4619      	mov	r1, r3
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f002 f987 	bl	8007cc2 <USBH_LL_SetToggle>
 80059b4:	e034      	b.n	8005a20 <USBH_HID_InterfaceInit+0x284>
    }
    else
    {
      HID_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress);
 80059b6:	7dbb      	ldrb	r3, [r7, #22]
 80059b8:	7df9      	ldrb	r1, [r7, #23]
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	3101      	adds	r1, #1
 80059be:	00c9      	lsls	r1, r1, #3
 80059c0:	201a      	movs	r0, #26
 80059c2:	fb00 f303 	mul.w	r3, r0, r3
 80059c6:	440b      	add	r3, r1
 80059c8:	4413      	add	r3, r2
 80059ca:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 80059ce:	781a      	ldrb	r2, [r3, #0]
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	70da      	strb	r2, [r3, #3]
      HID_Handle->OutPipe  = USBH_AllocPipe(phost, HID_Handle->OutEp);
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	78db      	ldrb	r3, [r3, #3]
 80059d8:	4619      	mov	r1, r3
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f001 fedd 	bl	800779a <USBH_AllocPipe>
 80059e0:	4603      	mov	r3, r0
 80059e2:	461a      	mov	r2, r3
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	701a      	strb	r2, [r3, #0]

      /* Open pipe for OUT endpoint */
      USBH_OpenPipe(phost, HID_Handle->OutPipe, HID_Handle->OutEp, phost->device.address,
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	7819      	ldrb	r1, [r3, #0]
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	78d8      	ldrb	r0, [r3, #3]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	8b12      	ldrh	r2, [r2, #24]
 8005a00:	9202      	str	r2, [sp, #8]
 8005a02:	2203      	movs	r2, #3
 8005a04:	9201      	str	r2, [sp, #4]
 8005a06:	9300      	str	r3, [sp, #0]
 8005a08:	4623      	mov	r3, r4
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f001 fe95 	bl	800773c <USBH_OpenPipe>
                    phost->device.speed, USB_EP_TYPE_INTR, HID_Handle->length);

      USBH_LL_SetToggle(phost, HID_Handle->OutPipe, 0U);
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	2200      	movs	r2, #0
 8005a18:	4619      	mov	r1, r3
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f002 f951 	bl	8007cc2 <USBH_LL_SetToggle>
  for (num = 0U; num < max_ep; num++)
 8005a20:	7dfb      	ldrb	r3, [r7, #23]
 8005a22:	3301      	adds	r3, #1
 8005a24:	75fb      	strb	r3, [r7, #23]
 8005a26:	7dfa      	ldrb	r2, [r7, #23]
 8005a28:	7bfb      	ldrb	r3, [r7, #15]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	f4ff af7d 	bcc.w	800592a <USBH_HID_InterfaceInit+0x18e>
    }
  }

  return USBH_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	371c      	adds	r7, #28
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd90      	pop	{r4, r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	08008cd0 	.word	0x08008cd0
 8005a40:	08008cdc 	.word	0x08008cdc
 8005a44:	08008d04 	.word	0x08008d04
 8005a48:	08008d2c 	.word	0x08008d2c
 8005a4c:	08006059 	.word	0x08006059
 8005a50:	08008d44 	.word	0x08008d44
 8005a54:	08006109 	.word	0x08006109
 8005a58:	08008d58 	.word	0x08008d58

08005a5c <USBH_HID_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the HID class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8005a6a:	69db      	ldr	r3, [r3, #28]
 8005a6c:	60fb      	str	r3, [r7, #12]

  if (HID_Handle->InPipe != 0x00U)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	785b      	ldrb	r3, [r3, #1]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00e      	beq.n	8005a94 <USBH_HID_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, HID_Handle->InPipe);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	785b      	ldrb	r3, [r3, #1]
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f001 fe7c 	bl	800777a <USBH_ClosePipe>
    USBH_FreePipe(phost, HID_Handle->InPipe);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	785b      	ldrb	r3, [r3, #1]
 8005a86:	4619      	mov	r1, r3
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f001 fea6 	bl	80077da <USBH_FreePipe>
    HID_Handle->InPipe = 0U;     /* Reset the pipe as Free */
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	705a      	strb	r2, [r3, #1]
  }

  if (HID_Handle->OutPipe != 0x00U)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00e      	beq.n	8005aba <USBH_HID_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, HID_Handle->OutPipe);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f001 fe69 	bl	800777a <USBH_ClosePipe>
    USBH_FreePipe(phost, HID_Handle->OutPipe);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	4619      	mov	r1, r3
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f001 fe93 	bl	80077da <USBH_FreePipe>
    HID_Handle->OutPipe = 0U;     /* Reset the pipe as Free */
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	701a      	strb	r2, [r3, #0]
  }

  if (phost->pActiveClass->pData)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8005ac0:	69db      	ldr	r3, [r3, #28]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00b      	beq.n	8005ade <USBH_HID_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8005acc:	69db      	ldr	r3, [r3, #28]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f002 f968 	bl	8007da4 <free>
    phost->pActiveClass->pData = 0U;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8005ada:	2200      	movs	r2, #0
 8005adc:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <USBH_HID_ClassRequest>:
  *         for HID class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status         = USBH_BUSY;
 8005af0:	2301      	movs	r3, #1
 8005af2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef classReqStatus = USBH_BUSY;
 8005af4:	2301      	movs	r3, #1
 8005af6:	73bb      	strb	r3, [r7, #14]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8005afe:	69db      	ldr	r3, [r3, #28]
 8005b00:	60bb      	str	r3, [r7, #8]

  /* Switch HID state machine */
  switch (HID_Handle->ctl_state)
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	795b      	ldrb	r3, [r3, #5]
 8005b06:	2b05      	cmp	r3, #5
 8005b08:	d858      	bhi.n	8005bbc <USBH_HID_ClassRequest+0xd4>
 8005b0a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b10 <USBH_HID_ClassRequest+0x28>)
 8005b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b10:	08005b29 	.word	0x08005b29
 8005b14:	08005bbd 	.word	0x08005bbd
 8005b18:	08005b53 	.word	0x08005b53
 8005b1c:	08005b29 	.word	0x08005b29
 8005b20:	08005b6d 	.word	0x08005b6d
 8005b24:	08005b97 	.word	0x08005b97
  {
    case HID_REQ_INIT:
    case HID_REQ_GET_HID_DESC:

      /* Get HID Desc */
      if (USBH_HID_GetHIDDescriptor(phost, USB_HID_DESC_SIZE) == USBH_OK)
 8005b28:	2109      	movs	r1, #9
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f951 	bl	8005dd2 <USBH_HID_GetHIDDescriptor>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d144      	bne.n	8005bc0 <USBH_HID_ClassRequest+0xd8>
      {

        USBH_HID_ParseHIDDesc(&HID_Handle->HID_Desc, phost->device.Data);
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005b42:	4619      	mov	r1, r3
 8005b44:	4610      	mov	r0, r2
 8005b46:	f000 f9d7 	bl	8005ef8 <USBH_HID_ParseHIDDesc>
        HID_Handle->ctl_state = HID_REQ_GET_REPORT_DESC;
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	2202      	movs	r2, #2
 8005b4e:	715a      	strb	r2, [r3, #5]
      }

      break;
 8005b50:	e036      	b.n	8005bc0 <USBH_HID_ClassRequest+0xd8>
    case HID_REQ_GET_REPORT_DESC:


      /* Get Report Desc */
      if (USBH_HID_GetHIDReportDescriptor(phost, HID_Handle->HID_Desc.wItemLength) == USBH_OK)
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b56:	4619      	mov	r1, r3
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 f921 	bl	8005da0 <USBH_HID_GetHIDReportDescriptor>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d12f      	bne.n	8005bc4 <USBH_HID_ClassRequest+0xdc>
      {
        /* The descriptor is available in phost->device.Data */

        HID_Handle->ctl_state = HID_REQ_SET_IDLE;
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	2204      	movs	r2, #4
 8005b68:	715a      	strb	r2, [r3, #5]
      }

      break;
 8005b6a:	e02b      	b.n	8005bc4 <USBH_HID_ClassRequest+0xdc>

    case HID_REQ_SET_IDLE:

      classReqStatus = USBH_HID_SetIdle(phost, 0U, 0U);
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	2100      	movs	r1, #0
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 f947 	bl	8005e04 <USBH_HID_SetIdle>
 8005b76:	4603      	mov	r3, r0
 8005b78:	73bb      	strb	r3, [r7, #14]

      /* set Idle */
      if (classReqStatus == USBH_OK)
 8005b7a:	7bbb      	ldrb	r3, [r7, #14]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d103      	bne.n	8005b88 <USBH_HID_ClassRequest+0xa0>
      {
        HID_Handle->ctl_state = HID_REQ_SET_PROTOCOL;
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	2205      	movs	r2, #5
 8005b84:	715a      	strb	r2, [r3, #5]
        if (classReqStatus == USBH_NOT_SUPPORTED)
        {
          HID_Handle->ctl_state = HID_REQ_SET_PROTOCOL;
        }
      }
      break;
 8005b86:	e01f      	b.n	8005bc8 <USBH_HID_ClassRequest+0xe0>
        if (classReqStatus == USBH_NOT_SUPPORTED)
 8005b88:	7bbb      	ldrb	r3, [r7, #14]
 8005b8a:	2b03      	cmp	r3, #3
 8005b8c:	d11c      	bne.n	8005bc8 <USBH_HID_ClassRequest+0xe0>
          HID_Handle->ctl_state = HID_REQ_SET_PROTOCOL;
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	2205      	movs	r2, #5
 8005b92:	715a      	strb	r2, [r3, #5]
      break;
 8005b94:	e018      	b.n	8005bc8 <USBH_HID_ClassRequest+0xe0>

    case HID_REQ_SET_PROTOCOL:
      /* set protocol */
      if (USBH_HID_SetProtocol(phost, 0U) == USBH_OK)
 8005b96:	2100      	movs	r1, #0
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 f987 	bl	8005eac <USBH_HID_SetProtocol>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d113      	bne.n	8005bcc <USBH_HID_ClassRequest+0xe4>
      {
        HID_Handle->ctl_state = HID_REQ_IDLE;
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	715a      	strb	r2, [r3, #5]

        /* all requests performed*/
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8005bb0:	2102      	movs	r1, #2
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	4798      	blx	r3
        status = USBH_OK;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bba:	e007      	b.n	8005bcc <USBH_HID_ClassRequest+0xe4>

    case HID_REQ_IDLE:
    default:
      break;
 8005bbc:	bf00      	nop
 8005bbe:	e006      	b.n	8005bce <USBH_HID_ClassRequest+0xe6>
      break;
 8005bc0:	bf00      	nop
 8005bc2:	e004      	b.n	8005bce <USBH_HID_ClassRequest+0xe6>
      break;
 8005bc4:	bf00      	nop
 8005bc6:	e002      	b.n	8005bce <USBH_HID_ClassRequest+0xe6>
      break;
 8005bc8:	bf00      	nop
 8005bca:	e000      	b.n	8005bce <USBH_HID_ClassRequest+0xe6>
      break;
 8005bcc:	bf00      	nop
  }

  return status;
 8005bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3710      	adds	r7, #16
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}

08005bd8 <USBH_HID_Process>:
  *         The function is for managing state machine for HID data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_Process(USBH_HandleTypeDef *phost)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b088      	sub	sp, #32
 8005bdc:	af02      	add	r7, sp, #8
 8005bde:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8005be0:	2300      	movs	r3, #0
 8005be2:	75fb      	strb	r3, [r7, #23]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8005bea:	69db      	ldr	r3, [r3, #28]
 8005bec:	613b      	str	r3, [r7, #16]
  uint32_t XferSize;

  switch (HID_Handle->state)
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	789b      	ldrb	r3, [r3, #2]
 8005bf2:	2b06      	cmp	r3, #6
 8005bf4:	f200 80a9 	bhi.w	8005d4a <USBH_HID_Process+0x172>
 8005bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8005c00 <USBH_HID_Process+0x28>)
 8005bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bfe:	bf00      	nop
 8005c00:	08005c1d 	.word	0x08005c1d
 8005c04:	08005c2d 	.word	0x08005c2d
 8005c08:	08005d4b 	.word	0x08005d4b
 8005c0c:	08005d4b 	.word	0x08005d4b
 8005c10:	08005c9d 	.word	0x08005c9d
 8005c14:	08005c87 	.word	0x08005c87
 8005c18:	08005ccb 	.word	0x08005ccb
  {
    case HID_INIT:
      HID_Handle->Init(phost);
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	4798      	blx	r3
      HID_Handle->state = HID_IDLE;
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	2201      	movs	r2, #1
 8005c28:	709a      	strb	r2, [r3, #2]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005c2a:	e093      	b.n	8005d54 <USBH_HID_Process+0x17c>

    case HID_IDLE:
      status = USBH_HID_GetReport(phost, 0x01U, 0U, HID_Handle->pData, (uint8_t)HID_Handle->length);
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	695a      	ldr	r2, [r3, #20]
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	8b1b      	ldrh	r3, [r3, #24]
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	9300      	str	r3, [sp, #0]
 8005c38:	4613      	mov	r3, r2
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	2101      	movs	r1, #1
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f908 	bl	8005e54 <USBH_HID_GetReport>
 8005c44:	4603      	mov	r3, r0
 8005c46:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8005c48:	7dfb      	ldrb	r3, [r7, #23]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d103      	bne.n	8005c56 <USBH_HID_Process+0x7e>
      {
        HID_Handle->state = HID_SYNC;
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	2205      	movs	r2, #5
 8005c52:	709a      	strb	r2, [r3, #2]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005c54:	e07e      	b.n	8005d54 <USBH_HID_Process+0x17c>
      else if (status == USBH_BUSY)
 8005c56:	7dfb      	ldrb	r3, [r7, #23]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d105      	bne.n	8005c68 <USBH_HID_Process+0x90>
        HID_Handle->state = HID_IDLE;
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	709a      	strb	r2, [r3, #2]
        status = USBH_OK;
 8005c62:	2300      	movs	r3, #0
 8005c64:	75fb      	strb	r3, [r7, #23]
      break;
 8005c66:	e075      	b.n	8005d54 <USBH_HID_Process+0x17c>
      else if (status == USBH_NOT_SUPPORTED)
 8005c68:	7dfb      	ldrb	r3, [r7, #23]
 8005c6a:	2b03      	cmp	r3, #3
 8005c6c:	d105      	bne.n	8005c7a <USBH_HID_Process+0xa2>
        HID_Handle->state = HID_SYNC;
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	2205      	movs	r2, #5
 8005c72:	709a      	strb	r2, [r3, #2]
        status = USBH_OK;
 8005c74:	2300      	movs	r3, #0
 8005c76:	75fb      	strb	r3, [r7, #23]
      break;
 8005c78:	e06c      	b.n	8005d54 <USBH_HID_Process+0x17c>
        HID_Handle->state = HID_ERROR;
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	2207      	movs	r2, #7
 8005c7e:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8005c80:	2302      	movs	r3, #2
 8005c82:	75fb      	strb	r3, [r7, #23]
      break;
 8005c84:	e066      	b.n	8005d54 <USBH_HID_Process+0x17c>

    case HID_SYNC:
      /* Sync with start of Even Frame */
      if (phost->Timer & 1U)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8d3 33c0 	ldr.w	r3, [r3, #960]	@ 0x3c0
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d05c      	beq.n	8005d4e <USBH_HID_Process+0x176>
      {
        HID_Handle->state = HID_GET_DATA;
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	2204      	movs	r2, #4
 8005c98:	709a      	strb	r2, [r3, #2]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005c9a:	e058      	b.n	8005d4e <USBH_HID_Process+0x176>

    case HID_GET_DATA:
      USBH_InterruptReceiveData(phost, HID_Handle->pData,
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	6959      	ldr	r1, [r3, #20]
                                (uint8_t)HID_Handle->length,
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	8b1b      	ldrh	r3, [r3, #24]
      USBH_InterruptReceiveData(phost, HID_Handle->pData,
 8005ca4:	b2da      	uxtb	r2, r3
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	785b      	ldrb	r3, [r3, #1]
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f001 fd27 	bl	80076fe <USBH_InterruptReceiveData>
                                HID_Handle->InPipe);

      HID_Handle->state = HID_POLL;
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	2206      	movs	r2, #6
 8005cb4:	709a      	strb	r2, [r3, #2]
      HID_Handle->timer = phost->Timer;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f8d3 23c0 	ldr.w	r2, [r3, #960]	@ 0x3c0
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	621a      	str	r2, [r3, #32]
      HID_Handle->DataReady = 0U;
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      break;
 8005cc8:	e044      	b.n	8005d54 <USBH_HID_Process+0x17c>

    case HID_POLL:
      if (USBH_LL_GetURBState(phost, HID_Handle->InPipe) == USBH_URB_DONE)
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	785b      	ldrb	r3, [r3, #1]
 8005cce:	4619      	mov	r1, r3
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f001 ffd5 	bl	8007c80 <USBH_LL_GetURBState>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d120      	bne.n	8005d1e <USBH_HID_Process+0x146>
      {
        XferSize = USBH_LL_GetLastXferSize(phost, HID_Handle->InPipe);
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	785b      	ldrb	r3, [r3, #1]
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f001 ff3a 	bl	8007b5c <USBH_LL_GetLastXferSize>
 8005ce8:	60f8      	str	r0, [r7, #12]

        if ((HID_Handle->DataReady == 0U) && (XferSize != 0U))
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d12e      	bne.n	8005d52 <USBH_HID_Process+0x17a>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d02b      	beq.n	8005d52 <USBH_HID_Process+0x17a>
        {
          USBH_HID_FifoWrite(&HID_Handle->fifo, HID_Handle->pData, HID_Handle->length);
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	f103 0008 	add.w	r0, r3, #8
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	6959      	ldr	r1, [r3, #20]
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	8b1b      	ldrh	r3, [r3, #24]
 8005d08:	461a      	mov	r2, r3
 8005d0a:	f000 f948 	bl	8005f9e <USBH_HID_FifoWrite>
          HID_Handle->DataReady = 1U;
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          USBH_HID_EventCallback(phost);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f994 	bl	8006044 <USBH_HID_EventCallback>
            /* Change state to issue next IN token */
            HID_Handle->state = HID_GET_DATA;
          }
        }
      }
      break;
 8005d1c:	e019      	b.n	8005d52 <USBH_HID_Process+0x17a>
        if (USBH_LL_GetURBState(phost, HID_Handle->InPipe) == USBH_URB_STALL)
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	785b      	ldrb	r3, [r3, #1]
 8005d22:	4619      	mov	r1, r3
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f001 ffab 	bl	8007c80 <USBH_LL_GetURBState>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	2b05      	cmp	r3, #5
 8005d2e:	d110      	bne.n	8005d52 <USBH_HID_Process+0x17a>
          if (USBH_ClrFeature(phost, HID_Handle->ep_addr) == USBH_OK)
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	7e9b      	ldrb	r3, [r3, #26]
 8005d34:	4619      	mov	r1, r3
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f001 f8ef 	bl	8006f1a <USBH_ClrFeature>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d107      	bne.n	8005d52 <USBH_HID_Process+0x17a>
            HID_Handle->state = HID_GET_DATA;
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	2204      	movs	r2, #4
 8005d46:	709a      	strb	r2, [r3, #2]
      break;
 8005d48:	e003      	b.n	8005d52 <USBH_HID_Process+0x17a>

    default:
      break;
 8005d4a:	bf00      	nop
 8005d4c:	e002      	b.n	8005d54 <USBH_HID_Process+0x17c>
      break;
 8005d4e:	bf00      	nop
 8005d50:	e000      	b.n	8005d54 <USBH_HID_Process+0x17c>
      break;
 8005d52:	bf00      	nop
  }

  return status;
 8005d54:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3718      	adds	r7, #24
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop

08005d60 <USBH_HID_SOFProcess>:
  *         The function is for managing the SOF Process
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8005d6e:	69db      	ldr	r3, [r3, #28]
 8005d70:	60fb      	str	r3, [r7, #12]

  if (HID_Handle->state == HID_POLL)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	789b      	ldrb	r3, [r3, #2]
 8005d76:	2b06      	cmp	r3, #6
 8005d78:	d10c      	bne.n	8005d94 <USBH_HID_SOFProcess+0x34>
  {
    if ((phost->Timer - HID_Handle->timer) >= HID_Handle->poll)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8d3 23c0 	ldr.w	r2, [r3, #960]	@ 0x3c0
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	8b92      	ldrh	r2, [r2, #28]
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d302      	bcc.n	8005d94 <USBH_HID_SOFProcess+0x34>
    {
      HID_Handle->state = HID_GET_DATA;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2204      	movs	r2, #4
 8005d92:	709a      	strb	r2, [r3, #2]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
  }
  return USBH_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3714      	adds	r7, #20
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr

08005da0 <USBH_HID_GetHIDReportDescriptor>:
  * @param  Length : HID Report Descriptor Length
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_GetHIDReportDescriptor(USBH_HandleTypeDef *phost,
                                                   uint16_t length)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b086      	sub	sp, #24
 8005da4:	af02      	add	r7, sp, #8
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	460b      	mov	r3, r1
 8005daa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_INTERFACE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_HID_REPORT,
                              phost->device.Data,
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8005db2:	887b      	ldrh	r3, [r7, #2]
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	4613      	mov	r3, r2
 8005db8:	f44f 5208 	mov.w	r2, #8704	@ 0x2200
 8005dbc:	2101      	movs	r1, #1
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f001 f80b 	bl	8006dda <USBH_GetDescriptor>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	73fb      	strb	r3, [r7, #15]
  HID report descriptor parsing is not required.
  In case, for supporting Non-Boot Protocol devices and output reports,
  user may parse the report descriptor*/


  return status;
 8005dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3710      	adds	r7, #16
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <USBH_HID_GetHIDDescriptor>:
  * @param  Length : HID Descriptor Length
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_GetHIDDescriptor(USBH_HandleTypeDef *phost,
                                             uint16_t length)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b086      	sub	sp, #24
 8005dd6:	af02      	add	r7, sp, #8
 8005dd8:	6078      	str	r0, [r7, #4]
 8005dda:	460b      	mov	r3, r1
 8005ddc:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_INTERFACE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_HID,
                              phost->device.Data,
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8005de4:	887b      	ldrh	r3, [r7, #2]
 8005de6:	9300      	str	r3, [sp, #0]
 8005de8:	4613      	mov	r3, r2
 8005dea:	f44f 5204 	mov.w	r2, #8448	@ 0x2100
 8005dee:	2101      	movs	r1, #1
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 fff2 	bl	8006dda <USBH_GetDescriptor>
 8005df6:	4603      	mov	r3, r0
 8005df8:	73fb      	strb	r3, [r7, #15]
                              length);

  return status;
 8005dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <USBH_HID_SetIdle>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_SetIdle(USBH_HandleTypeDef *phost,
                                    uint8_t duration,
                                    uint8_t reportId)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b082      	sub	sp, #8
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	70fb      	strb	r3, [r7, #3]
 8005e10:	4613      	mov	r3, r2
 8005e12:	70bb      	strb	r3, [r7, #2]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE | \
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2221      	movs	r2, #33	@ 0x21
 8005e18:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;


  phost->Control.setup.b.bRequest = USB_HID_SET_IDLE;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	220a      	movs	r2, #10
 8005e1e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = (uint16_t)(((uint32_t)duration << 8U) | (uint32_t)reportId);
 8005e20:	78fb      	ldrb	r3, [r7, #3]
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	021b      	lsls	r3, r3, #8
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	78bb      	ldrb	r3, [r7, #2]
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	b29a      	uxth	r2, r3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 8005e40:	2200      	movs	r2, #0
 8005e42:	2100      	movs	r1, #0
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f001 fa3c 	bl	80072c2 <USBH_CtlReq>
 8005e4a:	4603      	mov	r3, r0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3708      	adds	r7, #8
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <USBH_HID_GetReport>:
USBH_StatusTypeDef USBH_HID_GetReport(USBH_HandleTypeDef *phost,
                                      uint8_t reportType,
                                      uint8_t reportId,
                                      uint8_t *reportBuff,
                                      uint8_t reportLen)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	607b      	str	r3, [r7, #4]
 8005e5e:	460b      	mov	r3, r1
 8005e60:	72fb      	strb	r3, [r7, #11]
 8005e62:	4613      	mov	r3, r2
 8005e64:	72bb      	strb	r3, [r7, #10]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_RECIPIENT_INTERFACE | \
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	22a1      	movs	r2, #161	@ 0xa1
 8005e6a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;


  phost->Control.setup.b.bRequest = USB_HID_GET_REPORT;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = (uint16_t)(((uint32_t)reportType << 8U) | (uint32_t)reportId);
 8005e72:	7afb      	ldrb	r3, [r7, #11]
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	021b      	lsls	r3, r3, #8
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	7abb      	ldrb	r3, [r7, #10]
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = reportLen;
 8005e8c:	7e3b      	ldrb	r3, [r7, #24]
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, reportBuff, (uint16_t)reportLen);
 8005e94:	7e3b      	ldrb	r3, [r7, #24]
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	461a      	mov	r2, r3
 8005e9a:	6879      	ldr	r1, [r7, #4]
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f001 fa10 	bl	80072c2 <USBH_CtlReq>
 8005ea2:	4603      	mov	r3, r0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <USBH_HID_SetProtocol>:
  * @param  protocol : Set Protocol for HID : boot/report protocol
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_SetProtocol(USBH_HandleTypeDef *phost,
                                        uint8_t protocol)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	70fb      	strb	r3, [r7, #3]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2221      	movs	r2, #33	@ 0x21
 8005ebc:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_TYPE_CLASS;

  phost->Control.setup.b.bRequest = USB_HID_SET_PROTOCOL;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	220b      	movs	r2, #11
 8005ec2:	745a      	strb	r2, [r3, #17]
  if (protocol)
 8005ec4:	78fb      	ldrb	r3, [r7, #3]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <USBH_HID_SetProtocol+0x26>
  {
    phost->Control.setup.b.wValue.w = 0U;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	825a      	strh	r2, [r3, #18]
 8005ed0:	e002      	b.n	8005ed8 <USBH_HID_SetProtocol+0x2c>
  }
  else
  {
    phost->Control.setup.b.wValue.w = 1U;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	825a      	strh	r2, [r3, #18]
  }

  phost->Control.setup.b.wIndex.w = 0U;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2100      	movs	r1, #0
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f001 f9ea 	bl	80072c2 <USBH_CtlReq>
 8005eee:	4603      	mov	r3, r0

}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3708      	adds	r7, #8
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <USBH_HID_ParseHIDDesc>:
  * @param  desc: HID Descriptor
  * @param  buf: Buffer where the source descriptor is available
  * @retval None
  */
static void  USBH_HID_ParseHIDDesc(HID_DescTypeDef *desc, uint8_t *buf)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	6039      	str	r1, [r7, #0]

  desc->bLength                  = *(uint8_t *)(buf + 0);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	781a      	ldrb	r2, [r3, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	701a      	strb	r2, [r3, #0]
  desc->bDescriptorType          = *(uint8_t *)(buf + 1);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	785a      	ldrb	r2, [r3, #1]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	705a      	strb	r2, [r3, #1]
  desc->bcdHID                   =  LE16(buf + 2);
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	3302      	adds	r3, #2
 8005f16:	781b      	ldrb	r3, [r3, #0]
 8005f18:	461a      	mov	r2, r3
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	3303      	adds	r3, #3
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	021b      	lsls	r3, r3, #8
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	4313      	orrs	r3, r2
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	805a      	strh	r2, [r3, #2]
  desc->bCountryCode             = *(uint8_t *)(buf + 4);
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	791a      	ldrb	r2, [r3, #4]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	711a      	strb	r2, [r3, #4]
  desc->bNumDescriptors          = *(uint8_t *)(buf + 5);
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	795a      	ldrb	r2, [r3, #5]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	715a      	strb	r2, [r3, #5]
  desc->bReportDescriptorType    = *(uint8_t *)(buf + 6);
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	799a      	ldrb	r2, [r3, #6]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	719a      	strb	r2, [r3, #6]
  desc->wItemLength              =  LE16(buf + 7);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	3307      	adds	r3, #7
 8005f48:	781b      	ldrb	r3, [r3, #0]
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	3308      	adds	r3, #8
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	021b      	lsls	r3, r3, #8
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	4313      	orrs	r3, r2
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	811a      	strh	r2, [r3, #8]
}
 8005f5e:	bf00      	nop
 8005f60:	370c      	adds	r7, #12
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bc80      	pop	{r7}
 8005f66:	4770      	bx	lr

08005f68 <USBH_HID_FifoInit>:
  * @param  buf: Fifo buffer
  * @param  size: Fifo Size
  * @retval none
  */
void USBH_HID_FifoInit(FIFO_TypeDef *f, uint8_t *buf, uint16_t size)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	4613      	mov	r3, r2
 8005f74:	80fb      	strh	r3, [r7, #6]
  f->head = 0U;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	809a      	strh	r2, [r3, #4]
  f->tail = 0U;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	80da      	strh	r2, [r3, #6]
  f->lock = 0U;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	729a      	strb	r2, [r3, #10]
  f->size = size;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	88fa      	ldrh	r2, [r7, #6]
 8005f8c:	811a      	strh	r2, [r3, #8]
  f->buf = buf;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	601a      	str	r2, [r3, #0]
}
 8005f94:	bf00      	nop
 8005f96:	3714      	adds	r7, #20
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bc80      	pop	{r7}
 8005f9c:	4770      	bx	lr

08005f9e <USBH_HID_FifoWrite>:
  * @param  buf: read buffer
  * @param  nbytes: number of item to write
  * @retval number of written items
  */
uint16_t USBH_HID_FifoWrite(FIFO_TypeDef *f, void *buf, uint16_t  nbytes)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b087      	sub	sp, #28
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	60f8      	str	r0, [r7, #12]
 8005fa6:	60b9      	str	r1, [r7, #8]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	80fb      	strh	r3, [r7, #6]
  uint16_t i;
  uint8_t *p;

  p = (uint8_t *) buf;
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	613b      	str	r3, [r7, #16]

  if (f->lock == 0U)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	7a9b      	ldrb	r3, [r3, #10]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d13c      	bne.n	8006032 <USBH_HID_FifoWrite+0x94>
  {
    f->lock = 1U;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	729a      	strb	r2, [r3, #10]

    for (i = 0U; i < nbytes; i++)
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	82fb      	strh	r3, [r7, #22]
 8005fc2:	e032      	b.n	800602a <USBH_HID_FifoWrite+0x8c>
    {
      if ((f->head + 1U == f->tail) ||
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	889b      	ldrh	r3, [r3, #4]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	88d2      	ldrh	r2, [r2, #6]
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d00a      	beq.n	8005fe8 <USBH_HID_FifoWrite+0x4a>
          ((f->head + 1U == f->size) && (f->tail == 0U)))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	889b      	ldrh	r3, [r3, #4]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	8912      	ldrh	r2, [r2, #8]
      if ((f->head + 1U == f->tail) ||
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d108      	bne.n	8005ff2 <USBH_HID_FifoWrite+0x54>
          ((f->head + 1U == f->size) && (f->tail == 0U)))
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	88db      	ldrh	r3, [r3, #6]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d104      	bne.n	8005ff2 <USBH_HID_FifoWrite+0x54>
      {
        f->lock = 0U;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	729a      	strb	r2, [r3, #10]
        return i;
 8005fee:	8afb      	ldrh	r3, [r7, #22]
 8005ff0:	e023      	b.n	800603a <USBH_HID_FifoWrite+0x9c>
      }
      else
      {
        f->buf[f->head] = *p++;
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	1c5a      	adds	r2, r3, #1
 8005ff6:	613a      	str	r2, [r7, #16]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	6812      	ldr	r2, [r2, #0]
 8005ffc:	68f9      	ldr	r1, [r7, #12]
 8005ffe:	8889      	ldrh	r1, [r1, #4]
 8006000:	440a      	add	r2, r1
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	7013      	strb	r3, [r2, #0]
        f->head++;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	889b      	ldrh	r3, [r3, #4]
 800600a:	3301      	adds	r3, #1
 800600c:	b29a      	uxth	r2, r3
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	809a      	strh	r2, [r3, #4]

        if (f->head == f->size)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	889a      	ldrh	r2, [r3, #4]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	891b      	ldrh	r3, [r3, #8]
 800601a:	429a      	cmp	r2, r3
 800601c:	d102      	bne.n	8006024 <USBH_HID_FifoWrite+0x86>
        {
          f->head = 0U;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	809a      	strh	r2, [r3, #4]
    for (i = 0U; i < nbytes; i++)
 8006024:	8afb      	ldrh	r3, [r7, #22]
 8006026:	3301      	adds	r3, #1
 8006028:	82fb      	strh	r3, [r7, #22]
 800602a:	8afa      	ldrh	r2, [r7, #22]
 800602c:	88fb      	ldrh	r3, [r7, #6]
 800602e:	429a      	cmp	r2, r3
 8006030:	d3c8      	bcc.n	8005fc4 <USBH_HID_FifoWrite+0x26>
        }
      }
    }
  }

  f->lock = 0U;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	729a      	strb	r2, [r3, #10]

  return nbytes;
 8006038:	88fb      	ldrh	r3, [r7, #6]
}
 800603a:	4618      	mov	r0, r3
 800603c:	371c      	adds	r7, #28
 800603e:	46bd      	mov	sp, r7
 8006040:	bc80      	pop	{r7}
 8006042:	4770      	bx	lr

08006044 <USBH_HID_EventCallback>:
* @brief  The function is a callback about HID Data events
*  @param  phost: Selected device
* @retval None
*/
__weak void USBH_HID_EventCallback(USBH_HandleTypeDef *phost)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800604c:	bf00      	nop
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	bc80      	pop	{r7}
 8006054:	4770      	bx	lr
	...

08006058 <USBH_HID_KeybdInit>:
  *         The function init the HID keyboard.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_KeybdInit(USBH_HandleTypeDef *phost)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  uint32_t x;
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8006066:	69db      	ldr	r3, [r3, #28]
 8006068:	60bb      	str	r3, [r7, #8]

  keybd_info.lctrl = keybd_info.lshift = 0U;
 800606a:	4b24      	ldr	r3, [pc, #144]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 800606c:	2200      	movs	r2, #0
 800606e:	709a      	strb	r2, [r3, #2]
 8006070:	4b22      	ldr	r3, [pc, #136]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 8006072:	789a      	ldrb	r2, [r3, #2]
 8006074:	4b21      	ldr	r3, [pc, #132]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 8006076:	705a      	strb	r2, [r3, #1]
  keybd_info.lalt = keybd_info.lgui = 0U;
 8006078:	4b20      	ldr	r3, [pc, #128]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 800607a:	2200      	movs	r2, #0
 800607c:	711a      	strb	r2, [r3, #4]
 800607e:	4b1f      	ldr	r3, [pc, #124]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 8006080:	791a      	ldrb	r2, [r3, #4]
 8006082:	4b1e      	ldr	r3, [pc, #120]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 8006084:	70da      	strb	r2, [r3, #3]
  keybd_info.rctrl = keybd_info.rshift = 0U;
 8006086:	4b1d      	ldr	r3, [pc, #116]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 8006088:	2200      	movs	r2, #0
 800608a:	719a      	strb	r2, [r3, #6]
 800608c:	4b1b      	ldr	r3, [pc, #108]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 800608e:	799a      	ldrb	r2, [r3, #6]
 8006090:	4b1a      	ldr	r3, [pc, #104]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 8006092:	715a      	strb	r2, [r3, #5]
  keybd_info.ralt = keybd_info.rgui = 0U;
 8006094:	4b19      	ldr	r3, [pc, #100]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 8006096:	2200      	movs	r2, #0
 8006098:	721a      	strb	r2, [r3, #8]
 800609a:	4b18      	ldr	r3, [pc, #96]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 800609c:	7a1a      	ldrb	r2, [r3, #8]
 800609e:	4b17      	ldr	r3, [pc, #92]	@ (80060fc <USBH_HID_KeybdInit+0xa4>)
 80060a0:	71da      	strb	r2, [r3, #7]


  for (x = 0U; x < (sizeof(keybd_report_data) / sizeof(uint32_t)); x++)
 80060a2:	2300      	movs	r3, #0
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	e00c      	b.n	80060c2 <USBH_HID_KeybdInit+0x6a>
  {
    keybd_report_data[x] = 0U;
 80060a8:	4a15      	ldr	r2, [pc, #84]	@ (8006100 <USBH_HID_KeybdInit+0xa8>)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2100      	movs	r1, #0
 80060ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    keybd_rx_report_buf[x] = 0U;
 80060b2:	4a14      	ldr	r2, [pc, #80]	@ (8006104 <USBH_HID_KeybdInit+0xac>)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2100      	movs	r1, #0
 80060b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (x = 0U; x < (sizeof(keybd_report_data) / sizeof(uint32_t)); x++)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	3301      	adds	r3, #1
 80060c0:	60fb      	str	r3, [r7, #12]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d9ef      	bls.n	80060a8 <USBH_HID_KeybdInit+0x50>
  }

  if (HID_Handle->length > (sizeof(keybd_report_data)))
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	8b1b      	ldrh	r3, [r3, #24]
 80060cc:	2b08      	cmp	r3, #8
 80060ce:	d902      	bls.n	80060d6 <USBH_HID_KeybdInit+0x7e>
  {
    HID_Handle->length = (sizeof(keybd_report_data));
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2208      	movs	r2, #8
 80060d4:	831a      	strh	r2, [r3, #24]
  }
  HID_Handle->pData = (uint8_t *)(void *)keybd_rx_report_buf;
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	4a0a      	ldr	r2, [pc, #40]	@ (8006104 <USBH_HID_KeybdInit+0xac>)
 80060da:	615a      	str	r2, [r3, #20]
  USBH_HID_FifoInit(&HID_Handle->fifo, phost->device.Data, HID_QUEUE_SIZE * sizeof(keybd_report_data));
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f103 0008 	add.w	r0, r3, #8
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80060e8:	2250      	movs	r2, #80	@ 0x50
 80060ea:	4619      	mov	r1, r3
 80060ec:	f7ff ff3c 	bl	8005f68 <USBH_HID_FifoInit>

  return USBH_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	20000568 	.word	0x20000568
 8006100:	20000580 	.word	0x20000580
 8006104:	20000578 	.word	0x20000578

08006108 <USBH_HID_MouseInit>:
  *         The function init the HID mouse.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_MouseInit(USBH_HandleTypeDef *phost)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  uint32_t i;
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8006116:	69db      	ldr	r3, [r3, #28]
 8006118:	60bb      	str	r3, [r7, #8]

  mouse_info.x = 0U;
 800611a:	4b1d      	ldr	r3, [pc, #116]	@ (8006190 <USBH_HID_MouseInit+0x88>)
 800611c:	2200      	movs	r2, #0
 800611e:	701a      	strb	r2, [r3, #0]
  mouse_info.y = 0U;
 8006120:	4b1b      	ldr	r3, [pc, #108]	@ (8006190 <USBH_HID_MouseInit+0x88>)
 8006122:	2200      	movs	r2, #0
 8006124:	705a      	strb	r2, [r3, #1]
  mouse_info.buttons[0] = 0U;
 8006126:	4b1a      	ldr	r3, [pc, #104]	@ (8006190 <USBH_HID_MouseInit+0x88>)
 8006128:	2200      	movs	r2, #0
 800612a:	709a      	strb	r2, [r3, #2]
  mouse_info.buttons[1] = 0U;
 800612c:	4b18      	ldr	r3, [pc, #96]	@ (8006190 <USBH_HID_MouseInit+0x88>)
 800612e:	2200      	movs	r2, #0
 8006130:	70da      	strb	r2, [r3, #3]
  mouse_info.buttons[2] = 0U;
 8006132:	4b17      	ldr	r3, [pc, #92]	@ (8006190 <USBH_HID_MouseInit+0x88>)
 8006134:	2200      	movs	r2, #0
 8006136:	711a      	strb	r2, [r3, #4]

  for (i = 0U; i < (sizeof(mouse_report_data) / sizeof(uint32_t)); i++)
 8006138:	2300      	movs	r3, #0
 800613a:	60fb      	str	r3, [r7, #12]
 800613c:	e00c      	b.n	8006158 <USBH_HID_MouseInit+0x50>
  {
    mouse_report_data[i] = 0U;
 800613e:	4a15      	ldr	r2, [pc, #84]	@ (8006194 <USBH_HID_MouseInit+0x8c>)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2100      	movs	r1, #0
 8006144:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    mouse_rx_report_buf[i] = 0U;
 8006148:	4a13      	ldr	r2, [pc, #76]	@ (8006198 <USBH_HID_MouseInit+0x90>)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2100      	movs	r1, #0
 800614e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0U; i < (sizeof(mouse_report_data) / sizeof(uint32_t)); i++)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	3301      	adds	r3, #1
 8006156:	60fb      	str	r3, [r7, #12]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2b01      	cmp	r3, #1
 800615c:	d9ef      	bls.n	800613e <USBH_HID_MouseInit+0x36>
  }

  if (HID_Handle->length > sizeof(mouse_report_data))
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	8b1b      	ldrh	r3, [r3, #24]
 8006162:	2b08      	cmp	r3, #8
 8006164:	d902      	bls.n	800616c <USBH_HID_MouseInit+0x64>
  {
    HID_Handle->length = sizeof(mouse_report_data);
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	2208      	movs	r2, #8
 800616a:	831a      	strh	r2, [r3, #24]
  }
  HID_Handle->pData = (uint8_t *)(void *)mouse_rx_report_buf;
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	4a0a      	ldr	r2, [pc, #40]	@ (8006198 <USBH_HID_MouseInit+0x90>)
 8006170:	615a      	str	r2, [r3, #20]
  USBH_HID_FifoInit(&HID_Handle->fifo, phost->device.Data, HID_QUEUE_SIZE * sizeof(mouse_report_data));
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	f103 0008 	add.w	r0, r3, #8
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800617e:	2250      	movs	r2, #80	@ 0x50
 8006180:	4619      	mov	r1, r3
 8006182:	f7ff fef1 	bl	8005f68 <USBH_HID_FifoInit>

  return USBH_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	20000588 	.word	0x20000588
 8006194:	20000590 	.word	0x20000590
 8006198:	20000598 	.word	0x20000598

0800619c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	4613      	mov	r3, r2
 80061a8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10a      	bne.n	80061c6 <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 80061b0:	481c      	ldr	r0, [pc, #112]	@ (8006224 <USBH_Init+0x88>)
 80061b2:	f001 ff6f 	bl	8008094 <iprintf>
 80061b6:	481c      	ldr	r0, [pc, #112]	@ (8006228 <USBH_Init+0x8c>)
 80061b8:	f001 ff6c 	bl	8008094 <iprintf>
 80061bc:	200a      	movs	r0, #10
 80061be:	f001 ff7b 	bl	80080b8 <putchar>
    return USBH_FAIL;
 80061c2:	2302      	movs	r3, #2
 80061c4:	e029      	b.n	800621a <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	79fa      	ldrb	r2, [r7, #7]
 80061ca:	f883 23c4 	strb.w	r2, [r3, #964]	@ 0x3c4

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f8c3 2378 	str.w	r2, [r3, #888]	@ 0x378
  phost->ClassNumber = 0U;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2200      	movs	r2, #0
 80061da:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f000 f824 	bl	800622c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2200      	movs	r2, #0
 80061f0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
  phost->device.is_disconnected = 0U;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.is_ReEnumerated = 0U;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d003      	beq.n	8006212 <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f001 fbf2 	bl	80079fc <USBH_LL_Init>

  return USBH_OK;
 8006218:	2300      	movs	r3, #0
}
 800621a:	4618      	mov	r0, r3
 800621c:	3710      	adds	r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	08008d70 	.word	0x08008d70
 8006228:	08008d78 	.word	0x08008d78

0800622c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006234:	2300      	movs	r3, #0
 8006236:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006238:	2300      	movs	r3, #0
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	e008      	b.n	8006250 <DeInitStateMachine+0x24>
  {
    phost->Pipes[i] = 0U;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	32e0      	adds	r2, #224	@ 0xe0
 8006244:	2100      	movs	r1, #0
 8006246:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	3301      	adds	r3, #1
 800624e:	60fb      	str	r3, [r7, #12]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2b0e      	cmp	r3, #14
 8006254:	d9f3      	bls.n	800623e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006256:	2300      	movs	r3, #0
 8006258:	60fb      	str	r3, [r7, #12]
 800625a:	e009      	b.n	8006270 <DeInitStateMachine+0x44>
  {
    phost->device.Data[i] = 0U;
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	4413      	add	r3, r2
 8006262:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006266:	2200      	movs	r2, #0
 8006268:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3301      	adds	r3, #1
 800626e:	60fb      	str	r3, [r7, #12]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006276:	d3f1      	bcc.n	800625c <DeInitStateMachine+0x30>
  }

  phost->gState = HOST_IDLE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0

  phost->Control.state = CTRL_SETUP;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2240      	movs	r2, #64	@ 0x40
 800629c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

  return USBH_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bc80      	pop	{r7}
 80062be:	4770      	bx	lr

080062c0 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80062ca:	2300      	movs	r3, #0
 80062cc:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d020      	beq.n	8006316 <USBH_RegisterClass+0x56>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d10f      	bne.n	80062fe <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062e4:	1c59      	adds	r1, r3, #1
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	f8c2 137c 	str.w	r1, [r2, #892]	@ 0x37c
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	33dc      	adds	r3, #220	@ 0xdc
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	4413      	add	r3, r2
 80062f4:	683a      	ldr	r2, [r7, #0]
 80062f6:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 80062f8:	2300      	movs	r3, #0
 80062fa:	73fb      	strb	r3, [r7, #15]
 80062fc:	e016      	b.n	800632c <USBH_RegisterClass+0x6c>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 80062fe:	480e      	ldr	r0, [pc, #56]	@ (8006338 <USBH_RegisterClass+0x78>)
 8006300:	f001 fec8 	bl	8008094 <iprintf>
 8006304:	480d      	ldr	r0, [pc, #52]	@ (800633c <USBH_RegisterClass+0x7c>)
 8006306:	f001 fec5 	bl	8008094 <iprintf>
 800630a:	200a      	movs	r0, #10
 800630c:	f001 fed4 	bl	80080b8 <putchar>
      status = USBH_FAIL;
 8006310:	2302      	movs	r3, #2
 8006312:	73fb      	strb	r3, [r7, #15]
 8006314:	e00a      	b.n	800632c <USBH_RegisterClass+0x6c>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 8006316:	4808      	ldr	r0, [pc, #32]	@ (8006338 <USBH_RegisterClass+0x78>)
 8006318:	f001 febc 	bl	8008094 <iprintf>
 800631c:	4808      	ldr	r0, [pc, #32]	@ (8006340 <USBH_RegisterClass+0x80>)
 800631e:	f001 feb9 	bl	8008094 <iprintf>
 8006322:	200a      	movs	r0, #10
 8006324:	f001 fec8 	bl	80080b8 <putchar>
    status = USBH_FAIL;
 8006328:	2302      	movs	r3, #2
 800632a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800632c:	7bfb      	ldrb	r3, [r7, #15]
}
 800632e:	4618      	mov	r0, r3
 8006330:	3710      	adds	r7, #16
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
 8006336:	bf00      	nop
 8006338:	08008d70 	.word	0x08008d70
 800633c:	08008d8c 	.word	0x08008d8c
 8006340:	08008da8 	.word	0x08008da8

08006344 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	460b      	mov	r3, r1
 800634e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006350:	2300      	movs	r3, #0
 8006352:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 800635a:	78fa      	ldrb	r2, [r7, #3]
 800635c:	429a      	cmp	r2, r3
 800635e:	d23c      	bcs.n	80063da <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	78fa      	ldrb	r2, [r7, #3]
 8006364:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 8006368:	78fb      	ldrb	r3, [r7, #3]
 800636a:	4619      	mov	r1, r3
 800636c:	4823      	ldr	r0, [pc, #140]	@ (80063fc <USBH_SelectInterface+0xb8>)
 800636e:	f001 fe91 	bl	8008094 <iprintf>
 8006372:	200a      	movs	r0, #10
 8006374:	f001 fea0 	bl	80080b8 <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 8006378:	78fb      	ldrb	r3, [r7, #3]
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	211a      	movs	r1, #26
 800637e:	fb01 f303 	mul.w	r3, r1, r3
 8006382:	4413      	add	r3, r2
 8006384:	f203 3345 	addw	r3, r3, #837	@ 0x345
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	4619      	mov	r1, r3
 800638c:	481c      	ldr	r0, [pc, #112]	@ (8006400 <USBH_SelectInterface+0xbc>)
 800638e:	f001 fe81 	bl	8008094 <iprintf>
 8006392:	200a      	movs	r0, #10
 8006394:	f001 fe90 	bl	80080b8 <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 8006398:	78fb      	ldrb	r3, [r7, #3]
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	211a      	movs	r1, #26
 800639e:	fb01 f303 	mul.w	r3, r1, r3
 80063a2:	4413      	add	r3, r2
 80063a4:	f203 3346 	addw	r3, r3, #838	@ 0x346
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	4619      	mov	r1, r3
 80063ac:	4815      	ldr	r0, [pc, #84]	@ (8006404 <USBH_SelectInterface+0xc0>)
 80063ae:	f001 fe71 	bl	8008094 <iprintf>
 80063b2:	200a      	movs	r0, #10
 80063b4:	f001 fe80 	bl	80080b8 <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 80063b8:	78fb      	ldrb	r3, [r7, #3]
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	211a      	movs	r1, #26
 80063be:	fb01 f303 	mul.w	r3, r1, r3
 80063c2:	4413      	add	r3, r2
 80063c4:	f203 3347 	addw	r3, r3, #839	@ 0x347
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	4619      	mov	r1, r3
 80063cc:	480e      	ldr	r0, [pc, #56]	@ (8006408 <USBH_SelectInterface+0xc4>)
 80063ce:	f001 fe61 	bl	8008094 <iprintf>
 80063d2:	200a      	movs	r0, #10
 80063d4:	f001 fe70 	bl	80080b8 <putchar>
 80063d8:	e00a      	b.n	80063f0 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 80063da:	480c      	ldr	r0, [pc, #48]	@ (800640c <USBH_SelectInterface+0xc8>)
 80063dc:	f001 fe5a 	bl	8008094 <iprintf>
 80063e0:	480b      	ldr	r0, [pc, #44]	@ (8006410 <USBH_SelectInterface+0xcc>)
 80063e2:	f001 fe57 	bl	8008094 <iprintf>
 80063e6:	200a      	movs	r0, #10
 80063e8:	f001 fe66 	bl	80080b8 <putchar>
    status = USBH_FAIL;
 80063ec:	2302      	movs	r3, #2
 80063ee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	08008dc0 	.word	0x08008dc0
 8006400:	08008de0 	.word	0x08008de0
 8006404:	08008df0 	.word	0x08008df0
 8006408:	08008e00 	.word	0x08008e00
 800640c:	08008d70 	.word	0x08008d70
 8006410:	08008e10 	.word	0x08008e10

08006414 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006414:	b480      	push	{r7}
 8006416:	b087      	sub	sp, #28
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	4608      	mov	r0, r1
 800641e:	4611      	mov	r1, r2
 8006420:	461a      	mov	r2, r3
 8006422:	4603      	mov	r3, r0
 8006424:	70fb      	strb	r3, [r7, #3]
 8006426:	460b      	mov	r3, r1
 8006428:	70bb      	strb	r3, [r7, #2]
 800642a:	4613      	mov	r3, r2
 800642c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800642e:	2300      	movs	r3, #0
 8006430:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006432:	2300      	movs	r3, #0
 8006434:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f203 3336 	addw	r3, r3, #822	@ 0x336
 800643c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800643e:	e025      	b.n	800648c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006440:	7dfb      	ldrb	r3, [r7, #23]
 8006442:	221a      	movs	r2, #26
 8006444:	fb02 f303 	mul.w	r3, r2, r3
 8006448:	3308      	adds	r3, #8
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	4413      	add	r3, r2
 800644e:	3302      	adds	r3, #2
 8006450:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	795b      	ldrb	r3, [r3, #5]
 8006456:	78fa      	ldrb	r2, [r7, #3]
 8006458:	429a      	cmp	r2, r3
 800645a:	d002      	beq.n	8006462 <USBH_FindInterface+0x4e>
 800645c:	78fb      	ldrb	r3, [r7, #3]
 800645e:	2bff      	cmp	r3, #255	@ 0xff
 8006460:	d111      	bne.n	8006486 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006466:	78ba      	ldrb	r2, [r7, #2]
 8006468:	429a      	cmp	r2, r3
 800646a:	d002      	beq.n	8006472 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800646c:	78bb      	ldrb	r3, [r7, #2]
 800646e:	2bff      	cmp	r3, #255	@ 0xff
 8006470:	d109      	bne.n	8006486 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006476:	787a      	ldrb	r2, [r7, #1]
 8006478:	429a      	cmp	r2, r3
 800647a:	d002      	beq.n	8006482 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800647c:	787b      	ldrb	r3, [r7, #1]
 800647e:	2bff      	cmp	r3, #255	@ 0xff
 8006480:	d101      	bne.n	8006486 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006482:	7dfb      	ldrb	r3, [r7, #23]
 8006484:	e006      	b.n	8006494 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006486:	7dfb      	ldrb	r3, [r7, #23]
 8006488:	3301      	adds	r3, #1
 800648a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800648c:	7dfb      	ldrb	r3, [r7, #23]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d9d6      	bls.n	8006440 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006492:	23ff      	movs	r3, #255	@ 0xff
}
 8006494:	4618      	mov	r0, r3
 8006496:	371c      	adds	r7, #28
 8006498:	46bd      	mov	sp, r7
 800649a:	bc80      	pop	{r7}
 800649c:	4770      	bx	lr

0800649e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800649e:	b580      	push	{r7, lr}
 80064a0:	b082      	sub	sp, #8
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f001 fae0 	bl	8007a6c <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80064ac:	2101      	movs	r1, #1
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f001 fbf9 	bl	8007ca6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
	...

080064c0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af04      	add	r7, sp, #16
 80064c6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80064c8:	2302      	movs	r3, #2
 80064ca:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80064cc:	2300      	movs	r3, #0
 80064ce:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d102      	bne.n	80064e2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2203      	movs	r2, #3
 80064e0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b0b      	cmp	r3, #11
 80064ea:	f200 81e2 	bhi.w	80068b2 <USBH_Process+0x3f2>
 80064ee:	a201      	add	r2, pc, #4	@ (adr r2, 80064f4 <USBH_Process+0x34>)
 80064f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f4:	08006525 	.word	0x08006525
 80064f8:	08006553 	.word	0x08006553
 80064fc:	08006573 	.word	0x08006573
 8006500:	08006841 	.word	0x08006841
 8006504:	080068b3 	.word	0x080068b3
 8006508:	08006613 	.word	0x08006613
 800650c:	080067b3 	.word	0x080067b3
 8006510:	0800665b 	.word	0x0800665b
 8006514:	0800667b 	.word	0x0800667b
 8006518:	080066a5 	.word	0x080066a5
 800651c:	080066df 	.word	0x080066df
 8006520:	08006829 	.word	0x08006829
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 81c2 	beq.w	80068b6 <USBH_Process+0x3f6>
      {
        USBH_UsrLog("USB Device Connected");
 8006532:	48b1      	ldr	r0, [pc, #708]	@ (80067f8 <USBH_Process+0x338>)
 8006534:	f001 fdae 	bl	8008094 <iprintf>
 8006538:	200a      	movs	r0, #10
 800653a:	f001 fdbd 	bl	80080b8 <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006544:	20c8      	movs	r0, #200	@ 0xc8
 8006546:	f001 fbee 	bl	8007d26 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f001 faeb 	bl	8007b26 <USBH_LL_ResetPort>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006550:	e1b1      	b.n	80068b6 <USBH_Process+0x3f6>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8006558:	2b01      	cmp	r3, #1
 800655a:	f040 81ae 	bne.w	80068ba <USBH_Process+0x3fa>
      {
        USBH_UsrLog("USB Device Reset Completed");
 800655e:	48a7      	ldr	r0, [pc, #668]	@ (80067fc <USBH_Process+0x33c>)
 8006560:	f001 fd98 	bl	8008094 <iprintf>
 8006564:	200a      	movs	r0, #10
 8006566:	f001 fda7 	bl	80080b8 <putchar>
        phost->gState = HOST_DEV_ATTACHED;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2202      	movs	r2, #2
 800656e:	701a      	strb	r2, [r3, #0]
      }
      break;
 8006570:	e1a3      	b.n	80068ba <USBH_Process+0x3fa>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8006578:	2b00      	cmp	r3, #0
 800657a:	d005      	beq.n	8006588 <USBH_Process+0xc8>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8006582:	2104      	movs	r1, #4
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006588:	2064      	movs	r0, #100	@ 0x64
 800658a:	f001 fbcc 	bl	8007d26 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f001 faa2 	bl	8007ad8 <USBH_LL_GetSpeed>
 8006594:	4603      	mov	r3, r0
 8006596:	461a      	mov	r2, r3
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2205      	movs	r2, #5
 80065a2:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80065a4:	2100      	movs	r1, #0
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f001 f8f7 	bl	800779a <USBH_AllocPipe>
 80065ac:	4603      	mov	r3, r0
 80065ae:	461a      	mov	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80065b4:	2180      	movs	r1, #128	@ 0x80
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f001 f8ef 	bl	800779a <USBH_AllocPipe>
 80065bc:	4603      	mov	r3, r0
 80065be:	461a      	mov	r2, r3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	711a      	strb	r2, [r3, #4]


      /* Open Control pipes */
      USBH_OpenPipe(phost,
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	7919      	ldrb	r1, [r3, #4]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                    phost->Control.pipe_in,
                    0x80U,
                    phost->device.address,
                    phost->device.speed,
                    USBH_EP_CONTROL,
                    (uint16_t)phost->Control.pipe_size);
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost,
 80065d8:	9202      	str	r2, [sp, #8]
 80065da:	2200      	movs	r2, #0
 80065dc:	9201      	str	r2, [sp, #4]
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	4603      	mov	r3, r0
 80065e2:	2280      	movs	r2, #128	@ 0x80
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f001 f8a9 	bl	800773c <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost,
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	7959      	ldrb	r1, [r3, #5]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                    phost->Control.pipe_out,
                    0x00U,
                    phost->device.address,
                    phost->device.speed,
                    USBH_EP_CONTROL,
                    (uint16_t)phost->Control.pipe_size);
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost,
 80065fe:	9202      	str	r2, [sp, #8]
 8006600:	2200      	movs	r2, #0
 8006602:	9201      	str	r2, [sp, #4]
 8006604:	9300      	str	r3, [sp, #0]
 8006606:	4603      	mov	r3, r0
 8006608:	2200      	movs	r2, #0
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f001 f896 	bl	800773c <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006610:	e160      	b.n	80068d4 <USBH_Process+0x414>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      if (USBH_HandleEnum(phost) == USBH_OK)
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 f966 	bl	80068e4 <USBH_HandleEnum>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	f040 814f 	bne.w	80068be <USBH_Process+0x3fe>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 8006620:	4877      	ldr	r0, [pc, #476]	@ (8006800 <USBH_Process+0x340>)
 8006622:	f001 fd37 	bl	8008094 <iprintf>
 8006626:	200a      	movs	r0, #10
 8006628:	f001 fd46 	bl	80080b8 <putchar>

        phost->device.current_interface = 0U;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800663a:	2b01      	cmp	r3, #1
 800663c:	d109      	bne.n	8006652 <USBH_Process+0x192>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 800663e:	4871      	ldr	r0, [pc, #452]	@ (8006804 <USBH_Process+0x344>)
 8006640:	f001 fd28 	bl	8008094 <iprintf>
 8006644:	200a      	movs	r0, #10
 8006646:	f001 fd37 	bl	80080b8 <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2208      	movs	r2, #8
 800664e:	701a      	strb	r2, [r3, #0]
        {
          phost->gState = HOST_INPUT;
        }

      }
      break;
 8006650:	e135      	b.n	80068be <USBH_Process+0x3fe>
          phost->gState = HOST_INPUT;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2207      	movs	r2, #7
 8006656:	701a      	strb	r2, [r3, #0]
      break;
 8006658:	e131      	b.n	80068be <USBH_Process+0x3fe>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8006660:	2b00      	cmp	r3, #0
 8006662:	f000 812e 	beq.w	80068c2 <USBH_Process+0x402>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 800666c:	2101      	movs	r1, #1
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2208      	movs	r2, #8
 8006676:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006678:	e123      	b.n	80068c2 <USBH_Process+0x402>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 333b 	ldrb.w	r3, [r3, #827]	@ 0x33b
 8006680:	4619      	mov	r1, r3
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 fc02 	bl	8006e8c <USBH_SetCfg>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	f040 811b 	bne.w	80068c6 <USBH_Process+0x406>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2209      	movs	r2, #9
 8006694:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 8006696:	485c      	ldr	r0, [pc, #368]	@ (8006808 <USBH_Process+0x348>)
 8006698:	f001 fcfc 	bl	8008094 <iprintf>
 800669c:	200a      	movs	r0, #10
 800669e:	f001 fd0b 	bl	80080b8 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80066a2:	e110      	b.n	80068c6 <USBH_Process+0x406>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80066aa:	f003 0320 	and.w	r3, r3, #32
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d011      	beq.n	80066d6 <USBH_Process+0x216>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80066b2:	2101      	movs	r1, #1
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f000 fc0c 	bl	8006ed2 <USBH_SetFeature>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f040 8104 	bne.w	80068ca <USBH_Process+0x40a>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 80066c2:	4852      	ldr	r0, [pc, #328]	@ (800680c <USBH_Process+0x34c>)
 80066c4:	f001 fce6 	bl	8008094 <iprintf>
 80066c8:	200a      	movs	r0, #10
 80066ca:	f001 fcf5 	bl	80080b8 <putchar>
          phost->gState = HOST_CHECK_CLASS;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	220a      	movs	r2, #10
 80066d2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80066d4:	e0f9      	b.n	80068ca <USBH_Process+0x40a>
        phost->gState = HOST_CHECK_CLASS;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	220a      	movs	r2, #10
 80066da:	701a      	strb	r2, [r3, #0]
      break;
 80066dc:	e0f5      	b.n	80068ca <USBH_Process+0x40a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d106      	bne.n	80066f6 <USBH_Process+0x236>
      {
        USBH_UsrLog("No Class has been registered.");
 80066e8:	4849      	ldr	r0, [pc, #292]	@ (8006810 <USBH_Process+0x350>)
 80066ea:	f001 fcd3 	bl	8008094 <iprintf>
 80066ee:	200a      	movs	r0, #10
 80066f0:	f001 fce2 	bl	80080b8 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80066f4:	e0ee      	b.n	80068d4 <USBH_Process+0x414>
        phost->pActiveClass = NULL;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f8c3 2378 	str.w	r2, [r3, #888]	@ 0x378
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80066fe:	2300      	movs	r3, #0
 8006700:	73fb      	strb	r3, [r7, #15]
 8006702:	e017      	b.n	8006734 <USBH_Process+0x274>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006704:	7bfb      	ldrb	r3, [r7, #15]
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	33dc      	adds	r3, #220	@ 0xdc
 800670a:	009b      	lsls	r3, r3, #2
 800670c:	4413      	add	r3, r2
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	791a      	ldrb	r2, [r3, #4]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 3345 	ldrb.w	r3, [r3, #837]	@ 0x345
 8006718:	429a      	cmp	r2, r3
 800671a:	d108      	bne.n	800672e <USBH_Process+0x26e>
            phost->pActiveClass = phost->pClass[idx];
 800671c:	7bfb      	ldrb	r3, [r7, #15]
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	33dc      	adds	r3, #220	@ 0xdc
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f8c3 2378 	str.w	r2, [r3, #888]	@ 0x378
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800672e:	7bfb      	ldrb	r3, [r7, #15]
 8006730:	3301      	adds	r3, #1
 8006732:	73fb      	strb	r3, [r7, #15]
 8006734:	7bfb      	ldrb	r3, [r7, #15]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d0e4      	beq.n	8006704 <USBH_Process+0x244>
        if (phost->pActiveClass != NULL)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8006740:	2b00      	cmp	r3, #0
 8006742:	d02c      	beq.n	800679e <USBH_Process+0x2de>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	4798      	blx	r3
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d114      	bne.n	8006780 <USBH_Process+0x2c0>
            phost->gState = HOST_CLASS_REQUEST;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2206      	movs	r2, #6
 800675a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4619      	mov	r1, r3
 8006766:	482b      	ldr	r0, [pc, #172]	@ (8006814 <USBH_Process+0x354>)
 8006768:	f001 fc94 	bl	8008094 <iprintf>
 800676c:	200a      	movs	r0, #10
 800676e:	f001 fca3 	bl	80080b8 <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8006778:	2103      	movs	r1, #3
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	4798      	blx	r3
      break;
 800677e:	e0a9      	b.n	80068d4 <USBH_Process+0x414>
            phost->gState = HOST_ABORT_STATE;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	220d      	movs	r2, #13
 8006784:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4619      	mov	r1, r3
 8006790:	4821      	ldr	r0, [pc, #132]	@ (8006818 <USBH_Process+0x358>)
 8006792:	f001 fc7f 	bl	8008094 <iprintf>
 8006796:	200a      	movs	r0, #10
 8006798:	f001 fc8e 	bl	80080b8 <putchar>
      break;
 800679c:	e09a      	b.n	80068d4 <USBH_Process+0x414>
          phost->gState = HOST_ABORT_STATE;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	220d      	movs	r2, #13
 80067a2:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 80067a4:	481d      	ldr	r0, [pc, #116]	@ (800681c <USBH_Process+0x35c>)
 80067a6:	f001 fc75 	bl	8008094 <iprintf>
 80067aa:	200a      	movs	r0, #10
 80067ac:	f001 fc84 	bl	80080b8 <putchar>
      break;
 80067b0:	e090      	b.n	80068d4 <USBH_Process+0x414>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d00f      	beq.n	80067dc <USBH_Process+0x31c>
      {
        status = phost->pActiveClass->Requests(phost);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	4798      	blx	r3
 80067c8:	4603      	mov	r3, r0
 80067ca:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80067cc:	7bbb      	ldrb	r3, [r7, #14]
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d17c      	bne.n	80068ce <USBH_Process+0x40e>
        {
          phost->gState = HOST_CLASS;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	220b      	movs	r2, #11
 80067d8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80067da:	e078      	b.n	80068ce <USBH_Process+0x40e>
        phost->gState = HOST_ABORT_STATE;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	220d      	movs	r2, #13
 80067e0:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 80067e2:	480f      	ldr	r0, [pc, #60]	@ (8006820 <USBH_Process+0x360>)
 80067e4:	f001 fc56 	bl	8008094 <iprintf>
 80067e8:	480e      	ldr	r0, [pc, #56]	@ (8006824 <USBH_Process+0x364>)
 80067ea:	f001 fc53 	bl	8008094 <iprintf>
 80067ee:	200a      	movs	r0, #10
 80067f0:	f001 fc62 	bl	80080b8 <putchar>
      break;
 80067f4:	e06b      	b.n	80068ce <USBH_Process+0x40e>
 80067f6:	bf00      	nop
 80067f8:	08008e30 	.word	0x08008e30
 80067fc:	08008e48 	.word	0x08008e48
 8006800:	08008e64 	.word	0x08008e64
 8006804:	08008e78 	.word	0x08008e78
 8006808:	08008ea0 	.word	0x08008ea0
 800680c:	08008ebc 	.word	0x08008ebc
 8006810:	08008edc 	.word	0x08008edc
 8006814:	08008efc 	.word	0x08008efc
 8006818:	08008f10 	.word	0x08008f10
 800681c:	08008f30 	.word	0x08008f30
 8006820:	08008d70 	.word	0x08008d70
 8006824:	08008f58 	.word	0x08008f58

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 800682e:	2b00      	cmp	r3, #0
 8006830:	d04f      	beq.n	80068d2 <USBH_Process+0x412>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8006838:	695b      	ldr	r3, [r3, #20]
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	4798      	blx	r3
      }
      break;
 800683e:	e048      	b.n	80068d2 <USBH_Process+0x412>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f

      DeInitStateMachine(phost);
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f7ff fcef 	bl	800622c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8006854:	2b00      	cmp	r3, #0
 8006856:	d009      	beq.n	800686c <USBH_Process+0x3ac>
      {
        phost->pActiveClass->DeInit(phost);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	f8c3 2378 	str.w	r2, [r3, #888]	@ 0x378
      }

      if (phost->pUser != NULL)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8006872:	2b00      	cmp	r3, #0
 8006874:	d005      	beq.n	8006882 <USBH_Process+0x3c2>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 800687c:	2105      	movs	r1, #5
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 8006882:	4817      	ldr	r0, [pc, #92]	@ (80068e0 <USBH_Process+0x420>)
 8006884:	f001 fc06 	bl	8008094 <iprintf>
 8006888:	200a      	movs	r0, #10
 800688a:	f001 fc15 	bl	80080b8 <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b01      	cmp	r3, #1
 8006898:	d107      	bne.n	80068aa <USBH_Process+0x3ea>
      {
        phost->device.is_ReEnumerated = 0U;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7ff fdfb 	bl	800649e <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80068a8:	e014      	b.n	80068d4 <USBH_Process+0x414>
        USBH_LL_Start(phost);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f001 f8de 	bl	8007a6c <USBH_LL_Start>
      break;
 80068b0:	e010      	b.n	80068d4 <USBH_Process+0x414>

    case HOST_ABORT_STATE:
    default :
      break;
 80068b2:	bf00      	nop
 80068b4:	e00e      	b.n	80068d4 <USBH_Process+0x414>
      break;
 80068b6:	bf00      	nop
 80068b8:	e00c      	b.n	80068d4 <USBH_Process+0x414>
      break;
 80068ba:	bf00      	nop
 80068bc:	e00a      	b.n	80068d4 <USBH_Process+0x414>
      break;
 80068be:	bf00      	nop
 80068c0:	e008      	b.n	80068d4 <USBH_Process+0x414>
    break;
 80068c2:	bf00      	nop
 80068c4:	e006      	b.n	80068d4 <USBH_Process+0x414>
      break;
 80068c6:	bf00      	nop
 80068c8:	e004      	b.n	80068d4 <USBH_Process+0x414>
      break;
 80068ca:	bf00      	nop
 80068cc:	e002      	b.n	80068d4 <USBH_Process+0x414>
      break;
 80068ce:	bf00      	nop
 80068d0:	e000      	b.n	80068d4 <USBH_Process+0x414>
      break;
 80068d2:	bf00      	nop
  }
  return USBH_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	08008f70 	.word	0x08008f70

080068e4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b088      	sub	sp, #32
 80068e8:	af04      	add	r7, sp, #16
 80068ea:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80068ec:	2301      	movs	r3, #1
 80068ee:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	785b      	ldrb	r3, [r3, #1]
 80068f4:	2b07      	cmp	r3, #7
 80068f6:	f200 8144 	bhi.w	8006b82 <USBH_HandleEnum+0x29e>
 80068fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006900 <USBH_HandleEnum+0x1c>)
 80068fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006900:	08006921 	.word	0x08006921
 8006904:	0800698f 	.word	0x0800698f
 8006908:	080069cf 	.word	0x080069cf
 800690c:	08006a55 	.word	0x08006a55
 8006910:	08006a6d 	.word	0x08006a6d
 8006914:	08006a8b 	.word	0x08006a8b
 8006918:	08006adf 	.word	0x08006adf
 800691c:	08006b33 	.word	0x08006b33
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      if (USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 8006920:	2108      	movs	r1, #8
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 f9e2 	bl	8006cec <USBH_Get_DevDesc>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	f040 812b 	bne.w	8006b86 <USBH_HandleEnum+0x2a2>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f893 232b 	ldrb.w	r2, [r3, #811]	@ 0x32b
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost,
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	7919      	ldrb	r1, [r3, #4]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                      phost->Control.pipe_in,
                      0x80U,
                      phost->device.address,
                      phost->device.speed,
                      USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost,
 8006954:	9202      	str	r2, [sp, #8]
 8006956:	2200      	movs	r2, #0
 8006958:	9201      	str	r2, [sp, #4]
 800695a:	9300      	str	r3, [sp, #0]
 800695c:	4603      	mov	r3, r0
 800695e:	2280      	movs	r2, #128	@ 0x80
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f000 feeb 	bl	800773c <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost,
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	7959      	ldrb	r1, [r3, #5]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                      phost->Control.pipe_out,
                      0x00U,
                      phost->device.address,
                      phost->device.speed,
                      USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost,
 800697a:	9202      	str	r2, [sp, #8]
 800697c:	2200      	movs	r2, #0
 800697e:	9201      	str	r2, [sp, #4]
 8006980:	9300      	str	r3, [sp, #0]
 8006982:	4603      	mov	r3, r0
 8006984:	2200      	movs	r2, #0
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 fed8 	bl	800773c <USBH_OpenPipe>
      }
      break;
 800698c:	e0fb      	b.n	8006b86 <USBH_HandleEnum+0x2a2>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      if (USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE) == USBH_OK)
 800698e:	2112      	movs	r1, #18
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 f9ab 	bl	8006cec <USBH_Get_DevDesc>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	f040 80f6 	bne.w	8006b8a <USBH_HandleEnum+0x2a6>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f8b3 332e 	ldrh.w	r3, [r3, #814]	@ 0x32e
 80069a4:	4619      	mov	r1, r3
 80069a6:	4882      	ldr	r0, [pc, #520]	@ (8006bb0 <USBH_HandleEnum+0x2cc>)
 80069a8:	f001 fb74 	bl	8008094 <iprintf>
 80069ac:	200a      	movs	r0, #10
 80069ae:	f001 fb83 	bl	80080b8 <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8b3 332c 	ldrh.w	r3, [r3, #812]	@ 0x32c
 80069b8:	4619      	mov	r1, r3
 80069ba:	487e      	ldr	r0, [pc, #504]	@ (8006bb4 <USBH_HandleEnum+0x2d0>)
 80069bc:	f001 fb6a 	bl	8008094 <iprintf>
 80069c0:	200a      	movs	r0, #10
 80069c2:	f001 fb79 	bl	80080b8 <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2202      	movs	r2, #2
 80069ca:	705a      	strb	r2, [r3, #1]

      }
      break;
 80069cc:	e0dd      	b.n	8006b8a <USBH_HandleEnum+0x2a6>

    case ENUM_SET_ADDR:
      /* set address */
      if (USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 80069ce:	2101      	movs	r1, #1
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f000 fa37 	bl	8006e44 <USBH_SetAddress>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f040 80d8 	bne.w	8006b8e <USBH_HandleEnum+0x2aa>
      {
        USBH_Delay(2U);
 80069de:	2002      	movs	r0, #2
 80069e0:	f001 f9a1 	bl	8007d26 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 331c 	ldrb.w	r3, [r3, #796]	@ 0x31c
 80069f2:	4619      	mov	r1, r3
 80069f4:	4870      	ldr	r0, [pc, #448]	@ (8006bb8 <USBH_HandleEnum+0x2d4>)
 80069f6:	f001 fb4d 	bl	8008094 <iprintf>
 80069fa:	200a      	movs	r0, #10
 80069fc:	f001 fb5c 	bl	80080b8 <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2203      	movs	r2, #3
 8006a04:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost,
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	7919      	ldrb	r1, [r3, #4]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                      phost->Control.pipe_in,
                      0x80U,
                      phost->device.address,
                      phost->device.speed,
                      USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost,
 8006a1a:	9202      	str	r2, [sp, #8]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	9201      	str	r2, [sp, #4]
 8006a20:	9300      	str	r3, [sp, #0]
 8006a22:	4603      	mov	r3, r0
 8006a24:	2280      	movs	r2, #128	@ 0x80
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 fe88 	bl	800773c <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost,
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	7959      	ldrb	r1, [r3, #5]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                      phost->Control.pipe_out,
                      0x00U,
                      phost->device.address,
                      phost->device.speed,
                      USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost,
 8006a40:	9202      	str	r2, [sp, #8]
 8006a42:	2200      	movs	r2, #0
 8006a44:	9201      	str	r2, [sp, #4]
 8006a46:	9300      	str	r3, [sp, #0]
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f000 fe75 	bl	800773c <USBH_OpenPipe>
      }
      break;
 8006a52:	e09c      	b.n	8006b8e <USBH_HandleEnum+0x2aa>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      if (USBH_Get_CfgDesc(phost,
 8006a54:	2109      	movs	r1, #9
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 f970 	bl	8006d3c <USBH_Get_CfgDesc>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	f040 8097 	bne.w	8006b92 <USBH_HandleEnum+0x2ae>
                           USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2204      	movs	r2, #4
 8006a68:	705a      	strb	r2, [r3, #1]
      }
      break;
 8006a6a:	e092      	b.n	8006b92 <USBH_HandleEnum+0x2ae>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      if (USBH_Get_CfgDesc(phost,
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f8b3 3338 	ldrh.w	r3, [r3, #824]	@ 0x338
 8006a72:	4619      	mov	r1, r3
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f000 f961 	bl	8006d3c <USBH_Get_CfgDesc>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f040 808a 	bne.w	8006b96 <USBH_HandleEnum+0x2b2>
                           phost->device.CfgDesc.wTotalLength) == USBH_OK)
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2205      	movs	r2, #5
 8006a86:	705a      	strb	r2, [r3, #1]
      }
      break;
 8006a88:	e085      	b.n	8006b96 <USBH_HandleEnum+0x2b2>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 3332 	ldrb.w	r3, [r3, #818]	@ 0x332
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d01a      	beq.n	8006aca <USBH_HandleEnum+0x1e6>
      {
        /* Check that Manufacturer String is available */

        if (USBH_Get_StringDesc(phost,
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f893 1332 	ldrb.w	r1, [r3, #818]	@ 0x332
                                phost->device.DevDesc.iManufacturer,
                                phost->device.Data,
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        if (USBH_Get_StringDesc(phost,
 8006aa0:	23ff      	movs	r3, #255	@ 0xff
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f96e 	bl	8006d84 <USBH_Get_StringDesc>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d175      	bne.n	8006b9a <USBH_HandleEnum+0x2b6>
                                0xFFU) == USBH_OK)
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	4841      	ldr	r0, [pc, #260]	@ (8006bbc <USBH_HandleEnum+0x2d8>)
 8006ab8:	f001 faec 	bl	8008094 <iprintf>
 8006abc:	200a      	movs	r0, #10
 8006abe:	f001 fafb 	bl	80080b8 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2206      	movs	r2, #6
 8006ac6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006ac8:	e067      	b.n	8006b9a <USBH_HandleEnum+0x2b6>
        USBH_UsrLog("Manufacturer : N/A");
 8006aca:	483d      	ldr	r0, [pc, #244]	@ (8006bc0 <USBH_HandleEnum+0x2dc>)
 8006acc:	f001 fae2 	bl	8008094 <iprintf>
 8006ad0:	200a      	movs	r0, #10
 8006ad2:	f001 faf1 	bl	80080b8 <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2206      	movs	r2, #6
 8006ada:	705a      	strb	r2, [r3, #1]
      break;
 8006adc:	e05d      	b.n	8006b9a <USBH_HandleEnum+0x2b6>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f893 3333 	ldrb.w	r3, [r3, #819]	@ 0x333
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d01a      	beq.n	8006b1e <USBH_HandleEnum+0x23a>
      {
        /* Check that Product string is available */
        if (USBH_Get_StringDesc(phost,
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f893 1333 	ldrb.w	r1, [r3, #819]	@ 0x333
                                phost->device.DevDesc.iProduct,
                                phost->device.Data,
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        if (USBH_Get_StringDesc(phost,
 8006af4:	23ff      	movs	r3, #255	@ 0xff
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f944 	bl	8006d84 <USBH_Get_StringDesc>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d14d      	bne.n	8006b9e <USBH_HandleEnum+0x2ba>
                                0xFFU) == USBH_OK)
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006b08:	4619      	mov	r1, r3
 8006b0a:	482e      	ldr	r0, [pc, #184]	@ (8006bc4 <USBH_HandleEnum+0x2e0>)
 8006b0c:	f001 fac2 	bl	8008094 <iprintf>
 8006b10:	200a      	movs	r0, #10
 8006b12:	f001 fad1 	bl	80080b8 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2207      	movs	r2, #7
 8006b1a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006b1c:	e03f      	b.n	8006b9e <USBH_HandleEnum+0x2ba>
        USBH_UsrLog("Product : N/A");
 8006b1e:	482a      	ldr	r0, [pc, #168]	@ (8006bc8 <USBH_HandleEnum+0x2e4>)
 8006b20:	f001 fab8 	bl	8008094 <iprintf>
 8006b24:	200a      	movs	r0, #10
 8006b26:	f001 fac7 	bl	80080b8 <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2207      	movs	r2, #7
 8006b2e:	705a      	strb	r2, [r3, #1]
      break;
 8006b30:	e035      	b.n	8006b9e <USBH_HandleEnum+0x2ba>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d019      	beq.n	8006b70 <USBH_HandleEnum+0x28c>
      {
        /* Check that Serial number string is available */
        if (USBH_Get_StringDesc(phost,
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                phost->device.DevDesc.iSerialNumber,
                                phost->device.Data,
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        if (USBH_Get_StringDesc(phost,
 8006b48:	23ff      	movs	r3, #255	@ 0xff
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f91a 	bl	8006d84 <USBH_Get_StringDesc>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d125      	bne.n	8006ba2 <USBH_HandleEnum+0x2be>
                                0xFFU) == USBH_OK)
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	481b      	ldr	r0, [pc, #108]	@ (8006bcc <USBH_HandleEnum+0x2e8>)
 8006b60:	f001 fa98 	bl	8008094 <iprintf>
 8006b64:	200a      	movs	r0, #10
 8006b66:	f001 faa7 	bl	80080b8 <putchar>
          Status = USBH_OK;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	73fb      	strb	r3, [r7, #15]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006b6e:	e018      	b.n	8006ba2 <USBH_HandleEnum+0x2be>
        USBH_UsrLog("Serial Number : N/A");
 8006b70:	4817      	ldr	r0, [pc, #92]	@ (8006bd0 <USBH_HandleEnum+0x2ec>)
 8006b72:	f001 fa8f 	bl	8008094 <iprintf>
 8006b76:	200a      	movs	r0, #10
 8006b78:	f001 fa9e 	bl	80080b8 <putchar>
        Status = USBH_OK;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b80:	e00f      	b.n	8006ba2 <USBH_HandleEnum+0x2be>

    default:
      break;
 8006b82:	bf00      	nop
 8006b84:	e00e      	b.n	8006ba4 <USBH_HandleEnum+0x2c0>
      break;
 8006b86:	bf00      	nop
 8006b88:	e00c      	b.n	8006ba4 <USBH_HandleEnum+0x2c0>
      break;
 8006b8a:	bf00      	nop
 8006b8c:	e00a      	b.n	8006ba4 <USBH_HandleEnum+0x2c0>
      break;
 8006b8e:	bf00      	nop
 8006b90:	e008      	b.n	8006ba4 <USBH_HandleEnum+0x2c0>
      break;
 8006b92:	bf00      	nop
 8006b94:	e006      	b.n	8006ba4 <USBH_HandleEnum+0x2c0>
      break;
 8006b96:	bf00      	nop
 8006b98:	e004      	b.n	8006ba4 <USBH_HandleEnum+0x2c0>
      break;
 8006b9a:	bf00      	nop
 8006b9c:	e002      	b.n	8006ba4 <USBH_HandleEnum+0x2c0>
      break;
 8006b9e:	bf00      	nop
 8006ba0:	e000      	b.n	8006ba4 <USBH_HandleEnum+0x2c0>
      break;
 8006ba2:	bf00      	nop
  }
  return Status;
 8006ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3710      	adds	r7, #16
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	08008f88 	.word	0x08008f88
 8006bb4:	08008f94 	.word	0x08008f94
 8006bb8:	08008fa0 	.word	0x08008fa0
 8006bbc:	08008fb8 	.word	0x08008fb8
 8006bc0:	08008fcc 	.word	0x08008fcc
 8006bc4:	08008fe0 	.word	0x08008fe0
 8006bc8:	08008ff0 	.word	0x08008ff0
 8006bcc:	08009000 	.word	0x08009000
 8006bd0:	08009014 	.word	0x08009014

08006bd4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	683a      	ldr	r2, [r7, #0]
 8006be2:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0
}
 8006be6:	bf00      	nop
 8006be8:	370c      	adds	r7, #12
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bc80      	pop	{r7}
 8006bee:	4770      	bx	lr

08006bf0 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8d3 33c0 	ldr.w	r3, [r3, #960]	@ 0x3c0
 8006bfe:	1c5a      	adds	r2, r3, #1
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0
  USBH_HandleSof(phost);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f804 	bl	8006c14 <USBH_HandleSof>
}
 8006c0c:	bf00      	nop
 8006c0e:	3708      	adds	r7, #8
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}

08006c14 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	2b0b      	cmp	r3, #11
 8006c24:	d10a      	bne.n	8006c3c <USBH_HandleSof+0x28>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d005      	beq.n	8006c3c <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f8d3 3378 	ldr.w	r3, [r3, #888]	@ 0x378
 8006c36:	699b      	ldr	r3, [r3, #24]
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	4798      	blx	r3
  }
}
 8006c3c:	bf00      	nop
 8006c3e:	3708      	adds	r7, #8
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8006c54:	bf00      	nop
}
 8006c56:	370c      	adds	r7, #12
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bc80      	pop	{r7}
 8006c5c:	4770      	bx	lr

08006c5e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b083      	sub	sp, #12
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8006c6e:	bf00      	nop
}
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bc80      	pop	{r7}
 8006c76:	4770      	bx	lr

08006c78 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b083      	sub	sp, #12
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
  phost->device.is_disconnected = 0U;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.is_ReEnumerated = 0U;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006c98:	2300      	movs	r3, #0
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	370c      	adds	r7, #12
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bc80      	pop	{r7}
 8006ca2:	4770      	bx	lr

08006ca4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.is_connected = 0U;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
  phost->device.PortEnabled = 0U;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  /* Stop Host */
  USBH_LL_Stop(phost);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 feec 	bl	8007aa2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	791b      	ldrb	r3, [r3, #4]
 8006cce:	4619      	mov	r1, r3
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f000 fd82 	bl	80077da <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	795b      	ldrb	r3, [r3, #5]
 8006cda:	4619      	mov	r1, r3
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 fd7c 	bl	80077da <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006ce2:	2300      	movs	r3, #0
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3708      	adds	r7, #8
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af02      	add	r7, sp, #8
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006cfe:	78fb      	ldrb	r3, [r7, #3]
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	9300      	str	r3, [sp, #0]
 8006d04:	4613      	mov	r3, r2
 8006d06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d0a:	2100      	movs	r1, #0
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 f864 	bl	8006dda <USBH_GetDescriptor>
 8006d12:	4603      	mov	r3, r0
 8006d14:	73fb      	strb	r3, [r7, #15]
 8006d16:	7bfb      	ldrb	r3, [r7, #15]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d10a      	bne.n	8006d32 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006d28:	78fa      	ldrb	r2, [r7, #3]
 8006d2a:	b292      	uxth	r2, r2
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	f000 f918 	bl	8006f62 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3710      	adds	r7, #16
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b086      	sub	sp, #24
 8006d40:	af02      	add	r7, sp, #8
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	460b      	mov	r3, r1
 8006d46:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;

#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	331c      	adds	r3, #28
 8006d4c:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006d4e:	887b      	ldrh	r3, [r7, #2]
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d58:	2100      	movs	r1, #0
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 f83d 	bl	8006dda <USBH_GetDescriptor>
 8006d60:	4603      	mov	r3, r0
 8006d62:	72fb      	strb	r3, [r7, #11]
 8006d64:	7afb      	ldrb	r3, [r7, #11]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d107      	bne.n	8006d7a <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f203 3336 	addw	r3, r3, #822	@ 0x336
 8006d70:	887a      	ldrh	r2, [r7, #2]
 8006d72:	68f9      	ldr	r1, [r7, #12]
 8006d74:	4618      	mov	r0, r3
 8006d76:	f000 f95f 	bl	8007038 <USBH_ParseCfgDesc>
  }

  return status;
 8006d7a:	7afb      	ldrb	r3, [r7, #11]
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b088      	sub	sp, #32
 8006d88:	af02      	add	r7, sp, #8
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	607a      	str	r2, [r7, #4]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	460b      	mov	r3, r1
 8006d92:	72fb      	strb	r3, [r7, #11]
 8006d94:	4613      	mov	r3, r2
 8006d96:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8006d98:	7afb      	ldrb	r3, [r7, #11]
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8006da0:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006da8:	893b      	ldrh	r3, [r7, #8]
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	460b      	mov	r3, r1
 8006dae:	2100      	movs	r1, #0
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f000 f812 	bl	8006dda <USBH_GetDescriptor>
 8006db6:	4603      	mov	r3, r0
 8006db8:	75fb      	strb	r3, [r7, #23]
 8006dba:	7dfb      	ldrb	r3, [r7, #23]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d107      	bne.n	8006dd0 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006dc6:	893a      	ldrh	r2, [r7, #8]
 8006dc8:	6879      	ldr	r1, [r7, #4]
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f000 fa2e 	bl	800722c <USBH_ParseStringDesc>
  }

  return status;
 8006dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b084      	sub	sp, #16
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	60f8      	str	r0, [r7, #12]
 8006de2:	607b      	str	r3, [r7, #4]
 8006de4:	460b      	mov	r3, r1
 8006de6:	72fb      	strb	r3, [r7, #11]
 8006de8:	4613      	mov	r3, r2
 8006dea:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	789b      	ldrb	r3, [r3, #2]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d11c      	bne.n	8006e2e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006df4:	7afb      	ldrb	r3, [r7, #11]
 8006df6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006dfa:	b2da      	uxtb	r2, r3
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2206      	movs	r2, #6
 8006e04:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	893a      	ldrh	r2, [r7, #8]
 8006e0a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006e0c:	893b      	ldrh	r3, [r7, #8]
 8006e0e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006e12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e16:	d104      	bne.n	8006e22 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f240 4209 	movw	r2, #1033	@ 0x409
 8006e1e:	829a      	strh	r2, [r3, #20]
 8006e20:	e002      	b.n	8006e28 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	8b3a      	ldrh	r2, [r7, #24]
 8006e2c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006e2e:	8b3b      	ldrh	r3, [r7, #24]
 8006e30:	461a      	mov	r2, r3
 8006e32:	6879      	ldr	r1, [r7, #4]
 8006e34:	68f8      	ldr	r0, [r7, #12]
 8006e36:	f000 fa44 	bl	80072c2 <USBH_CtlReq>
 8006e3a:	4603      	mov	r3, r0
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3710      	adds	r7, #16
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b082      	sub	sp, #8
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	789b      	ldrb	r3, [r3, #2]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d10f      	bne.n	8006e78 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2205      	movs	r2, #5
 8006e62:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8006e64:	78fb      	ldrb	r3, [r7, #3]
 8006e66:	b29a      	uxth	r2, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006e78:	2200      	movs	r2, #0
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fa20 	bl	80072c2 <USBH_CtlReq>
 8006e82:	4603      	mov	r3, r0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3708      	adds	r7, #8
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	460b      	mov	r3, r1
 8006e96:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	789b      	ldrb	r3, [r3, #2]
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d10e      	bne.n	8006ebe <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2209      	movs	r2, #9
 8006eaa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	887a      	ldrh	r2, [r7, #2]
 8006eb0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	2100      	movs	r1, #0
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 f9fd 	bl	80072c2 <USBH_CtlReq>
 8006ec8:	4603      	mov	r3, r0
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b082      	sub	sp, #8
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
 8006eda:	460b      	mov	r3, r1
 8006edc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	789b      	ldrb	r3, [r3, #2]
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d10f      	bne.n	8006f06 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2203      	movs	r2, #3
 8006ef0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006ef2:	78fb      	ldrb	r3, [r7, #3]
 8006ef4:	b29a      	uxth	r2, r3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006f06:	2200      	movs	r2, #0
 8006f08:	2100      	movs	r1, #0
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 f9d9 	bl	80072c2 <USBH_CtlReq>
 8006f10:	4603      	mov	r3, r0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3708      	adds	r7, #8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}

08006f1a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006f1a:	b580      	push	{r7, lr}
 8006f1c:	b082      	sub	sp, #8
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
 8006f22:	460b      	mov	r3, r1
 8006f24:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	789b      	ldrb	r3, [r3, #2]
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d10f      	bne.n	8006f4e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2202      	movs	r2, #2
 8006f32:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006f40:	78fb      	ldrb	r3, [r7, #3]
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8006f4e:	2200      	movs	r2, #0
 8006f50:	2100      	movs	r1, #0
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f9b5 	bl	80072c2 <USBH_CtlReq>
 8006f58:	4603      	mov	r3, r0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3708      	adds	r7, #8
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b085      	sub	sp, #20
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	60f8      	str	r0, [r7, #12]
 8006f6a:	60b9      	str	r1, [r7, #8]
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	781a      	ldrb	r2, [r3, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	785a      	ldrb	r2, [r3, #1]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	3302      	adds	r3, #2
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	461a      	mov	r2, r3
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	3303      	adds	r3, #3
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	021b      	lsls	r3, r3, #8
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	4313      	orrs	r3, r2
 8006f94:	b29a      	uxth	r2, r3
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	791a      	ldrb	r2, [r3, #4]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	795a      	ldrb	r2, [r3, #5]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	799a      	ldrb	r2, [r3, #6]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	79da      	ldrb	r2, [r3, #7]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006fba:	88fb      	ldrh	r3, [r7, #6]
 8006fbc:	2b08      	cmp	r3, #8
 8006fbe:	d936      	bls.n	800702e <USBH_ParseDevDesc+0xcc>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	3308      	adds	r3, #8
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	3309      	adds	r3, #9
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	021b      	lsls	r3, r3, #8
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	b29a      	uxth	r2, r3
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	330a      	adds	r3, #10
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	330b      	adds	r3, #11
 8006fe6:	781b      	ldrb	r3, [r3, #0]
 8006fe8:	021b      	lsls	r3, r3, #8
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	4313      	orrs	r3, r2
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	330c      	adds	r3, #12
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	330d      	adds	r3, #13
 8007000:	781b      	ldrb	r3, [r3, #0]
 8007002:	021b      	lsls	r3, r3, #8
 8007004:	b29b      	uxth	r3, r3
 8007006:	4313      	orrs	r3, r2
 8007008:	b29a      	uxth	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	7b9a      	ldrb	r2, [r3, #14]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	7bda      	ldrb	r2, [r3, #15]
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	7c1a      	ldrb	r2, [r3, #16]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	7c5a      	ldrb	r2, [r3, #17]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	745a      	strb	r2, [r3, #17]
  }
}
 800702e:	bf00      	nop
 8007030:	3714      	adds	r7, #20
 8007032:	46bd      	mov	sp, r7
 8007034:	bc80      	pop	{r7}
 8007036:	4770      	bx	lr

08007038 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b08a      	sub	sp, #40	@ 0x28
 800703c:	af00      	add	r7, sp, #0
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	4613      	mov	r3, r2
 8007044:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800704a:	2300      	movs	r3, #0
 800704c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t                      ep_ix = 0U;
 8007050:	2300      	movs	r3, #0
 8007052:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	781a      	ldrb	r2, [r3, #0]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	785a      	ldrb	r2, [r3, #1]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	3302      	adds	r3, #2
 800706e:	781b      	ldrb	r3, [r3, #0]
 8007070:	461a      	mov	r2, r3
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	3303      	adds	r3, #3
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	021b      	lsls	r3, r3, #8
 800707a:	b29b      	uxth	r3, r3
 800707c:	4313      	orrs	r3, r2
 800707e:	b29a      	uxth	r2, r3
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	791a      	ldrb	r2, [r3, #4]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	795a      	ldrb	r2, [r3, #5]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	799a      	ldrb	r2, [r3, #6]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	79da      	ldrb	r2, [r3, #7]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	7a1a      	ldrb	r2, [r3, #8]
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80070ac:	88fb      	ldrh	r3, [r7, #6]
 80070ae:	2b09      	cmp	r3, #9
 80070b0:	d95f      	bls.n	8007172 <USBH_ParseCfgDesc+0x13a>
  {
    ptr = USB_LEN_CFG_DESC;
 80070b2:	2309      	movs	r3, #9
 80070b4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 80070b6:	2300      	movs	r3, #0
 80070b8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80070ba:	e051      	b.n	8007160 <USBH_ParseCfgDesc+0x128>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80070bc:	f107 0316 	add.w	r3, r7, #22
 80070c0:	4619      	mov	r1, r3
 80070c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80070c4:	f000 f8e4 	bl	8007290 <USBH_GetNextDesc>
 80070c8:	6278      	str	r0, [r7, #36]	@ 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 80070ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070cc:	785b      	ldrb	r3, [r3, #1]
 80070ce:	2b04      	cmp	r3, #4
 80070d0:	d146      	bne.n	8007160 <USBH_ParseCfgDesc+0x128>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 80070d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80070d6:	221a      	movs	r2, #26
 80070d8:	fb02 f303 	mul.w	r3, r2, r3
 80070dc:	3308      	adds	r3, #8
 80070de:	68fa      	ldr	r2, [r7, #12]
 80070e0:	4413      	add	r3, r2
 80070e2:	3302      	adds	r3, #2
 80070e4:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80070e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070e8:	69f8      	ldr	r0, [r7, #28]
 80070ea:	f000 f846 	bl	800717a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80070ee:	2300      	movs	r3, #0
 80070f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80070f4:	2300      	movs	r3, #0
 80070f6:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80070f8:	e022      	b.n	8007140 <USBH_ParseCfgDesc+0x108>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80070fa:	f107 0316 	add.w	r3, r7, #22
 80070fe:	4619      	mov	r1, r3
 8007100:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007102:	f000 f8c5 	bl	8007290 <USBH_GetNextDesc>
 8007106:	6278      	str	r0, [r7, #36]	@ 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8007108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710a:	785b      	ldrb	r3, [r3, #1]
 800710c:	2b05      	cmp	r3, #5
 800710e:	d117      	bne.n	8007140 <USBH_ParseCfgDesc+0x108>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007110:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007114:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8007118:	3201      	adds	r2, #1
 800711a:	00d2      	lsls	r2, r2, #3
 800711c:	211a      	movs	r1, #26
 800711e:	fb01 f303 	mul.w	r3, r1, r3
 8007122:	4413      	add	r3, r2
 8007124:	3308      	adds	r3, #8
 8007126:	68fa      	ldr	r2, [r7, #12]
 8007128:	4413      	add	r3, r2
 800712a:	3304      	adds	r3, #4
 800712c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800712e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007130:	69b8      	ldr	r0, [r7, #24]
 8007132:	f000 f850 	bl	80071d6 <USBH_ParseEPDesc>
            ep_ix++;
 8007136:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800713a:	3301      	adds	r3, #1
 800713c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	791b      	ldrb	r3, [r3, #4]
 8007144:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8007148:	429a      	cmp	r2, r3
 800714a:	d204      	bcs.n	8007156 <USBH_ParseCfgDesc+0x11e>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	885a      	ldrh	r2, [r3, #2]
 8007150:	8afb      	ldrh	r3, [r7, #22]
 8007152:	429a      	cmp	r2, r3
 8007154:	d8d1      	bhi.n	80070fa <USBH_ParseCfgDesc+0xc2>
          }
        }
        if_ix++;
 8007156:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800715a:	3301      	adds	r3, #1
 800715c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007160:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007164:	2b01      	cmp	r3, #1
 8007166:	d804      	bhi.n	8007172 <USBH_ParseCfgDesc+0x13a>
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	885a      	ldrh	r2, [r3, #2]
 800716c:	8afb      	ldrh	r3, [r7, #22]
 800716e:	429a      	cmp	r2, r3
 8007170:	d8a4      	bhi.n	80070bc <USBH_ParseCfgDesc+0x84>
      }
    }
  }
}
 8007172:	bf00      	nop
 8007174:	3728      	adds	r7, #40	@ 0x28
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800717a:	b480      	push	{r7}
 800717c:	b083      	sub	sp, #12
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	781a      	ldrb	r2, [r3, #0]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	785a      	ldrb	r2, [r3, #1]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	789a      	ldrb	r2, [r3, #2]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	78da      	ldrb	r2, [r3, #3]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	791a      	ldrb	r2, [r3, #4]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	795a      	ldrb	r2, [r3, #5]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	799a      	ldrb	r2, [r3, #6]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	79da      	ldrb	r2, [r3, #7]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	7a1a      	ldrb	r2, [r3, #8]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	721a      	strb	r2, [r3, #8]
}
 80071cc:	bf00      	nop
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bc80      	pop	{r7}
 80071d4:	4770      	bx	lr

080071d6 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b083      	sub	sp, #12
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
 80071de:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	781a      	ldrb	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	785a      	ldrb	r2, [r3, #1]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	789a      	ldrb	r2, [r3, #2]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	78da      	ldrb	r2, [r3, #3]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	3304      	adds	r3, #4
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	461a      	mov	r2, r3
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	3305      	adds	r3, #5
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	021b      	lsls	r3, r3, #8
 8007210:	b29b      	uxth	r3, r3
 8007212:	4313      	orrs	r3, r2
 8007214:	b29a      	uxth	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	799a      	ldrb	r2, [r3, #6]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	719a      	strb	r2, [r3, #6]
}
 8007222:	bf00      	nop
 8007224:	370c      	adds	r7, #12
 8007226:	46bd      	mov	sp, r7
 8007228:	bc80      	pop	{r7}
 800722a:	4770      	bx	lr

0800722c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800722c:	b480      	push	{r7}
 800722e:	b087      	sub	sp, #28
 8007230:	af00      	add	r7, sp, #0
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	60b9      	str	r1, [r7, #8]
 8007236:	4613      	mov	r3, r2
 8007238:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	3301      	adds	r3, #1
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	2b03      	cmp	r3, #3
 8007242:	d120      	bne.n	8007286 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	1e9a      	subs	r2, r3, #2
 800724a:	88fb      	ldrh	r3, [r7, #6]
 800724c:	4293      	cmp	r3, r2
 800724e:	bf28      	it	cs
 8007250:	4613      	movcs	r3, r2
 8007252:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	3302      	adds	r3, #2
 8007258:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800725a:	2300      	movs	r3, #0
 800725c:	82fb      	strh	r3, [r7, #22]
 800725e:	e00b      	b.n	8007278 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007260:	8afb      	ldrh	r3, [r7, #22]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	4413      	add	r3, r2
 8007266:	781a      	ldrb	r2, [r3, #0]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	3301      	adds	r3, #1
 8007270:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007272:	8afb      	ldrh	r3, [r7, #22]
 8007274:	3302      	adds	r3, #2
 8007276:	82fb      	strh	r3, [r7, #22]
 8007278:	8afa      	ldrh	r2, [r7, #22]
 800727a:	8abb      	ldrh	r3, [r7, #20]
 800727c:	429a      	cmp	r2, r3
 800727e:	d3ef      	bcc.n	8007260 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	2200      	movs	r2, #0
 8007284:	701a      	strb	r2, [r3, #0]
  }
}
 8007286:	bf00      	nop
 8007288:	371c      	adds	r7, #28
 800728a:	46bd      	mov	sp, r7
 800728c:	bc80      	pop	{r7}
 800728e:	4770      	bx	lr

08007290 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007290:	b480      	push	{r7}
 8007292:	b085      	sub	sp, #20
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	881b      	ldrh	r3, [r3, #0]
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	7812      	ldrb	r2, [r2, #0]
 80072a2:	4413      	add	r3, r2
 80072a4:	b29a      	uxth	r2, r3
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4413      	add	r3, r2
 80072b4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80072b6:	68fb      	ldr	r3, [r7, #12]
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3714      	adds	r7, #20
 80072bc:	46bd      	mov	sp, r7
 80072be:	bc80      	pop	{r7}
 80072c0:	4770      	bx	lr

080072c2 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b086      	sub	sp, #24
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	60f8      	str	r0, [r7, #12]
 80072ca:	60b9      	str	r1, [r7, #8]
 80072cc:	4613      	mov	r3, r2
 80072ce:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80072d0:	2301      	movs	r3, #1
 80072d2:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	789b      	ldrb	r3, [r3, #2]
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d002      	beq.n	80072e2 <USBH_CtlReq+0x20>
 80072dc:	2b02      	cmp	r3, #2
 80072de:	d00f      	beq.n	8007300 <USBH_CtlReq+0x3e>
        }
      }
      break;

    default:
      break;
 80072e0:	e034      	b.n	800734c <USBH_CtlReq+0x8a>
      phost->Control.buff = buff;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	88fa      	ldrh	r2, [r7, #6]
 80072ec:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2201      	movs	r2, #1
 80072f2:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2202      	movs	r2, #2
 80072f8:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80072fa:	2301      	movs	r3, #1
 80072fc:	75fb      	strb	r3, [r7, #23]
      break;
 80072fe:	e025      	b.n	800734c <USBH_CtlReq+0x8a>
      status = USBH_HandleControl(phost);
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	f000 f829 	bl	8007358 <USBH_HandleControl>
 8007306:	4603      	mov	r3, r0
 8007308:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800730a:	7dfb      	ldrb	r3, [r7, #23]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d108      	bne.n	8007322 <USBH_CtlReq+0x60>
        phost->RequestState = CMD_SEND;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2201      	movs	r2, #1
 8007314:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800731c:	2300      	movs	r3, #0
 800731e:	75fb      	strb	r3, [r7, #23]
      break;
 8007320:	e013      	b.n	800734a <USBH_CtlReq+0x88>
      else if (status == USBH_NOT_SUPPORTED)
 8007322:	7dfb      	ldrb	r3, [r7, #23]
 8007324:	2b03      	cmp	r3, #3
 8007326:	d108      	bne.n	800733a <USBH_CtlReq+0x78>
        phost->RequestState = CMD_SEND;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2201      	movs	r2, #1
 800732c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2200      	movs	r2, #0
 8007332:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007334:	2303      	movs	r3, #3
 8007336:	75fb      	strb	r3, [r7, #23]
      break;
 8007338:	e007      	b.n	800734a <USBH_CtlReq+0x88>
        if (status == USBH_FAIL)
 800733a:	7dfb      	ldrb	r3, [r7, #23]
 800733c:	2b02      	cmp	r3, #2
 800733e:	d104      	bne.n	800734a <USBH_CtlReq+0x88>
          phost->RequestState = CMD_SEND;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2201      	movs	r2, #1
 8007344:	709a      	strb	r2, [r3, #2]
          status = USBH_FAIL;
 8007346:	2302      	movs	r3, #2
 8007348:	75fb      	strb	r3, [r7, #23]
      break;
 800734a:	bf00      	nop
  }
  return status;
 800734c:	7dfb      	ldrb	r3, [r7, #23]
}
 800734e:	4618      	mov	r0, r3
 8007350:	3718      	adds	r7, #24
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
	...

08007358 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b086      	sub	sp, #24
 800735c:	af02      	add	r7, sp, #8
 800735e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007360:	2301      	movs	r3, #1
 8007362:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007364:	2300      	movs	r3, #0
 8007366:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	7e1b      	ldrb	r3, [r3, #24]
 800736c:	3b01      	subs	r3, #1
 800736e:	2b0a      	cmp	r3, #10
 8007370:	f200 8153 	bhi.w	800761a <USBH_HandleControl+0x2c2>
 8007374:	a201      	add	r2, pc, #4	@ (adr r2, 800737c <USBH_HandleControl+0x24>)
 8007376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737a:	bf00      	nop
 800737c:	080073a9 	.word	0x080073a9
 8007380:	080073c3 	.word	0x080073c3
 8007384:	0800742d 	.word	0x0800742d
 8007388:	08007453 	.word	0x08007453
 800738c:	0800748b 	.word	0x0800748b
 8007390:	080074b5 	.word	0x080074b5
 8007394:	08007507 	.word	0x08007507
 8007398:	08007529 	.word	0x08007529
 800739c:	08007565 	.word	0x08007565
 80073a0:	0800758b 	.word	0x0800758b
 80073a4:	080075c9 	.word	0x080075c9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f103 0110 	add.w	r1, r3, #16
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	795b      	ldrb	r3, [r3, #5]
 80073b2:	461a      	mov	r2, r3
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f945 	bl	8007644 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2202      	movs	r2, #2
 80073be:	761a      	strb	r2, [r3, #24]
      break;
 80073c0:	e136      	b.n	8007630 <USBH_HandleControl+0x2d8>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	795b      	ldrb	r3, [r3, #5]
 80073c6:	4619      	mov	r1, r3
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 fc59 	bl	8007c80 <USBH_LL_GetURBState>
 80073ce:	4603      	mov	r3, r0
 80073d0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80073d2:	7bbb      	ldrb	r3, [r7, #14]
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d11e      	bne.n	8007416 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	7c1b      	ldrb	r3, [r3, #16]
 80073dc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80073e0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	8adb      	ldrh	r3, [r3, #22]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00a      	beq.n	8007400 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80073ea:	7b7b      	ldrb	r3, [r7, #13]
 80073ec:	2b80      	cmp	r3, #128	@ 0x80
 80073ee:	d103      	bne.n	80073f8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2203      	movs	r2, #3
 80073f4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80073f6:	e112      	b.n	800761e <USBH_HandleControl+0x2c6>
            phost->Control.state = CTRL_DATA_OUT;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2205      	movs	r2, #5
 80073fc:	761a      	strb	r2, [r3, #24]
      break;
 80073fe:	e10e      	b.n	800761e <USBH_HandleControl+0x2c6>
          if (direction == USB_D2H)
 8007400:	7b7b      	ldrb	r3, [r7, #13]
 8007402:	2b80      	cmp	r3, #128	@ 0x80
 8007404:	d103      	bne.n	800740e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2209      	movs	r2, #9
 800740a:	761a      	strb	r2, [r3, #24]
      break;
 800740c:	e107      	b.n	800761e <USBH_HandleControl+0x2c6>
            phost->Control.state = CTRL_STATUS_IN;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2207      	movs	r2, #7
 8007412:	761a      	strb	r2, [r3, #24]
      break;
 8007414:	e103      	b.n	800761e <USBH_HandleControl+0x2c6>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007416:	7bbb      	ldrb	r3, [r7, #14]
 8007418:	2b04      	cmp	r3, #4
 800741a:	d003      	beq.n	8007424 <USBH_HandleControl+0xcc>
 800741c:	7bbb      	ldrb	r3, [r7, #14]
 800741e:	2b02      	cmp	r3, #2
 8007420:	f040 80fd 	bne.w	800761e <USBH_HandleControl+0x2c6>
          phost->Control.state = CTRL_ERROR;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	220b      	movs	r2, #11
 8007428:	761a      	strb	r2, [r3, #24]
      break;
 800742a:	e0f8      	b.n	800761e <USBH_HandleControl+0x2c6>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8d3 33c0 	ldr.w	r3, [r3, #960]	@ 0x3c0
 8007432:	b29a      	uxth	r2, r3
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6899      	ldr	r1, [r3, #8]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	899a      	ldrh	r2, [r3, #12]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	791b      	ldrb	r3, [r3, #4]
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 f93c 	bl	80076c2 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2204      	movs	r2, #4
 800744e:	761a      	strb	r2, [r3, #24]
      break;
 8007450:	e0ee      	b.n	8007630 <USBH_HandleControl+0x2d8>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	791b      	ldrb	r3, [r3, #4]
 8007456:	4619      	mov	r1, r3
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 fc11 	bl	8007c80 <USBH_LL_GetURBState>
 800745e:	4603      	mov	r3, r0
 8007460:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007462:	7bbb      	ldrb	r3, [r7, #14]
 8007464:	2b01      	cmp	r3, #1
 8007466:	d102      	bne.n	800746e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2209      	movs	r2, #9
 800746c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800746e:	7bbb      	ldrb	r3, [r7, #14]
 8007470:	2b05      	cmp	r3, #5
 8007472:	d102      	bne.n	800747a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007474:	2303      	movs	r3, #3
 8007476:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007478:	e0d3      	b.n	8007622 <USBH_HandleControl+0x2ca>
        if (URB_Status == USBH_URB_ERROR)
 800747a:	7bbb      	ldrb	r3, [r7, #14]
 800747c:	2b04      	cmp	r3, #4
 800747e:	f040 80d0 	bne.w	8007622 <USBH_HandleControl+0x2ca>
          phost->Control.state = CTRL_ERROR;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	220b      	movs	r2, #11
 8007486:	761a      	strb	r2, [r3, #24]
      break;
 8007488:	e0cb      	b.n	8007622 <USBH_HandleControl+0x2ca>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6899      	ldr	r1, [r3, #8]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	899a      	ldrh	r2, [r3, #12]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	795b      	ldrb	r3, [r3, #5]
 8007496:	2001      	movs	r0, #1
 8007498:	9000      	str	r0, [sp, #0]
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 f8ec 	bl	8007678 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8d3 33c0 	ldr.w	r3, [r3, #960]	@ 0x3c0
 80074a6:	b29a      	uxth	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2206      	movs	r2, #6
 80074b0:	761a      	strb	r2, [r3, #24]
      break;
 80074b2:	e0bd      	b.n	8007630 <USBH_HandleControl+0x2d8>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	795b      	ldrb	r3, [r3, #5]
 80074b8:	4619      	mov	r1, r3
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 fbe0 	bl	8007c80 <USBH_LL_GetURBState>
 80074c0:	4603      	mov	r3, r0
 80074c2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80074c4:	7bbb      	ldrb	r3, [r7, #14]
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d103      	bne.n	80074d2 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2207      	movs	r2, #7
 80074ce:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80074d0:	e0a9      	b.n	8007626 <USBH_HandleControl+0x2ce>
      else if (URB_Status == USBH_URB_STALL)
 80074d2:	7bbb      	ldrb	r3, [r7, #14]
 80074d4:	2b05      	cmp	r3, #5
 80074d6:	d105      	bne.n	80074e4 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	220c      	movs	r2, #12
 80074dc:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80074de:	2303      	movs	r3, #3
 80074e0:	73fb      	strb	r3, [r7, #15]
      break;
 80074e2:	e0a0      	b.n	8007626 <USBH_HandleControl+0x2ce>
      else if (URB_Status == USBH_URB_NOTREADY)
 80074e4:	7bbb      	ldrb	r3, [r7, #14]
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d103      	bne.n	80074f2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2205      	movs	r2, #5
 80074ee:	761a      	strb	r2, [r3, #24]
      break;
 80074f0:	e099      	b.n	8007626 <USBH_HandleControl+0x2ce>
        if (URB_Status == USBH_URB_ERROR)
 80074f2:	7bbb      	ldrb	r3, [r7, #14]
 80074f4:	2b04      	cmp	r3, #4
 80074f6:	f040 8096 	bne.w	8007626 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	220b      	movs	r2, #11
 80074fe:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007500:	2302      	movs	r3, #2
 8007502:	73fb      	strb	r3, [r7, #15]
      break;
 8007504:	e08f      	b.n	8007626 <USBH_HandleControl+0x2ce>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	791b      	ldrb	r3, [r3, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	2100      	movs	r1, #0
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f8d7 	bl	80076c2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 33c0 	ldr.w	r3, [r3, #960]	@ 0x3c0
 800751a:	b29a      	uxth	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2208      	movs	r2, #8
 8007524:	761a      	strb	r2, [r3, #24]

      break;
 8007526:	e083      	b.n	8007630 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	791b      	ldrb	r3, [r3, #4]
 800752c:	4619      	mov	r1, r3
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fba6 	bl	8007c80 <USBH_LL_GetURBState>
 8007534:	4603      	mov	r3, r0
 8007536:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007538:	7bbb      	ldrb	r3, [r7, #14]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d105      	bne.n	800754a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	220d      	movs	r2, #13
 8007542:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007544:	2300      	movs	r3, #0
 8007546:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007548:	e06f      	b.n	800762a <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_ERROR)
 800754a:	7bbb      	ldrb	r3, [r7, #14]
 800754c:	2b04      	cmp	r3, #4
 800754e:	d103      	bne.n	8007558 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	220b      	movs	r2, #11
 8007554:	761a      	strb	r2, [r3, #24]
      break;
 8007556:	e068      	b.n	800762a <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_STALL)
 8007558:	7bbb      	ldrb	r3, [r7, #14]
 800755a:	2b05      	cmp	r3, #5
 800755c:	d165      	bne.n	800762a <USBH_HandleControl+0x2d2>
          status = USBH_NOT_SUPPORTED;
 800755e:	2303      	movs	r3, #3
 8007560:	73fb      	strb	r3, [r7, #15]
      break;
 8007562:	e062      	b.n	800762a <USBH_HandleControl+0x2d2>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	795b      	ldrb	r3, [r3, #5]
 8007568:	2201      	movs	r2, #1
 800756a:	9200      	str	r2, [sp, #0]
 800756c:	2200      	movs	r2, #0
 800756e:	2100      	movs	r1, #0
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f881 	bl	8007678 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f8d3 33c0 	ldr.w	r3, [r3, #960]	@ 0x3c0
 800757c:	b29a      	uxth	r2, r3
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	220a      	movs	r2, #10
 8007586:	761a      	strb	r2, [r3, #24]
      break;
 8007588:	e052      	b.n	8007630 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	795b      	ldrb	r3, [r3, #5]
 800758e:	4619      	mov	r1, r3
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 fb75 	bl	8007c80 <USBH_LL_GetURBState>
 8007596:	4603      	mov	r3, r0
 8007598:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800759a:	7bbb      	ldrb	r3, [r7, #14]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d105      	bne.n	80075ac <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80075a0:	2300      	movs	r3, #0
 80075a2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	220d      	movs	r2, #13
 80075a8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80075aa:	e040      	b.n	800762e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80075ac:	7bbb      	ldrb	r3, [r7, #14]
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d103      	bne.n	80075ba <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2209      	movs	r2, #9
 80075b6:	761a      	strb	r2, [r3, #24]
      break;
 80075b8:	e039      	b.n	800762e <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 80075ba:	7bbb      	ldrb	r3, [r7, #14]
 80075bc:	2b04      	cmp	r3, #4
 80075be:	d136      	bne.n	800762e <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	220b      	movs	r2, #11
 80075c4:	761a      	strb	r2, [r3, #24]
      break;
 80075c6:	e032      	b.n	800762e <USBH_HandleControl+0x2d6>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	7e5b      	ldrb	r3, [r3, #25]
 80075cc:	3301      	adds	r3, #1
 80075ce:	b2da      	uxtb	r2, r3
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	765a      	strb	r2, [r3, #25]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	7e5b      	ldrb	r3, [r3, #25]
 80075d8:	2b02      	cmp	r3, #2
 80075da:	d806      	bhi.n	80075ea <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2201      	movs	r2, #1
 80075e6:	709a      	strb	r2, [r3, #2]
        phost->Control.errorcount = 0U;
        USBH_ErrLog("Control error: Device not responding");
        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80075e8:	e022      	b.n	8007630 <USBH_HandleControl+0x2d8>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 80075f0:	2106      	movs	r1, #6
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 80075fc:	480f      	ldr	r0, [pc, #60]	@ (800763c <USBH_HandleControl+0x2e4>)
 80075fe:	f000 fd49 	bl	8008094 <iprintf>
 8007602:	480f      	ldr	r0, [pc, #60]	@ (8007640 <USBH_HandleControl+0x2e8>)
 8007604:	f000 fd46 	bl	8008094 <iprintf>
 8007608:	200a      	movs	r0, #10
 800760a:	f000 fd55 	bl	80080b8 <putchar>
        phost->gState = HOST_IDLE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007614:	2302      	movs	r3, #2
 8007616:	73fb      	strb	r3, [r7, #15]
      break;
 8007618:	e00a      	b.n	8007630 <USBH_HandleControl+0x2d8>

    default:
      break;
 800761a:	bf00      	nop
 800761c:	e008      	b.n	8007630 <USBH_HandleControl+0x2d8>
      break;
 800761e:	bf00      	nop
 8007620:	e006      	b.n	8007630 <USBH_HandleControl+0x2d8>
      break;
 8007622:	bf00      	nop
 8007624:	e004      	b.n	8007630 <USBH_HandleControl+0x2d8>
      break;
 8007626:	bf00      	nop
 8007628:	e002      	b.n	8007630 <USBH_HandleControl+0x2d8>
      break;
 800762a:	bf00      	nop
 800762c:	e000      	b.n	8007630 <USBH_HandleControl+0x2d8>
      break;
 800762e:	bf00      	nop
  }

  return status;
 8007630:	7bfb      	ldrb	r3, [r7, #15]
}
 8007632:	4618      	mov	r0, r3
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	08009028 	.word	0x08009028
 8007640:	08009030 	.word	0x08009030

08007644 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b088      	sub	sp, #32
 8007648:	af04      	add	r7, sp, #16
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	4613      	mov	r3, r2
 8007650:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007652:	79f9      	ldrb	r1, [r7, #7]
 8007654:	2300      	movs	r3, #0
 8007656:	9303      	str	r3, [sp, #12]
 8007658:	2308      	movs	r3, #8
 800765a:	9302      	str	r3, [sp, #8]
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	9301      	str	r3, [sp, #4]
 8007660:	2300      	movs	r3, #0
 8007662:	9300      	str	r3, [sp, #0]
 8007664:	2300      	movs	r3, #0
 8007666:	2200      	movs	r2, #0
 8007668:	68f8      	ldr	r0, [r7, #12]
 800766a:	f000 fad8 	bl	8007c1e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	3710      	adds	r7, #16
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}

08007678 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b088      	sub	sp, #32
 800767c:	af04      	add	r7, sp, #16
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	60b9      	str	r1, [r7, #8]
 8007682:	4611      	mov	r1, r2
 8007684:	461a      	mov	r2, r3
 8007686:	460b      	mov	r3, r1
 8007688:	80fb      	strh	r3, [r7, #6]
 800768a:	4613      	mov	r3, r2
 800768c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007694:	2b00      	cmp	r3, #0
 8007696:	d001      	beq.n	800769c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007698:	2300      	movs	r3, #0
 800769a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800769c:	7979      	ldrb	r1, [r7, #5]
 800769e:	7e3b      	ldrb	r3, [r7, #24]
 80076a0:	9303      	str	r3, [sp, #12]
 80076a2:	88fb      	ldrh	r3, [r7, #6]
 80076a4:	9302      	str	r3, [sp, #8]
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	9301      	str	r3, [sp, #4]
 80076aa:	2301      	movs	r3, #1
 80076ac:	9300      	str	r3, [sp, #0]
 80076ae:	2300      	movs	r3, #0
 80076b0:	2200      	movs	r2, #0
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f000 fab3 	bl	8007c1e <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b088      	sub	sp, #32
 80076c6:	af04      	add	r7, sp, #16
 80076c8:	60f8      	str	r0, [r7, #12]
 80076ca:	60b9      	str	r1, [r7, #8]
 80076cc:	4611      	mov	r1, r2
 80076ce:	461a      	mov	r2, r3
 80076d0:	460b      	mov	r3, r1
 80076d2:	80fb      	strh	r3, [r7, #6]
 80076d4:	4613      	mov	r3, r2
 80076d6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80076d8:	7979      	ldrb	r1, [r7, #5]
 80076da:	2300      	movs	r3, #0
 80076dc:	9303      	str	r3, [sp, #12]
 80076de:	88fb      	ldrh	r3, [r7, #6]
 80076e0:	9302      	str	r3, [sp, #8]
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	9301      	str	r3, [sp, #4]
 80076e6:	2301      	movs	r3, #1
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	2300      	movs	r3, #0
 80076ec:	2201      	movs	r2, #1
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f000 fa95 	bl	8007c1e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80076f4:	2300      	movs	r3, #0

}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3710      	adds	r7, #16
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}

080076fe <USBH_InterruptReceiveData>:
  */
USBH_StatusTypeDef USBH_InterruptReceiveData(USBH_HandleTypeDef *phost,
                                             uint8_t *buff,
                                             uint8_t length,
                                             uint8_t pipe_num)
{
 80076fe:	b580      	push	{r7, lr}
 8007700:	b088      	sub	sp, #32
 8007702:	af04      	add	r7, sp, #16
 8007704:	60f8      	str	r0, [r7, #12]
 8007706:	60b9      	str	r1, [r7, #8]
 8007708:	4611      	mov	r1, r2
 800770a:	461a      	mov	r2, r3
 800770c:	460b      	mov	r3, r1
 800770e:	71fb      	strb	r3, [r7, #7]
 8007710:	4613      	mov	r3, r2
 8007712:	71bb      	strb	r3, [r7, #6]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007714:	79fb      	ldrb	r3, [r7, #7]
 8007716:	b29b      	uxth	r3, r3
 8007718:	79b9      	ldrb	r1, [r7, #6]
 800771a:	2200      	movs	r2, #0
 800771c:	9203      	str	r2, [sp, #12]
 800771e:	9302      	str	r3, [sp, #8]
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	9301      	str	r3, [sp, #4]
 8007724:	2301      	movs	r3, #1
 8007726:	9300      	str	r3, [sp, #0]
 8007728:	2303      	movs	r3, #3
 800772a:	2201      	movs	r2, #1
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f000 fa76 	bl	8007c1e <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    (uint16_t)length,     /* data length      */
                    0U);

  return USBH_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b086      	sub	sp, #24
 8007740:	af04      	add	r7, sp, #16
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	4608      	mov	r0, r1
 8007746:	4611      	mov	r1, r2
 8007748:	461a      	mov	r2, r3
 800774a:	4603      	mov	r3, r0
 800774c:	70fb      	strb	r3, [r7, #3]
 800774e:	460b      	mov	r3, r1
 8007750:	70bb      	strb	r3, [r7, #2]
 8007752:	4613      	mov	r3, r2
 8007754:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007756:	7878      	ldrb	r0, [r7, #1]
 8007758:	78ba      	ldrb	r2, [r7, #2]
 800775a:	78f9      	ldrb	r1, [r7, #3]
 800775c:	8b3b      	ldrh	r3, [r7, #24]
 800775e:	9302      	str	r3, [sp, #8]
 8007760:	7d3b      	ldrb	r3, [r7, #20]
 8007762:	9301      	str	r3, [sp, #4]
 8007764:	7c3b      	ldrb	r3, [r7, #16]
 8007766:	9300      	str	r3, [sp, #0]
 8007768:	4603      	mov	r3, r0
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fa09 	bl	8007b82 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3708      	adds	r7, #8
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}

0800777a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b082      	sub	sp, #8
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
 8007782:	460b      	mov	r3, r1
 8007784:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8007786:	78fb      	ldrb	r3, [r7, #3]
 8007788:	4619      	mov	r1, r3
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 fa28 	bl	8007be0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	3708      	adds	r7, #8
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}

0800779a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800779a:	b580      	push	{r7, lr}
 800779c:	b084      	sub	sp, #16
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6078      	str	r0, [r7, #4]
 80077a2:	460b      	mov	r3, r1
 80077a4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 f832 	bl	8007810 <USBH_GetFreePipe>
 80077ac:	4603      	mov	r3, r0
 80077ae:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80077b0:	89fb      	ldrh	r3, [r7, #14]
 80077b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d009      	beq.n	80077ce <USBH_AllocPipe+0x34>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 80077ba:	78fb      	ldrb	r3, [r7, #3]
 80077bc:	89fa      	ldrh	r2, [r7, #14]
 80077be:	f002 020f 	and.w	r2, r2, #15
 80077c2:	f443 4100 	orr.w	r1, r3, #32768	@ 0x8000
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	32e0      	adds	r2, #224	@ 0xe0
 80077ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)pipe;
 80077ce:	89fb      	ldrh	r3, [r7, #14]
 80077d0:	b2db      	uxtb	r3, r3
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3710      	adds	r7, #16
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}

080077da <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80077da:	b480      	push	{r7}
 80077dc:	b083      	sub	sp, #12
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	460b      	mov	r3, r1
 80077e4:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80077e6:	78fb      	ldrb	r3, [r7, #3]
 80077e8:	2b0a      	cmp	r3, #10
 80077ea:	d80b      	bhi.n	8007804 <USBH_FreePipe+0x2a>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80077ec:	78fa      	ldrb	r2, [r7, #3]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	32e0      	adds	r2, #224	@ 0xe0
 80077f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077f6:	78fa      	ldrb	r2, [r7, #3]
 80077f8:	f3c3 010e 	ubfx	r1, r3, #0, #15
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	32e0      	adds	r2, #224	@ 0xe0
 8007800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return USBH_OK;
 8007804:	2300      	movs	r3, #0
}
 8007806:	4618      	mov	r0, r3
 8007808:	370c      	adds	r7, #12
 800780a:	46bd      	mov	sp, r7
 800780c:	bc80      	pop	{r7}
 800780e:	4770      	bx	lr

08007810 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007810:	b480      	push	{r7}
 8007812:	b085      	sub	sp, #20
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007818:	2300      	movs	r3, #0
 800781a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800781c:	2300      	movs	r3, #0
 800781e:	73fb      	strb	r3, [r7, #15]
 8007820:	e00e      	b.n	8007840 <USBH_GetFreePipe+0x30>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007822:	7bfa      	ldrb	r2, [r7, #15]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	32e0      	adds	r2, #224	@ 0xe0
 8007828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800782c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007830:	2b00      	cmp	r3, #0
 8007832:	d102      	bne.n	800783a <USBH_GetFreePipe+0x2a>
    {
      return (uint16_t)idx;
 8007834:	7bfb      	ldrb	r3, [r7, #15]
 8007836:	b29b      	uxth	r3, r3
 8007838:	e007      	b.n	800784a <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800783a:	7bfb      	ldrb	r3, [r7, #15]
 800783c:	3301      	adds	r3, #1
 800783e:	73fb      	strb	r3, [r7, #15]
 8007840:	7bfb      	ldrb	r3, [r7, #15]
 8007842:	2b0a      	cmp	r3, #10
 8007844:	d9ed      	bls.n	8007822 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007846:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800784a:	4618      	mov	r0, r3
 800784c:	3714      	adds	r7, #20
 800784e:	46bd      	mov	sp, r7
 8007850:	bc80      	pop	{r7}
 8007852:	4770      	bx	lr

08007854 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007858:	2201      	movs	r2, #1
 800785a:	490e      	ldr	r1, [pc, #56]	@ (8007894 <MX_USB_HOST_Init+0x40>)
 800785c:	480e      	ldr	r0, [pc, #56]	@ (8007898 <MX_USB_HOST_Init+0x44>)
 800785e:	f7fe fc9d 	bl	800619c <USBH_Init>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d001      	beq.n	800786c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007868:	f7f8 ff92 	bl	8000790 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_HID_CLASS) != USBH_OK)
 800786c:	490b      	ldr	r1, [pc, #44]	@ (800789c <MX_USB_HOST_Init+0x48>)
 800786e:	480a      	ldr	r0, [pc, #40]	@ (8007898 <MX_USB_HOST_Init+0x44>)
 8007870:	f7fe fd26 	bl	80062c0 <USBH_RegisterClass>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d001      	beq.n	800787e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800787a:	f7f8 ff89 	bl	8000790 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800787e:	4806      	ldr	r0, [pc, #24]	@ (8007898 <MX_USB_HOST_Init+0x44>)
 8007880:	f7fe fe0d 	bl	800649e <USBH_Start>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d001      	beq.n	800788e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800788a:	f7f8 ff81 	bl	8000790 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800788e:	bf00      	nop
 8007890:	bd80      	pop	{r7, pc}
 8007892:	bf00      	nop
 8007894:	080078b5 	.word	0x080078b5
 8007898:	200005a0 	.word	0x200005a0
 800789c:	20000014 	.word	0x20000014

080078a0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80078a4:	4802      	ldr	r0, [pc, #8]	@ (80078b0 <MX_USB_HOST_Process+0x10>)
 80078a6:	f7fe fe0b 	bl	80064c0 <USBH_Process>
}
 80078aa:	bf00      	nop
 80078ac:	bd80      	pop	{r7, pc}
 80078ae:	bf00      	nop
 80078b0:	200005a0 	.word	0x200005a0

080078b4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b083      	sub	sp, #12
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	460b      	mov	r3, r1
 80078be:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80078c0:	78fb      	ldrb	r3, [r7, #3]
 80078c2:	3b01      	subs	r3, #1
 80078c4:	2b04      	cmp	r3, #4
 80078c6:	d819      	bhi.n	80078fc <USBH_UserProcess+0x48>
 80078c8:	a201      	add	r2, pc, #4	@ (adr r2, 80078d0 <USBH_UserProcess+0x1c>)
 80078ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ce:	bf00      	nop
 80078d0:	080078fd 	.word	0x080078fd
 80078d4:	080078ed 	.word	0x080078ed
 80078d8:	080078fd 	.word	0x080078fd
 80078dc:	080078f5 	.word	0x080078f5
 80078e0:	080078e5 	.word	0x080078e5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80078e4:	4b08      	ldr	r3, [pc, #32]	@ (8007908 <USBH_UserProcess+0x54>)
 80078e6:	2203      	movs	r2, #3
 80078e8:	701a      	strb	r2, [r3, #0]
  break;
 80078ea:	e008      	b.n	80078fe <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80078ec:	4b06      	ldr	r3, [pc, #24]	@ (8007908 <USBH_UserProcess+0x54>)
 80078ee:	2202      	movs	r2, #2
 80078f0:	701a      	strb	r2, [r3, #0]
  break;
 80078f2:	e004      	b.n	80078fe <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80078f4:	4b04      	ldr	r3, [pc, #16]	@ (8007908 <USBH_UserProcess+0x54>)
 80078f6:	2201      	movs	r2, #1
 80078f8:	701a      	strb	r2, [r3, #0]
  break;
 80078fa:	e000      	b.n	80078fe <USBH_UserProcess+0x4a>

  default:
  break;
 80078fc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80078fe:	bf00      	nop
 8007900:	370c      	adds	r7, #12
 8007902:	46bd      	mov	sp, r7
 8007904:	bc80      	pop	{r7}
 8007906:	4770      	bx	lr
 8007908:	20000970 	.word	0x20000970

0800790c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800791c:	d113      	bne.n	8007946 <HAL_HCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800791e:	4b0c      	ldr	r3, [pc, #48]	@ (8007950 <HAL_HCD_MspInit+0x44>)
 8007920:	695b      	ldr	r3, [r3, #20]
 8007922:	4a0b      	ldr	r2, [pc, #44]	@ (8007950 <HAL_HCD_MspInit+0x44>)
 8007924:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007928:	6153      	str	r3, [r2, #20]
 800792a:	4b09      	ldr	r3, [pc, #36]	@ (8007950 <HAL_HCD_MspInit+0x44>)
 800792c:	695b      	ldr	r3, [r3, #20]
 800792e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007932:	60fb      	str	r3, [r7, #12]
 8007934:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007936:	2200      	movs	r2, #0
 8007938:	2100      	movs	r1, #0
 800793a:	2043      	movs	r0, #67	@ 0x43
 800793c:	f7f9 fcf1 	bl	8001322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007940:	2043      	movs	r0, #67	@ 0x43
 8007942:	f7f9 fd0a 	bl	800135a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007946:	bf00      	nop
 8007948:	3710      	adds	r7, #16
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	40021000 	.word	0x40021000

08007954 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b082      	sub	sp, #8
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8007962:	4618      	mov	r0, r3
 8007964:	f7ff f944 	bl	8006bf0 <USBH_LL_IncTimer>
}
 8007968:	bf00      	nop
 800796a:	3708      	adds	r7, #8
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b082      	sub	sp, #8
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800797e:	4618      	mov	r0, r3
 8007980:	f7ff f97a 	bl	8006c78 <USBH_LL_Connect>
}
 8007984:	bf00      	nop
 8007986:	3708      	adds	r7, #8
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800799a:	4618      	mov	r0, r3
 800799c:	f7ff f982 	bl	8006ca4 <USBH_LL_Disconnect>
}
 80079a0:	bf00      	nop
 80079a2:	3708      	adds	r7, #8
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	460b      	mov	r3, r1
 80079b2:	70fb      	strb	r3, [r7, #3]
 80079b4:	4613      	mov	r3, r2
 80079b6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	bc80      	pop	{r7}
 80079c0:	4770      	bx	lr

080079c2 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b082      	sub	sp, #8
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80079d0:	4618      	mov	r0, r3
 80079d2:	f7ff f937 	bl	8006c44 <USBH_LL_PortEnabled>
}
 80079d6:	bf00      	nop
 80079d8:	3708      	adds	r7, #8
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b082      	sub	sp, #8
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7ff f936 	bl	8006c5e <USBH_LL_PortDisabled>
}
 80079f2:	bf00      	nop
 80079f4:	3708      	adds	r7, #8
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
	...

080079fc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d127      	bne.n	8007a5e <USBH_LL_Init+0x62>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8007a0e:	4a16      	ldr	r2, [pc, #88]	@ (8007a68 <USBH_LL_Init+0x6c>)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
  phost->pData = &hhcd_USB_OTG_FS;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a13      	ldr	r2, [pc, #76]	@ (8007a68 <USBH_LL_Init+0x6c>)
 8007a1a:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007a1e:	4b12      	ldr	r3, [pc, #72]	@ (8007a68 <USBH_LL_Init+0x6c>)
 8007a20:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007a24:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007a26:	4b10      	ldr	r3, [pc, #64]	@ (8007a68 <USBH_LL_Init+0x6c>)
 8007a28:	2208      	movs	r2, #8
 8007a2a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8007a68 <USBH_LL_Init+0x6c>)
 8007a2e:	2201      	movs	r2, #1
 8007a30:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007a32:	4b0d      	ldr	r3, [pc, #52]	@ (8007a68 <USBH_LL_Init+0x6c>)
 8007a34:	2202      	movs	r2, #2
 8007a36:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007a38:	4b0b      	ldr	r3, [pc, #44]	@ (8007a68 <USBH_LL_Init+0x6c>)
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007a3e:	480a      	ldr	r0, [pc, #40]	@ (8007a68 <USBH_LL_Init+0x6c>)
 8007a40:	f7f9 fe42 	bl	80016c8 <HAL_HCD_Init>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d001      	beq.n	8007a4e <USBH_LL_Init+0x52>
  {
    Error_Handler( );
 8007a4a:	f7f8 fea1 	bl	8000790 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007a4e:	4806      	ldr	r0, [pc, #24]	@ (8007a68 <USBH_LL_Init+0x6c>)
 8007a50:	f7fa fa55 	bl	8001efe <HAL_HCD_GetCurrentFrame>
 8007a54:	4603      	mov	r3, r0
 8007a56:	4619      	mov	r1, r3
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f7ff f8bb 	bl	8006bd4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007a5e:	2300      	movs	r3, #0
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	3708      	adds	r7, #8
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}
 8007a68:	20000974 	.word	0x20000974

08007a6c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a74:	2300      	movs	r3, #0
 8007a76:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007a82:	4618      	mov	r0, r3
 8007a84:	f7fa f9c5 	bl	8001e12 <HAL_HCD_Start>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007a8c:	7bfb      	ldrb	r3, [r7, #15]
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f000 f954 	bl	8007d3c <USBH_Get_USB_Status>
 8007a94:	4603      	mov	r3, r0
 8007a96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007a98:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3710      	adds	r7, #16
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}

08007aa2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b084      	sub	sp, #16
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f7fa f9cd 	bl	8001e58 <HAL_HCD_Stop>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007ac2:	7bfb      	ldrb	r3, [r7, #15]
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f000 f939 	bl	8007d3c <USBH_Get_USB_Status>
 8007aca:	4603      	mov	r3, r0
 8007acc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ace:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3710      	adds	r7, #16
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fa fa15 	bl	8001f1a <HAL_HCD_GetCurrentSpeed>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b02      	cmp	r3, #2
 8007af4:	d00c      	beq.n	8007b10 <USBH_LL_GetSpeed+0x38>
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d80d      	bhi.n	8007b16 <USBH_LL_GetSpeed+0x3e>
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <USBH_LL_GetSpeed+0x2c>
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d003      	beq.n	8007b0a <USBH_LL_GetSpeed+0x32>
 8007b02:	e008      	b.n	8007b16 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007b04:	2300      	movs	r3, #0
 8007b06:	73fb      	strb	r3, [r7, #15]
    break;
 8007b08:	e008      	b.n	8007b1c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	73fb      	strb	r3, [r7, #15]
    break;
 8007b0e:	e005      	b.n	8007b1c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007b10:	2302      	movs	r3, #2
 8007b12:	73fb      	strb	r3, [r7, #15]
    break;
 8007b14:	e002      	b.n	8007b1c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007b16:	2301      	movs	r3, #1
 8007b18:	73fb      	strb	r3, [r7, #15]
    break;
 8007b1a:	bf00      	nop
  }
  return  speed;
 8007b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3710      	adds	r7, #16
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}

08007b26 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b084      	sub	sp, #16
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b32:	2300      	movs	r3, #0
 8007b34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7fa f9a8 	bl	8001e92 <HAL_HCD_ResetPort>
 8007b42:	4603      	mov	r3, r0
 8007b44:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007b46:	7bfb      	ldrb	r3, [r7, #15]
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f000 f8f7 	bl	8007d3c <USBH_Get_USB_Status>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b52:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3710      	adds	r7, #16
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b082      	sub	sp, #8
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	460b      	mov	r3, r1
 8007b66:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007b6e:	78fa      	ldrb	r2, [r7, #3]
 8007b70:	4611      	mov	r1, r2
 8007b72:	4618      	mov	r0, r3
 8007b74:	f7fa f9af 	bl	8001ed6 <HAL_HCD_HC_GetXferCount>
 8007b78:	4603      	mov	r3, r0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3708      	adds	r7, #8
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}

08007b82 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007b82:	b590      	push	{r4, r7, lr}
 8007b84:	b089      	sub	sp, #36	@ 0x24
 8007b86:	af04      	add	r7, sp, #16
 8007b88:	6078      	str	r0, [r7, #4]
 8007b8a:	4608      	mov	r0, r1
 8007b8c:	4611      	mov	r1, r2
 8007b8e:	461a      	mov	r2, r3
 8007b90:	4603      	mov	r3, r0
 8007b92:	70fb      	strb	r3, [r7, #3]
 8007b94:	460b      	mov	r3, r1
 8007b96:	70bb      	strb	r3, [r7, #2]
 8007b98:	4613      	mov	r3, r2
 8007b9a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8d3 03c8 	ldr.w	r0, [r3, #968]	@ 0x3c8
 8007baa:	787c      	ldrb	r4, [r7, #1]
 8007bac:	78ba      	ldrb	r2, [r7, #2]
 8007bae:	78f9      	ldrb	r1, [r7, #3]
 8007bb0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007bb2:	9302      	str	r3, [sp, #8]
 8007bb4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007bb8:	9301      	str	r3, [sp, #4]
 8007bba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	4623      	mov	r3, r4
 8007bc2:	f7f9 fde3 	bl	800178c <HAL_HCD_HC_Init>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007bca:	7bfb      	ldrb	r3, [r7, #15]
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f000 f8b5 	bl	8007d3c <USBH_Get_USB_Status>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007bd6:	7bbb      	ldrb	r3, [r7, #14]
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3714      	adds	r7, #20
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd90      	pop	{r4, r7, pc}

08007be0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	460b      	mov	r3, r1
 8007bea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007bec:	2300      	movs	r3, #0
 8007bee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007bfa:	78fa      	ldrb	r2, [r7, #3]
 8007bfc:	4611      	mov	r1, r2
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7f9 fe66 	bl	80018d0 <HAL_HCD_HC_Halt>
 8007c04:	4603      	mov	r3, r0
 8007c06:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f000 f896 	bl	8007d3c <USBH_Get_USB_Status>
 8007c10:	4603      	mov	r3, r0
 8007c12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c14:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3710      	adds	r7, #16
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}

08007c1e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007c1e:	b590      	push	{r4, r7, lr}
 8007c20:	b089      	sub	sp, #36	@ 0x24
 8007c22:	af04      	add	r7, sp, #16
 8007c24:	6078      	str	r0, [r7, #4]
 8007c26:	4608      	mov	r0, r1
 8007c28:	4611      	mov	r1, r2
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	70fb      	strb	r3, [r7, #3]
 8007c30:	460b      	mov	r3, r1
 8007c32:	70bb      	strb	r3, [r7, #2]
 8007c34:	4613      	mov	r3, r2
 8007c36:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 03c8 	ldr.w	r0, [r3, #968]	@ 0x3c8
 8007c46:	787c      	ldrb	r4, [r7, #1]
 8007c48:	78ba      	ldrb	r2, [r7, #2]
 8007c4a:	78f9      	ldrb	r1, [r7, #3]
 8007c4c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c50:	9303      	str	r3, [sp, #12]
 8007c52:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007c54:	9302      	str	r3, [sp, #8]
 8007c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c58:	9301      	str	r3, [sp, #4]
 8007c5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007c5e:	9300      	str	r3, [sp, #0]
 8007c60:	4623      	mov	r3, r4
 8007c62:	f7f9 fe59 	bl	8001918 <HAL_HCD_HC_SubmitRequest>
 8007c66:	4603      	mov	r3, r0
 8007c68:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007c6a:	7bfb      	ldrb	r3, [r7, #15]
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f000 f865 	bl	8007d3c <USBH_Get_USB_Status>
 8007c72:	4603      	mov	r3, r0
 8007c74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c76:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3714      	adds	r7, #20
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd90      	pop	{r4, r7, pc}

08007c80 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b082      	sub	sp, #8
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	460b      	mov	r3, r1
 8007c8a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007c92:	78fa      	ldrb	r2, [r7, #3]
 8007c94:	4611      	mov	r1, r2
 8007c96:	4618      	mov	r0, r3
 8007c98:	f7fa f909 	bl	8001eae <HAL_HCD_HC_GetURBState>
 8007c9c:	4603      	mov	r3, r0
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3708      	adds	r7, #8
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}

08007ca6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b082      	sub	sp, #8
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
 8007cae:	460b      	mov	r3, r1
 8007cb0:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 8007cb2:	20c8      	movs	r0, #200	@ 0xc8
 8007cb4:	f7f9 fa3a 	bl	800112c <HAL_Delay>
  return USBH_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3708      	adds	r7, #8
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}

08007cc2 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007cc2:	b480      	push	{r7}
 8007cc4:	b085      	sub	sp, #20
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
 8007cca:	460b      	mov	r3, r1
 8007ccc:	70fb      	strb	r3, [r7, #3]
 8007cce:	4613      	mov	r3, r2
 8007cd0:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007cd8:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007cda:	78fa      	ldrb	r2, [r7, #3]
 8007cdc:	68f9      	ldr	r1, [r7, #12]
 8007cde:	4613      	mov	r3, r2
 8007ce0:	005b      	lsls	r3, r3, #1
 8007ce2:	4413      	add	r3, r2
 8007ce4:	011b      	lsls	r3, r3, #4
 8007ce6:	440b      	add	r3, r1
 8007ce8:	333b      	adds	r3, #59	@ 0x3b
 8007cea:	781b      	ldrb	r3, [r3, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d00a      	beq.n	8007d06 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007cf0:	78fa      	ldrb	r2, [r7, #3]
 8007cf2:	68f9      	ldr	r1, [r7, #12]
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	005b      	lsls	r3, r3, #1
 8007cf8:	4413      	add	r3, r2
 8007cfa:	011b      	lsls	r3, r3, #4
 8007cfc:	440b      	add	r3, r1
 8007cfe:	3358      	adds	r3, #88	@ 0x58
 8007d00:	78ba      	ldrb	r2, [r7, #2]
 8007d02:	701a      	strb	r2, [r3, #0]
 8007d04:	e009      	b.n	8007d1a <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007d06:	78fa      	ldrb	r2, [r7, #3]
 8007d08:	68f9      	ldr	r1, [r7, #12]
 8007d0a:	4613      	mov	r3, r2
 8007d0c:	005b      	lsls	r3, r3, #1
 8007d0e:	4413      	add	r3, r2
 8007d10:	011b      	lsls	r3, r3, #4
 8007d12:	440b      	add	r3, r1
 8007d14:	3359      	adds	r3, #89	@ 0x59
 8007d16:	78ba      	ldrb	r2, [r7, #2]
 8007d18:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007d1a:	2300      	movs	r3, #0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3714      	adds	r7, #20
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bc80      	pop	{r7}
 8007d24:	4770      	bx	lr

08007d26 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b082      	sub	sp, #8
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f7f9 f9fc 	bl	800112c <HAL_Delay>
}
 8007d34:	bf00      	nop
 8007d36:	3708      	adds	r7, #8
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b085      	sub	sp, #20
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	4603      	mov	r3, r0
 8007d44:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007d46:	2300      	movs	r3, #0
 8007d48:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007d4a:	79fb      	ldrb	r3, [r7, #7]
 8007d4c:	2b03      	cmp	r3, #3
 8007d4e:	d817      	bhi.n	8007d80 <USBH_Get_USB_Status+0x44>
 8007d50:	a201      	add	r2, pc, #4	@ (adr r2, 8007d58 <USBH_Get_USB_Status+0x1c>)
 8007d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d56:	bf00      	nop
 8007d58:	08007d69 	.word	0x08007d69
 8007d5c:	08007d6f 	.word	0x08007d6f
 8007d60:	08007d75 	.word	0x08007d75
 8007d64:	08007d7b 	.word	0x08007d7b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	73fb      	strb	r3, [r7, #15]
    break;
 8007d6c:	e00b      	b.n	8007d86 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007d6e:	2302      	movs	r3, #2
 8007d70:	73fb      	strb	r3, [r7, #15]
    break;
 8007d72:	e008      	b.n	8007d86 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007d74:	2301      	movs	r3, #1
 8007d76:	73fb      	strb	r3, [r7, #15]
    break;
 8007d78:	e005      	b.n	8007d86 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007d7a:	2302      	movs	r3, #2
 8007d7c:	73fb      	strb	r3, [r7, #15]
    break;
 8007d7e:	e002      	b.n	8007d86 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007d80:	2302      	movs	r3, #2
 8007d82:	73fb      	strb	r3, [r7, #15]
    break;
 8007d84:	bf00      	nop
  }
  return usb_status;
 8007d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3714      	adds	r7, #20
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bc80      	pop	{r7}
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop

08007d94 <malloc>:
 8007d94:	4b02      	ldr	r3, [pc, #8]	@ (8007da0 <malloc+0xc>)
 8007d96:	4601      	mov	r1, r0
 8007d98:	6818      	ldr	r0, [r3, #0]
 8007d9a:	f000 b82d 	b.w	8007df8 <_malloc_r>
 8007d9e:	bf00      	nop
 8007da0:	20000040 	.word	0x20000040

08007da4 <free>:
 8007da4:	4b02      	ldr	r3, [pc, #8]	@ (8007db0 <free+0xc>)
 8007da6:	4601      	mov	r1, r0
 8007da8:	6818      	ldr	r0, [r3, #0]
 8007daa:	f000 ba5d 	b.w	8008268 <_free_r>
 8007dae:	bf00      	nop
 8007db0:	20000040 	.word	0x20000040

08007db4 <sbrk_aligned>:
 8007db4:	b570      	push	{r4, r5, r6, lr}
 8007db6:	4e0f      	ldr	r6, [pc, #60]	@ (8007df4 <sbrk_aligned+0x40>)
 8007db8:	460c      	mov	r4, r1
 8007dba:	6831      	ldr	r1, [r6, #0]
 8007dbc:	4605      	mov	r5, r0
 8007dbe:	b911      	cbnz	r1, 8007dc6 <sbrk_aligned+0x12>
 8007dc0:	f000 fa02 	bl	80081c8 <_sbrk_r>
 8007dc4:	6030      	str	r0, [r6, #0]
 8007dc6:	4621      	mov	r1, r4
 8007dc8:	4628      	mov	r0, r5
 8007dca:	f000 f9fd 	bl	80081c8 <_sbrk_r>
 8007dce:	1c43      	adds	r3, r0, #1
 8007dd0:	d103      	bne.n	8007dda <sbrk_aligned+0x26>
 8007dd2:	f04f 34ff 	mov.w	r4, #4294967295
 8007dd6:	4620      	mov	r0, r4
 8007dd8:	bd70      	pop	{r4, r5, r6, pc}
 8007dda:	1cc4      	adds	r4, r0, #3
 8007ddc:	f024 0403 	bic.w	r4, r4, #3
 8007de0:	42a0      	cmp	r0, r4
 8007de2:	d0f8      	beq.n	8007dd6 <sbrk_aligned+0x22>
 8007de4:	1a21      	subs	r1, r4, r0
 8007de6:	4628      	mov	r0, r5
 8007de8:	f000 f9ee 	bl	80081c8 <_sbrk_r>
 8007dec:	3001      	adds	r0, #1
 8007dee:	d1f2      	bne.n	8007dd6 <sbrk_aligned+0x22>
 8007df0:	e7ef      	b.n	8007dd2 <sbrk_aligned+0x1e>
 8007df2:	bf00      	nop
 8007df4:	20000cb8 	.word	0x20000cb8

08007df8 <_malloc_r>:
 8007df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dfc:	1ccd      	adds	r5, r1, #3
 8007dfe:	f025 0503 	bic.w	r5, r5, #3
 8007e02:	3508      	adds	r5, #8
 8007e04:	2d0c      	cmp	r5, #12
 8007e06:	bf38      	it	cc
 8007e08:	250c      	movcc	r5, #12
 8007e0a:	2d00      	cmp	r5, #0
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	db01      	blt.n	8007e14 <_malloc_r+0x1c>
 8007e10:	42a9      	cmp	r1, r5
 8007e12:	d904      	bls.n	8007e1e <_malloc_r+0x26>
 8007e14:	230c      	movs	r3, #12
 8007e16:	6033      	str	r3, [r6, #0]
 8007e18:	2000      	movs	r0, #0
 8007e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ef4 <_malloc_r+0xfc>
 8007e22:	f000 f869 	bl	8007ef8 <__malloc_lock>
 8007e26:	f8d8 3000 	ldr.w	r3, [r8]
 8007e2a:	461c      	mov	r4, r3
 8007e2c:	bb44      	cbnz	r4, 8007e80 <_malloc_r+0x88>
 8007e2e:	4629      	mov	r1, r5
 8007e30:	4630      	mov	r0, r6
 8007e32:	f7ff ffbf 	bl	8007db4 <sbrk_aligned>
 8007e36:	1c43      	adds	r3, r0, #1
 8007e38:	4604      	mov	r4, r0
 8007e3a:	d158      	bne.n	8007eee <_malloc_r+0xf6>
 8007e3c:	f8d8 4000 	ldr.w	r4, [r8]
 8007e40:	4627      	mov	r7, r4
 8007e42:	2f00      	cmp	r7, #0
 8007e44:	d143      	bne.n	8007ece <_malloc_r+0xd6>
 8007e46:	2c00      	cmp	r4, #0
 8007e48:	d04b      	beq.n	8007ee2 <_malloc_r+0xea>
 8007e4a:	6823      	ldr	r3, [r4, #0]
 8007e4c:	4639      	mov	r1, r7
 8007e4e:	4630      	mov	r0, r6
 8007e50:	eb04 0903 	add.w	r9, r4, r3
 8007e54:	f000 f9b8 	bl	80081c8 <_sbrk_r>
 8007e58:	4581      	cmp	r9, r0
 8007e5a:	d142      	bne.n	8007ee2 <_malloc_r+0xea>
 8007e5c:	6821      	ldr	r1, [r4, #0]
 8007e5e:	4630      	mov	r0, r6
 8007e60:	1a6d      	subs	r5, r5, r1
 8007e62:	4629      	mov	r1, r5
 8007e64:	f7ff ffa6 	bl	8007db4 <sbrk_aligned>
 8007e68:	3001      	adds	r0, #1
 8007e6a:	d03a      	beq.n	8007ee2 <_malloc_r+0xea>
 8007e6c:	6823      	ldr	r3, [r4, #0]
 8007e6e:	442b      	add	r3, r5
 8007e70:	6023      	str	r3, [r4, #0]
 8007e72:	f8d8 3000 	ldr.w	r3, [r8]
 8007e76:	685a      	ldr	r2, [r3, #4]
 8007e78:	bb62      	cbnz	r2, 8007ed4 <_malloc_r+0xdc>
 8007e7a:	f8c8 7000 	str.w	r7, [r8]
 8007e7e:	e00f      	b.n	8007ea0 <_malloc_r+0xa8>
 8007e80:	6822      	ldr	r2, [r4, #0]
 8007e82:	1b52      	subs	r2, r2, r5
 8007e84:	d420      	bmi.n	8007ec8 <_malloc_r+0xd0>
 8007e86:	2a0b      	cmp	r2, #11
 8007e88:	d917      	bls.n	8007eba <_malloc_r+0xc2>
 8007e8a:	1961      	adds	r1, r4, r5
 8007e8c:	42a3      	cmp	r3, r4
 8007e8e:	6025      	str	r5, [r4, #0]
 8007e90:	bf18      	it	ne
 8007e92:	6059      	strne	r1, [r3, #4]
 8007e94:	6863      	ldr	r3, [r4, #4]
 8007e96:	bf08      	it	eq
 8007e98:	f8c8 1000 	streq.w	r1, [r8]
 8007e9c:	5162      	str	r2, [r4, r5]
 8007e9e:	604b      	str	r3, [r1, #4]
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	f000 f82f 	bl	8007f04 <__malloc_unlock>
 8007ea6:	f104 000b 	add.w	r0, r4, #11
 8007eaa:	1d23      	adds	r3, r4, #4
 8007eac:	f020 0007 	bic.w	r0, r0, #7
 8007eb0:	1ac2      	subs	r2, r0, r3
 8007eb2:	bf1c      	itt	ne
 8007eb4:	1a1b      	subne	r3, r3, r0
 8007eb6:	50a3      	strne	r3, [r4, r2]
 8007eb8:	e7af      	b.n	8007e1a <_malloc_r+0x22>
 8007eba:	6862      	ldr	r2, [r4, #4]
 8007ebc:	42a3      	cmp	r3, r4
 8007ebe:	bf0c      	ite	eq
 8007ec0:	f8c8 2000 	streq.w	r2, [r8]
 8007ec4:	605a      	strne	r2, [r3, #4]
 8007ec6:	e7eb      	b.n	8007ea0 <_malloc_r+0xa8>
 8007ec8:	4623      	mov	r3, r4
 8007eca:	6864      	ldr	r4, [r4, #4]
 8007ecc:	e7ae      	b.n	8007e2c <_malloc_r+0x34>
 8007ece:	463c      	mov	r4, r7
 8007ed0:	687f      	ldr	r7, [r7, #4]
 8007ed2:	e7b6      	b.n	8007e42 <_malloc_r+0x4a>
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	42a3      	cmp	r3, r4
 8007eda:	d1fb      	bne.n	8007ed4 <_malloc_r+0xdc>
 8007edc:	2300      	movs	r3, #0
 8007ede:	6053      	str	r3, [r2, #4]
 8007ee0:	e7de      	b.n	8007ea0 <_malloc_r+0xa8>
 8007ee2:	230c      	movs	r3, #12
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	6033      	str	r3, [r6, #0]
 8007ee8:	f000 f80c 	bl	8007f04 <__malloc_unlock>
 8007eec:	e794      	b.n	8007e18 <_malloc_r+0x20>
 8007eee:	6005      	str	r5, [r0, #0]
 8007ef0:	e7d6      	b.n	8007ea0 <_malloc_r+0xa8>
 8007ef2:	bf00      	nop
 8007ef4:	20000cbc 	.word	0x20000cbc

08007ef8 <__malloc_lock>:
 8007ef8:	4801      	ldr	r0, [pc, #4]	@ (8007f00 <__malloc_lock+0x8>)
 8007efa:	f000 b9b2 	b.w	8008262 <__retarget_lock_acquire_recursive>
 8007efe:	bf00      	nop
 8007f00:	20000e00 	.word	0x20000e00

08007f04 <__malloc_unlock>:
 8007f04:	4801      	ldr	r0, [pc, #4]	@ (8007f0c <__malloc_unlock+0x8>)
 8007f06:	f000 b9ad 	b.w	8008264 <__retarget_lock_release_recursive>
 8007f0a:	bf00      	nop
 8007f0c:	20000e00 	.word	0x20000e00

08007f10 <std>:
 8007f10:	2300      	movs	r3, #0
 8007f12:	b510      	push	{r4, lr}
 8007f14:	4604      	mov	r4, r0
 8007f16:	e9c0 3300 	strd	r3, r3, [r0]
 8007f1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f1e:	6083      	str	r3, [r0, #8]
 8007f20:	8181      	strh	r1, [r0, #12]
 8007f22:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f24:	81c2      	strh	r2, [r0, #14]
 8007f26:	6183      	str	r3, [r0, #24]
 8007f28:	4619      	mov	r1, r3
 8007f2a:	2208      	movs	r2, #8
 8007f2c:	305c      	adds	r0, #92	@ 0x5c
 8007f2e:	f000 f90e 	bl	800814e <memset>
 8007f32:	4b0d      	ldr	r3, [pc, #52]	@ (8007f68 <std+0x58>)
 8007f34:	6224      	str	r4, [r4, #32]
 8007f36:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f38:	4b0c      	ldr	r3, [pc, #48]	@ (8007f6c <std+0x5c>)
 8007f3a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8007f70 <std+0x60>)
 8007f3e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f40:	4b0c      	ldr	r3, [pc, #48]	@ (8007f74 <std+0x64>)
 8007f42:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f44:	4b0c      	ldr	r3, [pc, #48]	@ (8007f78 <std+0x68>)
 8007f46:	429c      	cmp	r4, r3
 8007f48:	d006      	beq.n	8007f58 <std+0x48>
 8007f4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f4e:	4294      	cmp	r4, r2
 8007f50:	d002      	beq.n	8007f58 <std+0x48>
 8007f52:	33d0      	adds	r3, #208	@ 0xd0
 8007f54:	429c      	cmp	r4, r3
 8007f56:	d105      	bne.n	8007f64 <std+0x54>
 8007f58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f60:	f000 b97e 	b.w	8008260 <__retarget_lock_init_recursive>
 8007f64:	bd10      	pop	{r4, pc}
 8007f66:	bf00      	nop
 8007f68:	080080c9 	.word	0x080080c9
 8007f6c:	080080eb 	.word	0x080080eb
 8007f70:	08008123 	.word	0x08008123
 8007f74:	08008147 	.word	0x08008147
 8007f78:	20000cc0 	.word	0x20000cc0

08007f7c <stdio_exit_handler>:
 8007f7c:	4a02      	ldr	r2, [pc, #8]	@ (8007f88 <stdio_exit_handler+0xc>)
 8007f7e:	4903      	ldr	r1, [pc, #12]	@ (8007f8c <stdio_exit_handler+0x10>)
 8007f80:	4803      	ldr	r0, [pc, #12]	@ (8007f90 <stdio_exit_handler+0x14>)
 8007f82:	f000 b869 	b.w	8008058 <_fwalk_sglue>
 8007f86:	bf00      	nop
 8007f88:	20000034 	.word	0x20000034
 8007f8c:	0800899d 	.word	0x0800899d
 8007f90:	20000044 	.word	0x20000044

08007f94 <cleanup_stdio>:
 8007f94:	6841      	ldr	r1, [r0, #4]
 8007f96:	4b0c      	ldr	r3, [pc, #48]	@ (8007fc8 <cleanup_stdio+0x34>)
 8007f98:	b510      	push	{r4, lr}
 8007f9a:	4299      	cmp	r1, r3
 8007f9c:	4604      	mov	r4, r0
 8007f9e:	d001      	beq.n	8007fa4 <cleanup_stdio+0x10>
 8007fa0:	f000 fcfc 	bl	800899c <_fflush_r>
 8007fa4:	68a1      	ldr	r1, [r4, #8]
 8007fa6:	4b09      	ldr	r3, [pc, #36]	@ (8007fcc <cleanup_stdio+0x38>)
 8007fa8:	4299      	cmp	r1, r3
 8007faa:	d002      	beq.n	8007fb2 <cleanup_stdio+0x1e>
 8007fac:	4620      	mov	r0, r4
 8007fae:	f000 fcf5 	bl	800899c <_fflush_r>
 8007fb2:	68e1      	ldr	r1, [r4, #12]
 8007fb4:	4b06      	ldr	r3, [pc, #24]	@ (8007fd0 <cleanup_stdio+0x3c>)
 8007fb6:	4299      	cmp	r1, r3
 8007fb8:	d004      	beq.n	8007fc4 <cleanup_stdio+0x30>
 8007fba:	4620      	mov	r0, r4
 8007fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fc0:	f000 bcec 	b.w	800899c <_fflush_r>
 8007fc4:	bd10      	pop	{r4, pc}
 8007fc6:	bf00      	nop
 8007fc8:	20000cc0 	.word	0x20000cc0
 8007fcc:	20000d28 	.word	0x20000d28
 8007fd0:	20000d90 	.word	0x20000d90

08007fd4 <global_stdio_init.part.0>:
 8007fd4:	b510      	push	{r4, lr}
 8007fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8008004 <global_stdio_init.part.0+0x30>)
 8007fd8:	4c0b      	ldr	r4, [pc, #44]	@ (8008008 <global_stdio_init.part.0+0x34>)
 8007fda:	4a0c      	ldr	r2, [pc, #48]	@ (800800c <global_stdio_init.part.0+0x38>)
 8007fdc:	4620      	mov	r0, r4
 8007fde:	601a      	str	r2, [r3, #0]
 8007fe0:	2104      	movs	r1, #4
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f7ff ff94 	bl	8007f10 <std>
 8007fe8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007fec:	2201      	movs	r2, #1
 8007fee:	2109      	movs	r1, #9
 8007ff0:	f7ff ff8e 	bl	8007f10 <std>
 8007ff4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007ff8:	2202      	movs	r2, #2
 8007ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ffe:	2112      	movs	r1, #18
 8008000:	f7ff bf86 	b.w	8007f10 <std>
 8008004:	20000df8 	.word	0x20000df8
 8008008:	20000cc0 	.word	0x20000cc0
 800800c:	08007f7d 	.word	0x08007f7d

08008010 <__sfp_lock_acquire>:
 8008010:	4801      	ldr	r0, [pc, #4]	@ (8008018 <__sfp_lock_acquire+0x8>)
 8008012:	f000 b926 	b.w	8008262 <__retarget_lock_acquire_recursive>
 8008016:	bf00      	nop
 8008018:	20000e01 	.word	0x20000e01

0800801c <__sfp_lock_release>:
 800801c:	4801      	ldr	r0, [pc, #4]	@ (8008024 <__sfp_lock_release+0x8>)
 800801e:	f000 b921 	b.w	8008264 <__retarget_lock_release_recursive>
 8008022:	bf00      	nop
 8008024:	20000e01 	.word	0x20000e01

08008028 <__sinit>:
 8008028:	b510      	push	{r4, lr}
 800802a:	4604      	mov	r4, r0
 800802c:	f7ff fff0 	bl	8008010 <__sfp_lock_acquire>
 8008030:	6a23      	ldr	r3, [r4, #32]
 8008032:	b11b      	cbz	r3, 800803c <__sinit+0x14>
 8008034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008038:	f7ff bff0 	b.w	800801c <__sfp_lock_release>
 800803c:	4b04      	ldr	r3, [pc, #16]	@ (8008050 <__sinit+0x28>)
 800803e:	6223      	str	r3, [r4, #32]
 8008040:	4b04      	ldr	r3, [pc, #16]	@ (8008054 <__sinit+0x2c>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d1f5      	bne.n	8008034 <__sinit+0xc>
 8008048:	f7ff ffc4 	bl	8007fd4 <global_stdio_init.part.0>
 800804c:	e7f2      	b.n	8008034 <__sinit+0xc>
 800804e:	bf00      	nop
 8008050:	08007f95 	.word	0x08007f95
 8008054:	20000df8 	.word	0x20000df8

08008058 <_fwalk_sglue>:
 8008058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800805c:	4607      	mov	r7, r0
 800805e:	4688      	mov	r8, r1
 8008060:	4614      	mov	r4, r2
 8008062:	2600      	movs	r6, #0
 8008064:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008068:	f1b9 0901 	subs.w	r9, r9, #1
 800806c:	d505      	bpl.n	800807a <_fwalk_sglue+0x22>
 800806e:	6824      	ldr	r4, [r4, #0]
 8008070:	2c00      	cmp	r4, #0
 8008072:	d1f7      	bne.n	8008064 <_fwalk_sglue+0xc>
 8008074:	4630      	mov	r0, r6
 8008076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800807a:	89ab      	ldrh	r3, [r5, #12]
 800807c:	2b01      	cmp	r3, #1
 800807e:	d907      	bls.n	8008090 <_fwalk_sglue+0x38>
 8008080:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008084:	3301      	adds	r3, #1
 8008086:	d003      	beq.n	8008090 <_fwalk_sglue+0x38>
 8008088:	4629      	mov	r1, r5
 800808a:	4638      	mov	r0, r7
 800808c:	47c0      	blx	r8
 800808e:	4306      	orrs	r6, r0
 8008090:	3568      	adds	r5, #104	@ 0x68
 8008092:	e7e9      	b.n	8008068 <_fwalk_sglue+0x10>

08008094 <iprintf>:
 8008094:	b40f      	push	{r0, r1, r2, r3}
 8008096:	b507      	push	{r0, r1, r2, lr}
 8008098:	4906      	ldr	r1, [pc, #24]	@ (80080b4 <iprintf+0x20>)
 800809a:	ab04      	add	r3, sp, #16
 800809c:	6808      	ldr	r0, [r1, #0]
 800809e:	f853 2b04 	ldr.w	r2, [r3], #4
 80080a2:	6881      	ldr	r1, [r0, #8]
 80080a4:	9301      	str	r3, [sp, #4]
 80080a6:	f000 f94f 	bl	8008348 <_vfiprintf_r>
 80080aa:	b003      	add	sp, #12
 80080ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80080b0:	b004      	add	sp, #16
 80080b2:	4770      	bx	lr
 80080b4:	20000040 	.word	0x20000040

080080b8 <putchar>:
 80080b8:	4b02      	ldr	r3, [pc, #8]	@ (80080c4 <putchar+0xc>)
 80080ba:	4601      	mov	r1, r0
 80080bc:	6818      	ldr	r0, [r3, #0]
 80080be:	6882      	ldr	r2, [r0, #8]
 80080c0:	f000 bc94 	b.w	80089ec <_putc_r>
 80080c4:	20000040 	.word	0x20000040

080080c8 <__sread>:
 80080c8:	b510      	push	{r4, lr}
 80080ca:	460c      	mov	r4, r1
 80080cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d0:	f000 f868 	bl	80081a4 <_read_r>
 80080d4:	2800      	cmp	r0, #0
 80080d6:	bfab      	itete	ge
 80080d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80080da:	89a3      	ldrhlt	r3, [r4, #12]
 80080dc:	181b      	addge	r3, r3, r0
 80080de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80080e2:	bfac      	ite	ge
 80080e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80080e6:	81a3      	strhlt	r3, [r4, #12]
 80080e8:	bd10      	pop	{r4, pc}

080080ea <__swrite>:
 80080ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080ee:	461f      	mov	r7, r3
 80080f0:	898b      	ldrh	r3, [r1, #12]
 80080f2:	4605      	mov	r5, r0
 80080f4:	05db      	lsls	r3, r3, #23
 80080f6:	460c      	mov	r4, r1
 80080f8:	4616      	mov	r6, r2
 80080fa:	d505      	bpl.n	8008108 <__swrite+0x1e>
 80080fc:	2302      	movs	r3, #2
 80080fe:	2200      	movs	r2, #0
 8008100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008104:	f000 f83c 	bl	8008180 <_lseek_r>
 8008108:	89a3      	ldrh	r3, [r4, #12]
 800810a:	4632      	mov	r2, r6
 800810c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008110:	81a3      	strh	r3, [r4, #12]
 8008112:	4628      	mov	r0, r5
 8008114:	463b      	mov	r3, r7
 8008116:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800811a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800811e:	f000 b863 	b.w	80081e8 <_write_r>

08008122 <__sseek>:
 8008122:	b510      	push	{r4, lr}
 8008124:	460c      	mov	r4, r1
 8008126:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800812a:	f000 f829 	bl	8008180 <_lseek_r>
 800812e:	1c43      	adds	r3, r0, #1
 8008130:	89a3      	ldrh	r3, [r4, #12]
 8008132:	bf15      	itete	ne
 8008134:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008136:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800813a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800813e:	81a3      	strheq	r3, [r4, #12]
 8008140:	bf18      	it	ne
 8008142:	81a3      	strhne	r3, [r4, #12]
 8008144:	bd10      	pop	{r4, pc}

08008146 <__sclose>:
 8008146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800814a:	f000 b809 	b.w	8008160 <_close_r>

0800814e <memset>:
 800814e:	4603      	mov	r3, r0
 8008150:	4402      	add	r2, r0
 8008152:	4293      	cmp	r3, r2
 8008154:	d100      	bne.n	8008158 <memset+0xa>
 8008156:	4770      	bx	lr
 8008158:	f803 1b01 	strb.w	r1, [r3], #1
 800815c:	e7f9      	b.n	8008152 <memset+0x4>
	...

08008160 <_close_r>:
 8008160:	b538      	push	{r3, r4, r5, lr}
 8008162:	2300      	movs	r3, #0
 8008164:	4d05      	ldr	r5, [pc, #20]	@ (800817c <_close_r+0x1c>)
 8008166:	4604      	mov	r4, r0
 8008168:	4608      	mov	r0, r1
 800816a:	602b      	str	r3, [r5, #0]
 800816c:	f7f8 fc3f 	bl	80009ee <_close>
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	d102      	bne.n	800817a <_close_r+0x1a>
 8008174:	682b      	ldr	r3, [r5, #0]
 8008176:	b103      	cbz	r3, 800817a <_close_r+0x1a>
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	bd38      	pop	{r3, r4, r5, pc}
 800817c:	20000dfc 	.word	0x20000dfc

08008180 <_lseek_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	4604      	mov	r4, r0
 8008184:	4608      	mov	r0, r1
 8008186:	4611      	mov	r1, r2
 8008188:	2200      	movs	r2, #0
 800818a:	4d05      	ldr	r5, [pc, #20]	@ (80081a0 <_lseek_r+0x20>)
 800818c:	602a      	str	r2, [r5, #0]
 800818e:	461a      	mov	r2, r3
 8008190:	f7f8 fc51 	bl	8000a36 <_lseek>
 8008194:	1c43      	adds	r3, r0, #1
 8008196:	d102      	bne.n	800819e <_lseek_r+0x1e>
 8008198:	682b      	ldr	r3, [r5, #0]
 800819a:	b103      	cbz	r3, 800819e <_lseek_r+0x1e>
 800819c:	6023      	str	r3, [r4, #0]
 800819e:	bd38      	pop	{r3, r4, r5, pc}
 80081a0:	20000dfc 	.word	0x20000dfc

080081a4 <_read_r>:
 80081a4:	b538      	push	{r3, r4, r5, lr}
 80081a6:	4604      	mov	r4, r0
 80081a8:	4608      	mov	r0, r1
 80081aa:	4611      	mov	r1, r2
 80081ac:	2200      	movs	r2, #0
 80081ae:	4d05      	ldr	r5, [pc, #20]	@ (80081c4 <_read_r+0x20>)
 80081b0:	602a      	str	r2, [r5, #0]
 80081b2:	461a      	mov	r2, r3
 80081b4:	f7f8 fbe2 	bl	800097c <_read>
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	d102      	bne.n	80081c2 <_read_r+0x1e>
 80081bc:	682b      	ldr	r3, [r5, #0]
 80081be:	b103      	cbz	r3, 80081c2 <_read_r+0x1e>
 80081c0:	6023      	str	r3, [r4, #0]
 80081c2:	bd38      	pop	{r3, r4, r5, pc}
 80081c4:	20000dfc 	.word	0x20000dfc

080081c8 <_sbrk_r>:
 80081c8:	b538      	push	{r3, r4, r5, lr}
 80081ca:	2300      	movs	r3, #0
 80081cc:	4d05      	ldr	r5, [pc, #20]	@ (80081e4 <_sbrk_r+0x1c>)
 80081ce:	4604      	mov	r4, r0
 80081d0:	4608      	mov	r0, r1
 80081d2:	602b      	str	r3, [r5, #0]
 80081d4:	f7f8 fc3c 	bl	8000a50 <_sbrk>
 80081d8:	1c43      	adds	r3, r0, #1
 80081da:	d102      	bne.n	80081e2 <_sbrk_r+0x1a>
 80081dc:	682b      	ldr	r3, [r5, #0]
 80081de:	b103      	cbz	r3, 80081e2 <_sbrk_r+0x1a>
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	bd38      	pop	{r3, r4, r5, pc}
 80081e4:	20000dfc 	.word	0x20000dfc

080081e8 <_write_r>:
 80081e8:	b538      	push	{r3, r4, r5, lr}
 80081ea:	4604      	mov	r4, r0
 80081ec:	4608      	mov	r0, r1
 80081ee:	4611      	mov	r1, r2
 80081f0:	2200      	movs	r2, #0
 80081f2:	4d05      	ldr	r5, [pc, #20]	@ (8008208 <_write_r+0x20>)
 80081f4:	602a      	str	r2, [r5, #0]
 80081f6:	461a      	mov	r2, r3
 80081f8:	f7f8 fbdd 	bl	80009b6 <_write>
 80081fc:	1c43      	adds	r3, r0, #1
 80081fe:	d102      	bne.n	8008206 <_write_r+0x1e>
 8008200:	682b      	ldr	r3, [r5, #0]
 8008202:	b103      	cbz	r3, 8008206 <_write_r+0x1e>
 8008204:	6023      	str	r3, [r4, #0]
 8008206:	bd38      	pop	{r3, r4, r5, pc}
 8008208:	20000dfc 	.word	0x20000dfc

0800820c <__errno>:
 800820c:	4b01      	ldr	r3, [pc, #4]	@ (8008214 <__errno+0x8>)
 800820e:	6818      	ldr	r0, [r3, #0]
 8008210:	4770      	bx	lr
 8008212:	bf00      	nop
 8008214:	20000040 	.word	0x20000040

08008218 <__libc_init_array>:
 8008218:	b570      	push	{r4, r5, r6, lr}
 800821a:	2600      	movs	r6, #0
 800821c:	4d0c      	ldr	r5, [pc, #48]	@ (8008250 <__libc_init_array+0x38>)
 800821e:	4c0d      	ldr	r4, [pc, #52]	@ (8008254 <__libc_init_array+0x3c>)
 8008220:	1b64      	subs	r4, r4, r5
 8008222:	10a4      	asrs	r4, r4, #2
 8008224:	42a6      	cmp	r6, r4
 8008226:	d109      	bne.n	800823c <__libc_init_array+0x24>
 8008228:	f000 fd3a 	bl	8008ca0 <_init>
 800822c:	2600      	movs	r6, #0
 800822e:	4d0a      	ldr	r5, [pc, #40]	@ (8008258 <__libc_init_array+0x40>)
 8008230:	4c0a      	ldr	r4, [pc, #40]	@ (800825c <__libc_init_array+0x44>)
 8008232:	1b64      	subs	r4, r4, r5
 8008234:	10a4      	asrs	r4, r4, #2
 8008236:	42a6      	cmp	r6, r4
 8008238:	d105      	bne.n	8008246 <__libc_init_array+0x2e>
 800823a:	bd70      	pop	{r4, r5, r6, pc}
 800823c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008240:	4798      	blx	r3
 8008242:	3601      	adds	r6, #1
 8008244:	e7ee      	b.n	8008224 <__libc_init_array+0xc>
 8008246:	f855 3b04 	ldr.w	r3, [r5], #4
 800824a:	4798      	blx	r3
 800824c:	3601      	adds	r6, #1
 800824e:	e7f2      	b.n	8008236 <__libc_init_array+0x1e>
 8008250:	08009838 	.word	0x08009838
 8008254:	08009838 	.word	0x08009838
 8008258:	08009838 	.word	0x08009838
 800825c:	0800983c 	.word	0x0800983c

08008260 <__retarget_lock_init_recursive>:
 8008260:	4770      	bx	lr

08008262 <__retarget_lock_acquire_recursive>:
 8008262:	4770      	bx	lr

08008264 <__retarget_lock_release_recursive>:
 8008264:	4770      	bx	lr
	...

08008268 <_free_r>:
 8008268:	b538      	push	{r3, r4, r5, lr}
 800826a:	4605      	mov	r5, r0
 800826c:	2900      	cmp	r1, #0
 800826e:	d040      	beq.n	80082f2 <_free_r+0x8a>
 8008270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008274:	1f0c      	subs	r4, r1, #4
 8008276:	2b00      	cmp	r3, #0
 8008278:	bfb8      	it	lt
 800827a:	18e4      	addlt	r4, r4, r3
 800827c:	f7ff fe3c 	bl	8007ef8 <__malloc_lock>
 8008280:	4a1c      	ldr	r2, [pc, #112]	@ (80082f4 <_free_r+0x8c>)
 8008282:	6813      	ldr	r3, [r2, #0]
 8008284:	b933      	cbnz	r3, 8008294 <_free_r+0x2c>
 8008286:	6063      	str	r3, [r4, #4]
 8008288:	6014      	str	r4, [r2, #0]
 800828a:	4628      	mov	r0, r5
 800828c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008290:	f7ff be38 	b.w	8007f04 <__malloc_unlock>
 8008294:	42a3      	cmp	r3, r4
 8008296:	d908      	bls.n	80082aa <_free_r+0x42>
 8008298:	6820      	ldr	r0, [r4, #0]
 800829a:	1821      	adds	r1, r4, r0
 800829c:	428b      	cmp	r3, r1
 800829e:	bf01      	itttt	eq
 80082a0:	6819      	ldreq	r1, [r3, #0]
 80082a2:	685b      	ldreq	r3, [r3, #4]
 80082a4:	1809      	addeq	r1, r1, r0
 80082a6:	6021      	streq	r1, [r4, #0]
 80082a8:	e7ed      	b.n	8008286 <_free_r+0x1e>
 80082aa:	461a      	mov	r2, r3
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	b10b      	cbz	r3, 80082b4 <_free_r+0x4c>
 80082b0:	42a3      	cmp	r3, r4
 80082b2:	d9fa      	bls.n	80082aa <_free_r+0x42>
 80082b4:	6811      	ldr	r1, [r2, #0]
 80082b6:	1850      	adds	r0, r2, r1
 80082b8:	42a0      	cmp	r0, r4
 80082ba:	d10b      	bne.n	80082d4 <_free_r+0x6c>
 80082bc:	6820      	ldr	r0, [r4, #0]
 80082be:	4401      	add	r1, r0
 80082c0:	1850      	adds	r0, r2, r1
 80082c2:	4283      	cmp	r3, r0
 80082c4:	6011      	str	r1, [r2, #0]
 80082c6:	d1e0      	bne.n	800828a <_free_r+0x22>
 80082c8:	6818      	ldr	r0, [r3, #0]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	4408      	add	r0, r1
 80082ce:	6010      	str	r0, [r2, #0]
 80082d0:	6053      	str	r3, [r2, #4]
 80082d2:	e7da      	b.n	800828a <_free_r+0x22>
 80082d4:	d902      	bls.n	80082dc <_free_r+0x74>
 80082d6:	230c      	movs	r3, #12
 80082d8:	602b      	str	r3, [r5, #0]
 80082da:	e7d6      	b.n	800828a <_free_r+0x22>
 80082dc:	6820      	ldr	r0, [r4, #0]
 80082de:	1821      	adds	r1, r4, r0
 80082e0:	428b      	cmp	r3, r1
 80082e2:	bf01      	itttt	eq
 80082e4:	6819      	ldreq	r1, [r3, #0]
 80082e6:	685b      	ldreq	r3, [r3, #4]
 80082e8:	1809      	addeq	r1, r1, r0
 80082ea:	6021      	streq	r1, [r4, #0]
 80082ec:	6063      	str	r3, [r4, #4]
 80082ee:	6054      	str	r4, [r2, #4]
 80082f0:	e7cb      	b.n	800828a <_free_r+0x22>
 80082f2:	bd38      	pop	{r3, r4, r5, pc}
 80082f4:	20000cbc 	.word	0x20000cbc

080082f8 <__sfputc_r>:
 80082f8:	6893      	ldr	r3, [r2, #8]
 80082fa:	b410      	push	{r4}
 80082fc:	3b01      	subs	r3, #1
 80082fe:	2b00      	cmp	r3, #0
 8008300:	6093      	str	r3, [r2, #8]
 8008302:	da07      	bge.n	8008314 <__sfputc_r+0x1c>
 8008304:	6994      	ldr	r4, [r2, #24]
 8008306:	42a3      	cmp	r3, r4
 8008308:	db01      	blt.n	800830e <__sfputc_r+0x16>
 800830a:	290a      	cmp	r1, #10
 800830c:	d102      	bne.n	8008314 <__sfputc_r+0x1c>
 800830e:	bc10      	pop	{r4}
 8008310:	f000 bba0 	b.w	8008a54 <__swbuf_r>
 8008314:	6813      	ldr	r3, [r2, #0]
 8008316:	1c58      	adds	r0, r3, #1
 8008318:	6010      	str	r0, [r2, #0]
 800831a:	7019      	strb	r1, [r3, #0]
 800831c:	4608      	mov	r0, r1
 800831e:	bc10      	pop	{r4}
 8008320:	4770      	bx	lr

08008322 <__sfputs_r>:
 8008322:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008324:	4606      	mov	r6, r0
 8008326:	460f      	mov	r7, r1
 8008328:	4614      	mov	r4, r2
 800832a:	18d5      	adds	r5, r2, r3
 800832c:	42ac      	cmp	r4, r5
 800832e:	d101      	bne.n	8008334 <__sfputs_r+0x12>
 8008330:	2000      	movs	r0, #0
 8008332:	e007      	b.n	8008344 <__sfputs_r+0x22>
 8008334:	463a      	mov	r2, r7
 8008336:	4630      	mov	r0, r6
 8008338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800833c:	f7ff ffdc 	bl	80082f8 <__sfputc_r>
 8008340:	1c43      	adds	r3, r0, #1
 8008342:	d1f3      	bne.n	800832c <__sfputs_r+0xa>
 8008344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008348 <_vfiprintf_r>:
 8008348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800834c:	460d      	mov	r5, r1
 800834e:	4614      	mov	r4, r2
 8008350:	4698      	mov	r8, r3
 8008352:	4606      	mov	r6, r0
 8008354:	b09d      	sub	sp, #116	@ 0x74
 8008356:	b118      	cbz	r0, 8008360 <_vfiprintf_r+0x18>
 8008358:	6a03      	ldr	r3, [r0, #32]
 800835a:	b90b      	cbnz	r3, 8008360 <_vfiprintf_r+0x18>
 800835c:	f7ff fe64 	bl	8008028 <__sinit>
 8008360:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008362:	07d9      	lsls	r1, r3, #31
 8008364:	d405      	bmi.n	8008372 <_vfiprintf_r+0x2a>
 8008366:	89ab      	ldrh	r3, [r5, #12]
 8008368:	059a      	lsls	r2, r3, #22
 800836a:	d402      	bmi.n	8008372 <_vfiprintf_r+0x2a>
 800836c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800836e:	f7ff ff78 	bl	8008262 <__retarget_lock_acquire_recursive>
 8008372:	89ab      	ldrh	r3, [r5, #12]
 8008374:	071b      	lsls	r3, r3, #28
 8008376:	d501      	bpl.n	800837c <_vfiprintf_r+0x34>
 8008378:	692b      	ldr	r3, [r5, #16]
 800837a:	b99b      	cbnz	r3, 80083a4 <_vfiprintf_r+0x5c>
 800837c:	4629      	mov	r1, r5
 800837e:	4630      	mov	r0, r6
 8008380:	f000 fba6 	bl	8008ad0 <__swsetup_r>
 8008384:	b170      	cbz	r0, 80083a4 <_vfiprintf_r+0x5c>
 8008386:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008388:	07dc      	lsls	r4, r3, #31
 800838a:	d504      	bpl.n	8008396 <_vfiprintf_r+0x4e>
 800838c:	f04f 30ff 	mov.w	r0, #4294967295
 8008390:	b01d      	add	sp, #116	@ 0x74
 8008392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008396:	89ab      	ldrh	r3, [r5, #12]
 8008398:	0598      	lsls	r0, r3, #22
 800839a:	d4f7      	bmi.n	800838c <_vfiprintf_r+0x44>
 800839c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800839e:	f7ff ff61 	bl	8008264 <__retarget_lock_release_recursive>
 80083a2:	e7f3      	b.n	800838c <_vfiprintf_r+0x44>
 80083a4:	2300      	movs	r3, #0
 80083a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80083a8:	2320      	movs	r3, #32
 80083aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083ae:	2330      	movs	r3, #48	@ 0x30
 80083b0:	f04f 0901 	mov.w	r9, #1
 80083b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80083b8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008564 <_vfiprintf_r+0x21c>
 80083bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083c0:	4623      	mov	r3, r4
 80083c2:	469a      	mov	sl, r3
 80083c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083c8:	b10a      	cbz	r2, 80083ce <_vfiprintf_r+0x86>
 80083ca:	2a25      	cmp	r2, #37	@ 0x25
 80083cc:	d1f9      	bne.n	80083c2 <_vfiprintf_r+0x7a>
 80083ce:	ebba 0b04 	subs.w	fp, sl, r4
 80083d2:	d00b      	beq.n	80083ec <_vfiprintf_r+0xa4>
 80083d4:	465b      	mov	r3, fp
 80083d6:	4622      	mov	r2, r4
 80083d8:	4629      	mov	r1, r5
 80083da:	4630      	mov	r0, r6
 80083dc:	f7ff ffa1 	bl	8008322 <__sfputs_r>
 80083e0:	3001      	adds	r0, #1
 80083e2:	f000 80a7 	beq.w	8008534 <_vfiprintf_r+0x1ec>
 80083e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083e8:	445a      	add	r2, fp
 80083ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80083ec:	f89a 3000 	ldrb.w	r3, [sl]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f000 809f 	beq.w	8008534 <_vfiprintf_r+0x1ec>
 80083f6:	2300      	movs	r3, #0
 80083f8:	f04f 32ff 	mov.w	r2, #4294967295
 80083fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008400:	f10a 0a01 	add.w	sl, sl, #1
 8008404:	9304      	str	r3, [sp, #16]
 8008406:	9307      	str	r3, [sp, #28]
 8008408:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800840c:	931a      	str	r3, [sp, #104]	@ 0x68
 800840e:	4654      	mov	r4, sl
 8008410:	2205      	movs	r2, #5
 8008412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008416:	4853      	ldr	r0, [pc, #332]	@ (8008564 <_vfiprintf_r+0x21c>)
 8008418:	f000 fbb0 	bl	8008b7c <memchr>
 800841c:	9a04      	ldr	r2, [sp, #16]
 800841e:	b9d8      	cbnz	r0, 8008458 <_vfiprintf_r+0x110>
 8008420:	06d1      	lsls	r1, r2, #27
 8008422:	bf44      	itt	mi
 8008424:	2320      	movmi	r3, #32
 8008426:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800842a:	0713      	lsls	r3, r2, #28
 800842c:	bf44      	itt	mi
 800842e:	232b      	movmi	r3, #43	@ 0x2b
 8008430:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008434:	f89a 3000 	ldrb.w	r3, [sl]
 8008438:	2b2a      	cmp	r3, #42	@ 0x2a
 800843a:	d015      	beq.n	8008468 <_vfiprintf_r+0x120>
 800843c:	4654      	mov	r4, sl
 800843e:	2000      	movs	r0, #0
 8008440:	f04f 0c0a 	mov.w	ip, #10
 8008444:	9a07      	ldr	r2, [sp, #28]
 8008446:	4621      	mov	r1, r4
 8008448:	f811 3b01 	ldrb.w	r3, [r1], #1
 800844c:	3b30      	subs	r3, #48	@ 0x30
 800844e:	2b09      	cmp	r3, #9
 8008450:	d94b      	bls.n	80084ea <_vfiprintf_r+0x1a2>
 8008452:	b1b0      	cbz	r0, 8008482 <_vfiprintf_r+0x13a>
 8008454:	9207      	str	r2, [sp, #28]
 8008456:	e014      	b.n	8008482 <_vfiprintf_r+0x13a>
 8008458:	eba0 0308 	sub.w	r3, r0, r8
 800845c:	fa09 f303 	lsl.w	r3, r9, r3
 8008460:	4313      	orrs	r3, r2
 8008462:	46a2      	mov	sl, r4
 8008464:	9304      	str	r3, [sp, #16]
 8008466:	e7d2      	b.n	800840e <_vfiprintf_r+0xc6>
 8008468:	9b03      	ldr	r3, [sp, #12]
 800846a:	1d19      	adds	r1, r3, #4
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	9103      	str	r1, [sp, #12]
 8008470:	2b00      	cmp	r3, #0
 8008472:	bfbb      	ittet	lt
 8008474:	425b      	neglt	r3, r3
 8008476:	f042 0202 	orrlt.w	r2, r2, #2
 800847a:	9307      	strge	r3, [sp, #28]
 800847c:	9307      	strlt	r3, [sp, #28]
 800847e:	bfb8      	it	lt
 8008480:	9204      	strlt	r2, [sp, #16]
 8008482:	7823      	ldrb	r3, [r4, #0]
 8008484:	2b2e      	cmp	r3, #46	@ 0x2e
 8008486:	d10a      	bne.n	800849e <_vfiprintf_r+0x156>
 8008488:	7863      	ldrb	r3, [r4, #1]
 800848a:	2b2a      	cmp	r3, #42	@ 0x2a
 800848c:	d132      	bne.n	80084f4 <_vfiprintf_r+0x1ac>
 800848e:	9b03      	ldr	r3, [sp, #12]
 8008490:	3402      	adds	r4, #2
 8008492:	1d1a      	adds	r2, r3, #4
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	9203      	str	r2, [sp, #12]
 8008498:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800849c:	9305      	str	r3, [sp, #20]
 800849e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008568 <_vfiprintf_r+0x220>
 80084a2:	2203      	movs	r2, #3
 80084a4:	4650      	mov	r0, sl
 80084a6:	7821      	ldrb	r1, [r4, #0]
 80084a8:	f000 fb68 	bl	8008b7c <memchr>
 80084ac:	b138      	cbz	r0, 80084be <_vfiprintf_r+0x176>
 80084ae:	2240      	movs	r2, #64	@ 0x40
 80084b0:	9b04      	ldr	r3, [sp, #16]
 80084b2:	eba0 000a 	sub.w	r0, r0, sl
 80084b6:	4082      	lsls	r2, r0
 80084b8:	4313      	orrs	r3, r2
 80084ba:	3401      	adds	r4, #1
 80084bc:	9304      	str	r3, [sp, #16]
 80084be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084c2:	2206      	movs	r2, #6
 80084c4:	4829      	ldr	r0, [pc, #164]	@ (800856c <_vfiprintf_r+0x224>)
 80084c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084ca:	f000 fb57 	bl	8008b7c <memchr>
 80084ce:	2800      	cmp	r0, #0
 80084d0:	d03f      	beq.n	8008552 <_vfiprintf_r+0x20a>
 80084d2:	4b27      	ldr	r3, [pc, #156]	@ (8008570 <_vfiprintf_r+0x228>)
 80084d4:	bb1b      	cbnz	r3, 800851e <_vfiprintf_r+0x1d6>
 80084d6:	9b03      	ldr	r3, [sp, #12]
 80084d8:	3307      	adds	r3, #7
 80084da:	f023 0307 	bic.w	r3, r3, #7
 80084de:	3308      	adds	r3, #8
 80084e0:	9303      	str	r3, [sp, #12]
 80084e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084e4:	443b      	add	r3, r7
 80084e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80084e8:	e76a      	b.n	80083c0 <_vfiprintf_r+0x78>
 80084ea:	460c      	mov	r4, r1
 80084ec:	2001      	movs	r0, #1
 80084ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80084f2:	e7a8      	b.n	8008446 <_vfiprintf_r+0xfe>
 80084f4:	2300      	movs	r3, #0
 80084f6:	f04f 0c0a 	mov.w	ip, #10
 80084fa:	4619      	mov	r1, r3
 80084fc:	3401      	adds	r4, #1
 80084fe:	9305      	str	r3, [sp, #20]
 8008500:	4620      	mov	r0, r4
 8008502:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008506:	3a30      	subs	r2, #48	@ 0x30
 8008508:	2a09      	cmp	r2, #9
 800850a:	d903      	bls.n	8008514 <_vfiprintf_r+0x1cc>
 800850c:	2b00      	cmp	r3, #0
 800850e:	d0c6      	beq.n	800849e <_vfiprintf_r+0x156>
 8008510:	9105      	str	r1, [sp, #20]
 8008512:	e7c4      	b.n	800849e <_vfiprintf_r+0x156>
 8008514:	4604      	mov	r4, r0
 8008516:	2301      	movs	r3, #1
 8008518:	fb0c 2101 	mla	r1, ip, r1, r2
 800851c:	e7f0      	b.n	8008500 <_vfiprintf_r+0x1b8>
 800851e:	ab03      	add	r3, sp, #12
 8008520:	9300      	str	r3, [sp, #0]
 8008522:	462a      	mov	r2, r5
 8008524:	4630      	mov	r0, r6
 8008526:	4b13      	ldr	r3, [pc, #76]	@ (8008574 <_vfiprintf_r+0x22c>)
 8008528:	a904      	add	r1, sp, #16
 800852a:	f3af 8000 	nop.w
 800852e:	4607      	mov	r7, r0
 8008530:	1c78      	adds	r0, r7, #1
 8008532:	d1d6      	bne.n	80084e2 <_vfiprintf_r+0x19a>
 8008534:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008536:	07d9      	lsls	r1, r3, #31
 8008538:	d405      	bmi.n	8008546 <_vfiprintf_r+0x1fe>
 800853a:	89ab      	ldrh	r3, [r5, #12]
 800853c:	059a      	lsls	r2, r3, #22
 800853e:	d402      	bmi.n	8008546 <_vfiprintf_r+0x1fe>
 8008540:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008542:	f7ff fe8f 	bl	8008264 <__retarget_lock_release_recursive>
 8008546:	89ab      	ldrh	r3, [r5, #12]
 8008548:	065b      	lsls	r3, r3, #25
 800854a:	f53f af1f 	bmi.w	800838c <_vfiprintf_r+0x44>
 800854e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008550:	e71e      	b.n	8008390 <_vfiprintf_r+0x48>
 8008552:	ab03      	add	r3, sp, #12
 8008554:	9300      	str	r3, [sp, #0]
 8008556:	462a      	mov	r2, r5
 8008558:	4630      	mov	r0, r6
 800855a:	4b06      	ldr	r3, [pc, #24]	@ (8008574 <_vfiprintf_r+0x22c>)
 800855c:	a904      	add	r1, sp, #16
 800855e:	f000 f87d 	bl	800865c <_printf_i>
 8008562:	e7e4      	b.n	800852e <_vfiprintf_r+0x1e6>
 8008564:	080097fc 	.word	0x080097fc
 8008568:	08009802 	.word	0x08009802
 800856c:	08009806 	.word	0x08009806
 8008570:	00000000 	.word	0x00000000
 8008574:	08008323 	.word	0x08008323

08008578 <_printf_common>:
 8008578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800857c:	4616      	mov	r6, r2
 800857e:	4698      	mov	r8, r3
 8008580:	688a      	ldr	r2, [r1, #8]
 8008582:	690b      	ldr	r3, [r1, #16]
 8008584:	4607      	mov	r7, r0
 8008586:	4293      	cmp	r3, r2
 8008588:	bfb8      	it	lt
 800858a:	4613      	movlt	r3, r2
 800858c:	6033      	str	r3, [r6, #0]
 800858e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008592:	460c      	mov	r4, r1
 8008594:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008598:	b10a      	cbz	r2, 800859e <_printf_common+0x26>
 800859a:	3301      	adds	r3, #1
 800859c:	6033      	str	r3, [r6, #0]
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	0699      	lsls	r1, r3, #26
 80085a2:	bf42      	ittt	mi
 80085a4:	6833      	ldrmi	r3, [r6, #0]
 80085a6:	3302      	addmi	r3, #2
 80085a8:	6033      	strmi	r3, [r6, #0]
 80085aa:	6825      	ldr	r5, [r4, #0]
 80085ac:	f015 0506 	ands.w	r5, r5, #6
 80085b0:	d106      	bne.n	80085c0 <_printf_common+0x48>
 80085b2:	f104 0a19 	add.w	sl, r4, #25
 80085b6:	68e3      	ldr	r3, [r4, #12]
 80085b8:	6832      	ldr	r2, [r6, #0]
 80085ba:	1a9b      	subs	r3, r3, r2
 80085bc:	42ab      	cmp	r3, r5
 80085be:	dc2b      	bgt.n	8008618 <_printf_common+0xa0>
 80085c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80085c4:	6822      	ldr	r2, [r4, #0]
 80085c6:	3b00      	subs	r3, #0
 80085c8:	bf18      	it	ne
 80085ca:	2301      	movne	r3, #1
 80085cc:	0692      	lsls	r2, r2, #26
 80085ce:	d430      	bmi.n	8008632 <_printf_common+0xba>
 80085d0:	4641      	mov	r1, r8
 80085d2:	4638      	mov	r0, r7
 80085d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80085d8:	47c8      	blx	r9
 80085da:	3001      	adds	r0, #1
 80085dc:	d023      	beq.n	8008626 <_printf_common+0xae>
 80085de:	6823      	ldr	r3, [r4, #0]
 80085e0:	6922      	ldr	r2, [r4, #16]
 80085e2:	f003 0306 	and.w	r3, r3, #6
 80085e6:	2b04      	cmp	r3, #4
 80085e8:	bf14      	ite	ne
 80085ea:	2500      	movne	r5, #0
 80085ec:	6833      	ldreq	r3, [r6, #0]
 80085ee:	f04f 0600 	mov.w	r6, #0
 80085f2:	bf08      	it	eq
 80085f4:	68e5      	ldreq	r5, [r4, #12]
 80085f6:	f104 041a 	add.w	r4, r4, #26
 80085fa:	bf08      	it	eq
 80085fc:	1aed      	subeq	r5, r5, r3
 80085fe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008602:	bf08      	it	eq
 8008604:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008608:	4293      	cmp	r3, r2
 800860a:	bfc4      	itt	gt
 800860c:	1a9b      	subgt	r3, r3, r2
 800860e:	18ed      	addgt	r5, r5, r3
 8008610:	42b5      	cmp	r5, r6
 8008612:	d11a      	bne.n	800864a <_printf_common+0xd2>
 8008614:	2000      	movs	r0, #0
 8008616:	e008      	b.n	800862a <_printf_common+0xb2>
 8008618:	2301      	movs	r3, #1
 800861a:	4652      	mov	r2, sl
 800861c:	4641      	mov	r1, r8
 800861e:	4638      	mov	r0, r7
 8008620:	47c8      	blx	r9
 8008622:	3001      	adds	r0, #1
 8008624:	d103      	bne.n	800862e <_printf_common+0xb6>
 8008626:	f04f 30ff 	mov.w	r0, #4294967295
 800862a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800862e:	3501      	adds	r5, #1
 8008630:	e7c1      	b.n	80085b6 <_printf_common+0x3e>
 8008632:	2030      	movs	r0, #48	@ 0x30
 8008634:	18e1      	adds	r1, r4, r3
 8008636:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800863a:	1c5a      	adds	r2, r3, #1
 800863c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008640:	4422      	add	r2, r4
 8008642:	3302      	adds	r3, #2
 8008644:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008648:	e7c2      	b.n	80085d0 <_printf_common+0x58>
 800864a:	2301      	movs	r3, #1
 800864c:	4622      	mov	r2, r4
 800864e:	4641      	mov	r1, r8
 8008650:	4638      	mov	r0, r7
 8008652:	47c8      	blx	r9
 8008654:	3001      	adds	r0, #1
 8008656:	d0e6      	beq.n	8008626 <_printf_common+0xae>
 8008658:	3601      	adds	r6, #1
 800865a:	e7d9      	b.n	8008610 <_printf_common+0x98>

0800865c <_printf_i>:
 800865c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008660:	7e0f      	ldrb	r7, [r1, #24]
 8008662:	4691      	mov	r9, r2
 8008664:	2f78      	cmp	r7, #120	@ 0x78
 8008666:	4680      	mov	r8, r0
 8008668:	460c      	mov	r4, r1
 800866a:	469a      	mov	sl, r3
 800866c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800866e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008672:	d807      	bhi.n	8008684 <_printf_i+0x28>
 8008674:	2f62      	cmp	r7, #98	@ 0x62
 8008676:	d80a      	bhi.n	800868e <_printf_i+0x32>
 8008678:	2f00      	cmp	r7, #0
 800867a:	f000 80d3 	beq.w	8008824 <_printf_i+0x1c8>
 800867e:	2f58      	cmp	r7, #88	@ 0x58
 8008680:	f000 80ba 	beq.w	80087f8 <_printf_i+0x19c>
 8008684:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008688:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800868c:	e03a      	b.n	8008704 <_printf_i+0xa8>
 800868e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008692:	2b15      	cmp	r3, #21
 8008694:	d8f6      	bhi.n	8008684 <_printf_i+0x28>
 8008696:	a101      	add	r1, pc, #4	@ (adr r1, 800869c <_printf_i+0x40>)
 8008698:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800869c:	080086f5 	.word	0x080086f5
 80086a0:	08008709 	.word	0x08008709
 80086a4:	08008685 	.word	0x08008685
 80086a8:	08008685 	.word	0x08008685
 80086ac:	08008685 	.word	0x08008685
 80086b0:	08008685 	.word	0x08008685
 80086b4:	08008709 	.word	0x08008709
 80086b8:	08008685 	.word	0x08008685
 80086bc:	08008685 	.word	0x08008685
 80086c0:	08008685 	.word	0x08008685
 80086c4:	08008685 	.word	0x08008685
 80086c8:	0800880b 	.word	0x0800880b
 80086cc:	08008733 	.word	0x08008733
 80086d0:	080087c5 	.word	0x080087c5
 80086d4:	08008685 	.word	0x08008685
 80086d8:	08008685 	.word	0x08008685
 80086dc:	0800882d 	.word	0x0800882d
 80086e0:	08008685 	.word	0x08008685
 80086e4:	08008733 	.word	0x08008733
 80086e8:	08008685 	.word	0x08008685
 80086ec:	08008685 	.word	0x08008685
 80086f0:	080087cd 	.word	0x080087cd
 80086f4:	6833      	ldr	r3, [r6, #0]
 80086f6:	1d1a      	adds	r2, r3, #4
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	6032      	str	r2, [r6, #0]
 80086fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008700:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008704:	2301      	movs	r3, #1
 8008706:	e09e      	b.n	8008846 <_printf_i+0x1ea>
 8008708:	6833      	ldr	r3, [r6, #0]
 800870a:	6820      	ldr	r0, [r4, #0]
 800870c:	1d19      	adds	r1, r3, #4
 800870e:	6031      	str	r1, [r6, #0]
 8008710:	0606      	lsls	r6, r0, #24
 8008712:	d501      	bpl.n	8008718 <_printf_i+0xbc>
 8008714:	681d      	ldr	r5, [r3, #0]
 8008716:	e003      	b.n	8008720 <_printf_i+0xc4>
 8008718:	0645      	lsls	r5, r0, #25
 800871a:	d5fb      	bpl.n	8008714 <_printf_i+0xb8>
 800871c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008720:	2d00      	cmp	r5, #0
 8008722:	da03      	bge.n	800872c <_printf_i+0xd0>
 8008724:	232d      	movs	r3, #45	@ 0x2d
 8008726:	426d      	negs	r5, r5
 8008728:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800872c:	230a      	movs	r3, #10
 800872e:	4859      	ldr	r0, [pc, #356]	@ (8008894 <_printf_i+0x238>)
 8008730:	e011      	b.n	8008756 <_printf_i+0xfa>
 8008732:	6821      	ldr	r1, [r4, #0]
 8008734:	6833      	ldr	r3, [r6, #0]
 8008736:	0608      	lsls	r0, r1, #24
 8008738:	f853 5b04 	ldr.w	r5, [r3], #4
 800873c:	d402      	bmi.n	8008744 <_printf_i+0xe8>
 800873e:	0649      	lsls	r1, r1, #25
 8008740:	bf48      	it	mi
 8008742:	b2ad      	uxthmi	r5, r5
 8008744:	2f6f      	cmp	r7, #111	@ 0x6f
 8008746:	6033      	str	r3, [r6, #0]
 8008748:	bf14      	ite	ne
 800874a:	230a      	movne	r3, #10
 800874c:	2308      	moveq	r3, #8
 800874e:	4851      	ldr	r0, [pc, #324]	@ (8008894 <_printf_i+0x238>)
 8008750:	2100      	movs	r1, #0
 8008752:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008756:	6866      	ldr	r6, [r4, #4]
 8008758:	2e00      	cmp	r6, #0
 800875a:	bfa8      	it	ge
 800875c:	6821      	ldrge	r1, [r4, #0]
 800875e:	60a6      	str	r6, [r4, #8]
 8008760:	bfa4      	itt	ge
 8008762:	f021 0104 	bicge.w	r1, r1, #4
 8008766:	6021      	strge	r1, [r4, #0]
 8008768:	b90d      	cbnz	r5, 800876e <_printf_i+0x112>
 800876a:	2e00      	cmp	r6, #0
 800876c:	d04b      	beq.n	8008806 <_printf_i+0x1aa>
 800876e:	4616      	mov	r6, r2
 8008770:	fbb5 f1f3 	udiv	r1, r5, r3
 8008774:	fb03 5711 	mls	r7, r3, r1, r5
 8008778:	5dc7      	ldrb	r7, [r0, r7]
 800877a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800877e:	462f      	mov	r7, r5
 8008780:	42bb      	cmp	r3, r7
 8008782:	460d      	mov	r5, r1
 8008784:	d9f4      	bls.n	8008770 <_printf_i+0x114>
 8008786:	2b08      	cmp	r3, #8
 8008788:	d10b      	bne.n	80087a2 <_printf_i+0x146>
 800878a:	6823      	ldr	r3, [r4, #0]
 800878c:	07df      	lsls	r7, r3, #31
 800878e:	d508      	bpl.n	80087a2 <_printf_i+0x146>
 8008790:	6923      	ldr	r3, [r4, #16]
 8008792:	6861      	ldr	r1, [r4, #4]
 8008794:	4299      	cmp	r1, r3
 8008796:	bfde      	ittt	le
 8008798:	2330      	movle	r3, #48	@ 0x30
 800879a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800879e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80087a2:	1b92      	subs	r2, r2, r6
 80087a4:	6122      	str	r2, [r4, #16]
 80087a6:	464b      	mov	r3, r9
 80087a8:	4621      	mov	r1, r4
 80087aa:	4640      	mov	r0, r8
 80087ac:	f8cd a000 	str.w	sl, [sp]
 80087b0:	aa03      	add	r2, sp, #12
 80087b2:	f7ff fee1 	bl	8008578 <_printf_common>
 80087b6:	3001      	adds	r0, #1
 80087b8:	d14a      	bne.n	8008850 <_printf_i+0x1f4>
 80087ba:	f04f 30ff 	mov.w	r0, #4294967295
 80087be:	b004      	add	sp, #16
 80087c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087c4:	6823      	ldr	r3, [r4, #0]
 80087c6:	f043 0320 	orr.w	r3, r3, #32
 80087ca:	6023      	str	r3, [r4, #0]
 80087cc:	2778      	movs	r7, #120	@ 0x78
 80087ce:	4832      	ldr	r0, [pc, #200]	@ (8008898 <_printf_i+0x23c>)
 80087d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80087d4:	6823      	ldr	r3, [r4, #0]
 80087d6:	6831      	ldr	r1, [r6, #0]
 80087d8:	061f      	lsls	r7, r3, #24
 80087da:	f851 5b04 	ldr.w	r5, [r1], #4
 80087de:	d402      	bmi.n	80087e6 <_printf_i+0x18a>
 80087e0:	065f      	lsls	r7, r3, #25
 80087e2:	bf48      	it	mi
 80087e4:	b2ad      	uxthmi	r5, r5
 80087e6:	6031      	str	r1, [r6, #0]
 80087e8:	07d9      	lsls	r1, r3, #31
 80087ea:	bf44      	itt	mi
 80087ec:	f043 0320 	orrmi.w	r3, r3, #32
 80087f0:	6023      	strmi	r3, [r4, #0]
 80087f2:	b11d      	cbz	r5, 80087fc <_printf_i+0x1a0>
 80087f4:	2310      	movs	r3, #16
 80087f6:	e7ab      	b.n	8008750 <_printf_i+0xf4>
 80087f8:	4826      	ldr	r0, [pc, #152]	@ (8008894 <_printf_i+0x238>)
 80087fa:	e7e9      	b.n	80087d0 <_printf_i+0x174>
 80087fc:	6823      	ldr	r3, [r4, #0]
 80087fe:	f023 0320 	bic.w	r3, r3, #32
 8008802:	6023      	str	r3, [r4, #0]
 8008804:	e7f6      	b.n	80087f4 <_printf_i+0x198>
 8008806:	4616      	mov	r6, r2
 8008808:	e7bd      	b.n	8008786 <_printf_i+0x12a>
 800880a:	6833      	ldr	r3, [r6, #0]
 800880c:	6825      	ldr	r5, [r4, #0]
 800880e:	1d18      	adds	r0, r3, #4
 8008810:	6961      	ldr	r1, [r4, #20]
 8008812:	6030      	str	r0, [r6, #0]
 8008814:	062e      	lsls	r6, r5, #24
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	d501      	bpl.n	800881e <_printf_i+0x1c2>
 800881a:	6019      	str	r1, [r3, #0]
 800881c:	e002      	b.n	8008824 <_printf_i+0x1c8>
 800881e:	0668      	lsls	r0, r5, #25
 8008820:	d5fb      	bpl.n	800881a <_printf_i+0x1be>
 8008822:	8019      	strh	r1, [r3, #0]
 8008824:	2300      	movs	r3, #0
 8008826:	4616      	mov	r6, r2
 8008828:	6123      	str	r3, [r4, #16]
 800882a:	e7bc      	b.n	80087a6 <_printf_i+0x14a>
 800882c:	6833      	ldr	r3, [r6, #0]
 800882e:	2100      	movs	r1, #0
 8008830:	1d1a      	adds	r2, r3, #4
 8008832:	6032      	str	r2, [r6, #0]
 8008834:	681e      	ldr	r6, [r3, #0]
 8008836:	6862      	ldr	r2, [r4, #4]
 8008838:	4630      	mov	r0, r6
 800883a:	f000 f99f 	bl	8008b7c <memchr>
 800883e:	b108      	cbz	r0, 8008844 <_printf_i+0x1e8>
 8008840:	1b80      	subs	r0, r0, r6
 8008842:	6060      	str	r0, [r4, #4]
 8008844:	6863      	ldr	r3, [r4, #4]
 8008846:	6123      	str	r3, [r4, #16]
 8008848:	2300      	movs	r3, #0
 800884a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800884e:	e7aa      	b.n	80087a6 <_printf_i+0x14a>
 8008850:	4632      	mov	r2, r6
 8008852:	4649      	mov	r1, r9
 8008854:	4640      	mov	r0, r8
 8008856:	6923      	ldr	r3, [r4, #16]
 8008858:	47d0      	blx	sl
 800885a:	3001      	adds	r0, #1
 800885c:	d0ad      	beq.n	80087ba <_printf_i+0x15e>
 800885e:	6823      	ldr	r3, [r4, #0]
 8008860:	079b      	lsls	r3, r3, #30
 8008862:	d413      	bmi.n	800888c <_printf_i+0x230>
 8008864:	68e0      	ldr	r0, [r4, #12]
 8008866:	9b03      	ldr	r3, [sp, #12]
 8008868:	4298      	cmp	r0, r3
 800886a:	bfb8      	it	lt
 800886c:	4618      	movlt	r0, r3
 800886e:	e7a6      	b.n	80087be <_printf_i+0x162>
 8008870:	2301      	movs	r3, #1
 8008872:	4632      	mov	r2, r6
 8008874:	4649      	mov	r1, r9
 8008876:	4640      	mov	r0, r8
 8008878:	47d0      	blx	sl
 800887a:	3001      	adds	r0, #1
 800887c:	d09d      	beq.n	80087ba <_printf_i+0x15e>
 800887e:	3501      	adds	r5, #1
 8008880:	68e3      	ldr	r3, [r4, #12]
 8008882:	9903      	ldr	r1, [sp, #12]
 8008884:	1a5b      	subs	r3, r3, r1
 8008886:	42ab      	cmp	r3, r5
 8008888:	dcf2      	bgt.n	8008870 <_printf_i+0x214>
 800888a:	e7eb      	b.n	8008864 <_printf_i+0x208>
 800888c:	2500      	movs	r5, #0
 800888e:	f104 0619 	add.w	r6, r4, #25
 8008892:	e7f5      	b.n	8008880 <_printf_i+0x224>
 8008894:	0800980d 	.word	0x0800980d
 8008898:	0800981e 	.word	0x0800981e

0800889c <__sflush_r>:
 800889c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a2:	0716      	lsls	r6, r2, #28
 80088a4:	4605      	mov	r5, r0
 80088a6:	460c      	mov	r4, r1
 80088a8:	d454      	bmi.n	8008954 <__sflush_r+0xb8>
 80088aa:	684b      	ldr	r3, [r1, #4]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	dc02      	bgt.n	80088b6 <__sflush_r+0x1a>
 80088b0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	dd48      	ble.n	8008948 <__sflush_r+0xac>
 80088b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088b8:	2e00      	cmp	r6, #0
 80088ba:	d045      	beq.n	8008948 <__sflush_r+0xac>
 80088bc:	2300      	movs	r3, #0
 80088be:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80088c2:	682f      	ldr	r7, [r5, #0]
 80088c4:	6a21      	ldr	r1, [r4, #32]
 80088c6:	602b      	str	r3, [r5, #0]
 80088c8:	d030      	beq.n	800892c <__sflush_r+0x90>
 80088ca:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80088cc:	89a3      	ldrh	r3, [r4, #12]
 80088ce:	0759      	lsls	r1, r3, #29
 80088d0:	d505      	bpl.n	80088de <__sflush_r+0x42>
 80088d2:	6863      	ldr	r3, [r4, #4]
 80088d4:	1ad2      	subs	r2, r2, r3
 80088d6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80088d8:	b10b      	cbz	r3, 80088de <__sflush_r+0x42>
 80088da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80088dc:	1ad2      	subs	r2, r2, r3
 80088de:	2300      	movs	r3, #0
 80088e0:	4628      	mov	r0, r5
 80088e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088e4:	6a21      	ldr	r1, [r4, #32]
 80088e6:	47b0      	blx	r6
 80088e8:	1c43      	adds	r3, r0, #1
 80088ea:	89a3      	ldrh	r3, [r4, #12]
 80088ec:	d106      	bne.n	80088fc <__sflush_r+0x60>
 80088ee:	6829      	ldr	r1, [r5, #0]
 80088f0:	291d      	cmp	r1, #29
 80088f2:	d82b      	bhi.n	800894c <__sflush_r+0xb0>
 80088f4:	4a28      	ldr	r2, [pc, #160]	@ (8008998 <__sflush_r+0xfc>)
 80088f6:	410a      	asrs	r2, r1
 80088f8:	07d6      	lsls	r6, r2, #31
 80088fa:	d427      	bmi.n	800894c <__sflush_r+0xb0>
 80088fc:	2200      	movs	r2, #0
 80088fe:	6062      	str	r2, [r4, #4]
 8008900:	6922      	ldr	r2, [r4, #16]
 8008902:	04d9      	lsls	r1, r3, #19
 8008904:	6022      	str	r2, [r4, #0]
 8008906:	d504      	bpl.n	8008912 <__sflush_r+0x76>
 8008908:	1c42      	adds	r2, r0, #1
 800890a:	d101      	bne.n	8008910 <__sflush_r+0x74>
 800890c:	682b      	ldr	r3, [r5, #0]
 800890e:	b903      	cbnz	r3, 8008912 <__sflush_r+0x76>
 8008910:	6560      	str	r0, [r4, #84]	@ 0x54
 8008912:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008914:	602f      	str	r7, [r5, #0]
 8008916:	b1b9      	cbz	r1, 8008948 <__sflush_r+0xac>
 8008918:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800891c:	4299      	cmp	r1, r3
 800891e:	d002      	beq.n	8008926 <__sflush_r+0x8a>
 8008920:	4628      	mov	r0, r5
 8008922:	f7ff fca1 	bl	8008268 <_free_r>
 8008926:	2300      	movs	r3, #0
 8008928:	6363      	str	r3, [r4, #52]	@ 0x34
 800892a:	e00d      	b.n	8008948 <__sflush_r+0xac>
 800892c:	2301      	movs	r3, #1
 800892e:	4628      	mov	r0, r5
 8008930:	47b0      	blx	r6
 8008932:	4602      	mov	r2, r0
 8008934:	1c50      	adds	r0, r2, #1
 8008936:	d1c9      	bne.n	80088cc <__sflush_r+0x30>
 8008938:	682b      	ldr	r3, [r5, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d0c6      	beq.n	80088cc <__sflush_r+0x30>
 800893e:	2b1d      	cmp	r3, #29
 8008940:	d001      	beq.n	8008946 <__sflush_r+0xaa>
 8008942:	2b16      	cmp	r3, #22
 8008944:	d11d      	bne.n	8008982 <__sflush_r+0xe6>
 8008946:	602f      	str	r7, [r5, #0]
 8008948:	2000      	movs	r0, #0
 800894a:	e021      	b.n	8008990 <__sflush_r+0xf4>
 800894c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008950:	b21b      	sxth	r3, r3
 8008952:	e01a      	b.n	800898a <__sflush_r+0xee>
 8008954:	690f      	ldr	r7, [r1, #16]
 8008956:	2f00      	cmp	r7, #0
 8008958:	d0f6      	beq.n	8008948 <__sflush_r+0xac>
 800895a:	0793      	lsls	r3, r2, #30
 800895c:	bf18      	it	ne
 800895e:	2300      	movne	r3, #0
 8008960:	680e      	ldr	r6, [r1, #0]
 8008962:	bf08      	it	eq
 8008964:	694b      	ldreq	r3, [r1, #20]
 8008966:	1bf6      	subs	r6, r6, r7
 8008968:	600f      	str	r7, [r1, #0]
 800896a:	608b      	str	r3, [r1, #8]
 800896c:	2e00      	cmp	r6, #0
 800896e:	ddeb      	ble.n	8008948 <__sflush_r+0xac>
 8008970:	4633      	mov	r3, r6
 8008972:	463a      	mov	r2, r7
 8008974:	4628      	mov	r0, r5
 8008976:	6a21      	ldr	r1, [r4, #32]
 8008978:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800897c:	47e0      	blx	ip
 800897e:	2800      	cmp	r0, #0
 8008980:	dc07      	bgt.n	8008992 <__sflush_r+0xf6>
 8008982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800898a:	f04f 30ff 	mov.w	r0, #4294967295
 800898e:	81a3      	strh	r3, [r4, #12]
 8008990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008992:	4407      	add	r7, r0
 8008994:	1a36      	subs	r6, r6, r0
 8008996:	e7e9      	b.n	800896c <__sflush_r+0xd0>
 8008998:	dfbffffe 	.word	0xdfbffffe

0800899c <_fflush_r>:
 800899c:	b538      	push	{r3, r4, r5, lr}
 800899e:	690b      	ldr	r3, [r1, #16]
 80089a0:	4605      	mov	r5, r0
 80089a2:	460c      	mov	r4, r1
 80089a4:	b913      	cbnz	r3, 80089ac <_fflush_r+0x10>
 80089a6:	2500      	movs	r5, #0
 80089a8:	4628      	mov	r0, r5
 80089aa:	bd38      	pop	{r3, r4, r5, pc}
 80089ac:	b118      	cbz	r0, 80089b6 <_fflush_r+0x1a>
 80089ae:	6a03      	ldr	r3, [r0, #32]
 80089b0:	b90b      	cbnz	r3, 80089b6 <_fflush_r+0x1a>
 80089b2:	f7ff fb39 	bl	8008028 <__sinit>
 80089b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d0f3      	beq.n	80089a6 <_fflush_r+0xa>
 80089be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089c0:	07d0      	lsls	r0, r2, #31
 80089c2:	d404      	bmi.n	80089ce <_fflush_r+0x32>
 80089c4:	0599      	lsls	r1, r3, #22
 80089c6:	d402      	bmi.n	80089ce <_fflush_r+0x32>
 80089c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089ca:	f7ff fc4a 	bl	8008262 <__retarget_lock_acquire_recursive>
 80089ce:	4628      	mov	r0, r5
 80089d0:	4621      	mov	r1, r4
 80089d2:	f7ff ff63 	bl	800889c <__sflush_r>
 80089d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80089d8:	4605      	mov	r5, r0
 80089da:	07da      	lsls	r2, r3, #31
 80089dc:	d4e4      	bmi.n	80089a8 <_fflush_r+0xc>
 80089de:	89a3      	ldrh	r3, [r4, #12]
 80089e0:	059b      	lsls	r3, r3, #22
 80089e2:	d4e1      	bmi.n	80089a8 <_fflush_r+0xc>
 80089e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089e6:	f7ff fc3d 	bl	8008264 <__retarget_lock_release_recursive>
 80089ea:	e7dd      	b.n	80089a8 <_fflush_r+0xc>

080089ec <_putc_r>:
 80089ec:	b570      	push	{r4, r5, r6, lr}
 80089ee:	460d      	mov	r5, r1
 80089f0:	4614      	mov	r4, r2
 80089f2:	4606      	mov	r6, r0
 80089f4:	b118      	cbz	r0, 80089fe <_putc_r+0x12>
 80089f6:	6a03      	ldr	r3, [r0, #32]
 80089f8:	b90b      	cbnz	r3, 80089fe <_putc_r+0x12>
 80089fa:	f7ff fb15 	bl	8008028 <__sinit>
 80089fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a00:	07d8      	lsls	r0, r3, #31
 8008a02:	d405      	bmi.n	8008a10 <_putc_r+0x24>
 8008a04:	89a3      	ldrh	r3, [r4, #12]
 8008a06:	0599      	lsls	r1, r3, #22
 8008a08:	d402      	bmi.n	8008a10 <_putc_r+0x24>
 8008a0a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a0c:	f7ff fc29 	bl	8008262 <__retarget_lock_acquire_recursive>
 8008a10:	68a3      	ldr	r3, [r4, #8]
 8008a12:	3b01      	subs	r3, #1
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	60a3      	str	r3, [r4, #8]
 8008a18:	da05      	bge.n	8008a26 <_putc_r+0x3a>
 8008a1a:	69a2      	ldr	r2, [r4, #24]
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	db12      	blt.n	8008a46 <_putc_r+0x5a>
 8008a20:	b2eb      	uxtb	r3, r5
 8008a22:	2b0a      	cmp	r3, #10
 8008a24:	d00f      	beq.n	8008a46 <_putc_r+0x5a>
 8008a26:	6823      	ldr	r3, [r4, #0]
 8008a28:	1c5a      	adds	r2, r3, #1
 8008a2a:	6022      	str	r2, [r4, #0]
 8008a2c:	701d      	strb	r5, [r3, #0]
 8008a2e:	b2ed      	uxtb	r5, r5
 8008a30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a32:	07da      	lsls	r2, r3, #31
 8008a34:	d405      	bmi.n	8008a42 <_putc_r+0x56>
 8008a36:	89a3      	ldrh	r3, [r4, #12]
 8008a38:	059b      	lsls	r3, r3, #22
 8008a3a:	d402      	bmi.n	8008a42 <_putc_r+0x56>
 8008a3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a3e:	f7ff fc11 	bl	8008264 <__retarget_lock_release_recursive>
 8008a42:	4628      	mov	r0, r5
 8008a44:	bd70      	pop	{r4, r5, r6, pc}
 8008a46:	4629      	mov	r1, r5
 8008a48:	4622      	mov	r2, r4
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	f000 f802 	bl	8008a54 <__swbuf_r>
 8008a50:	4605      	mov	r5, r0
 8008a52:	e7ed      	b.n	8008a30 <_putc_r+0x44>

08008a54 <__swbuf_r>:
 8008a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a56:	460e      	mov	r6, r1
 8008a58:	4614      	mov	r4, r2
 8008a5a:	4605      	mov	r5, r0
 8008a5c:	b118      	cbz	r0, 8008a66 <__swbuf_r+0x12>
 8008a5e:	6a03      	ldr	r3, [r0, #32]
 8008a60:	b90b      	cbnz	r3, 8008a66 <__swbuf_r+0x12>
 8008a62:	f7ff fae1 	bl	8008028 <__sinit>
 8008a66:	69a3      	ldr	r3, [r4, #24]
 8008a68:	60a3      	str	r3, [r4, #8]
 8008a6a:	89a3      	ldrh	r3, [r4, #12]
 8008a6c:	071a      	lsls	r2, r3, #28
 8008a6e:	d501      	bpl.n	8008a74 <__swbuf_r+0x20>
 8008a70:	6923      	ldr	r3, [r4, #16]
 8008a72:	b943      	cbnz	r3, 8008a86 <__swbuf_r+0x32>
 8008a74:	4621      	mov	r1, r4
 8008a76:	4628      	mov	r0, r5
 8008a78:	f000 f82a 	bl	8008ad0 <__swsetup_r>
 8008a7c:	b118      	cbz	r0, 8008a86 <__swbuf_r+0x32>
 8008a7e:	f04f 37ff 	mov.w	r7, #4294967295
 8008a82:	4638      	mov	r0, r7
 8008a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	6922      	ldr	r2, [r4, #16]
 8008a8a:	b2f6      	uxtb	r6, r6
 8008a8c:	1a98      	subs	r0, r3, r2
 8008a8e:	6963      	ldr	r3, [r4, #20]
 8008a90:	4637      	mov	r7, r6
 8008a92:	4283      	cmp	r3, r0
 8008a94:	dc05      	bgt.n	8008aa2 <__swbuf_r+0x4e>
 8008a96:	4621      	mov	r1, r4
 8008a98:	4628      	mov	r0, r5
 8008a9a:	f7ff ff7f 	bl	800899c <_fflush_r>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d1ed      	bne.n	8008a7e <__swbuf_r+0x2a>
 8008aa2:	68a3      	ldr	r3, [r4, #8]
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	60a3      	str	r3, [r4, #8]
 8008aa8:	6823      	ldr	r3, [r4, #0]
 8008aaa:	1c5a      	adds	r2, r3, #1
 8008aac:	6022      	str	r2, [r4, #0]
 8008aae:	701e      	strb	r6, [r3, #0]
 8008ab0:	6962      	ldr	r2, [r4, #20]
 8008ab2:	1c43      	adds	r3, r0, #1
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	d004      	beq.n	8008ac2 <__swbuf_r+0x6e>
 8008ab8:	89a3      	ldrh	r3, [r4, #12]
 8008aba:	07db      	lsls	r3, r3, #31
 8008abc:	d5e1      	bpl.n	8008a82 <__swbuf_r+0x2e>
 8008abe:	2e0a      	cmp	r6, #10
 8008ac0:	d1df      	bne.n	8008a82 <__swbuf_r+0x2e>
 8008ac2:	4621      	mov	r1, r4
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	f7ff ff69 	bl	800899c <_fflush_r>
 8008aca:	2800      	cmp	r0, #0
 8008acc:	d0d9      	beq.n	8008a82 <__swbuf_r+0x2e>
 8008ace:	e7d6      	b.n	8008a7e <__swbuf_r+0x2a>

08008ad0 <__swsetup_r>:
 8008ad0:	b538      	push	{r3, r4, r5, lr}
 8008ad2:	4b29      	ldr	r3, [pc, #164]	@ (8008b78 <__swsetup_r+0xa8>)
 8008ad4:	4605      	mov	r5, r0
 8008ad6:	6818      	ldr	r0, [r3, #0]
 8008ad8:	460c      	mov	r4, r1
 8008ada:	b118      	cbz	r0, 8008ae4 <__swsetup_r+0x14>
 8008adc:	6a03      	ldr	r3, [r0, #32]
 8008ade:	b90b      	cbnz	r3, 8008ae4 <__swsetup_r+0x14>
 8008ae0:	f7ff faa2 	bl	8008028 <__sinit>
 8008ae4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ae8:	0719      	lsls	r1, r3, #28
 8008aea:	d422      	bmi.n	8008b32 <__swsetup_r+0x62>
 8008aec:	06da      	lsls	r2, r3, #27
 8008aee:	d407      	bmi.n	8008b00 <__swsetup_r+0x30>
 8008af0:	2209      	movs	r2, #9
 8008af2:	602a      	str	r2, [r5, #0]
 8008af4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008af8:	f04f 30ff 	mov.w	r0, #4294967295
 8008afc:	81a3      	strh	r3, [r4, #12]
 8008afe:	e033      	b.n	8008b68 <__swsetup_r+0x98>
 8008b00:	0758      	lsls	r0, r3, #29
 8008b02:	d512      	bpl.n	8008b2a <__swsetup_r+0x5a>
 8008b04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b06:	b141      	cbz	r1, 8008b1a <__swsetup_r+0x4a>
 8008b08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b0c:	4299      	cmp	r1, r3
 8008b0e:	d002      	beq.n	8008b16 <__swsetup_r+0x46>
 8008b10:	4628      	mov	r0, r5
 8008b12:	f7ff fba9 	bl	8008268 <_free_r>
 8008b16:	2300      	movs	r3, #0
 8008b18:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b1a:	89a3      	ldrh	r3, [r4, #12]
 8008b1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008b20:	81a3      	strh	r3, [r4, #12]
 8008b22:	2300      	movs	r3, #0
 8008b24:	6063      	str	r3, [r4, #4]
 8008b26:	6923      	ldr	r3, [r4, #16]
 8008b28:	6023      	str	r3, [r4, #0]
 8008b2a:	89a3      	ldrh	r3, [r4, #12]
 8008b2c:	f043 0308 	orr.w	r3, r3, #8
 8008b30:	81a3      	strh	r3, [r4, #12]
 8008b32:	6923      	ldr	r3, [r4, #16]
 8008b34:	b94b      	cbnz	r3, 8008b4a <__swsetup_r+0x7a>
 8008b36:	89a3      	ldrh	r3, [r4, #12]
 8008b38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008b3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b40:	d003      	beq.n	8008b4a <__swsetup_r+0x7a>
 8008b42:	4621      	mov	r1, r4
 8008b44:	4628      	mov	r0, r5
 8008b46:	f000 f84c 	bl	8008be2 <__smakebuf_r>
 8008b4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b4e:	f013 0201 	ands.w	r2, r3, #1
 8008b52:	d00a      	beq.n	8008b6a <__swsetup_r+0x9a>
 8008b54:	2200      	movs	r2, #0
 8008b56:	60a2      	str	r2, [r4, #8]
 8008b58:	6962      	ldr	r2, [r4, #20]
 8008b5a:	4252      	negs	r2, r2
 8008b5c:	61a2      	str	r2, [r4, #24]
 8008b5e:	6922      	ldr	r2, [r4, #16]
 8008b60:	b942      	cbnz	r2, 8008b74 <__swsetup_r+0xa4>
 8008b62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008b66:	d1c5      	bne.n	8008af4 <__swsetup_r+0x24>
 8008b68:	bd38      	pop	{r3, r4, r5, pc}
 8008b6a:	0799      	lsls	r1, r3, #30
 8008b6c:	bf58      	it	pl
 8008b6e:	6962      	ldrpl	r2, [r4, #20]
 8008b70:	60a2      	str	r2, [r4, #8]
 8008b72:	e7f4      	b.n	8008b5e <__swsetup_r+0x8e>
 8008b74:	2000      	movs	r0, #0
 8008b76:	e7f7      	b.n	8008b68 <__swsetup_r+0x98>
 8008b78:	20000040 	.word	0x20000040

08008b7c <memchr>:
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	b510      	push	{r4, lr}
 8008b80:	b2c9      	uxtb	r1, r1
 8008b82:	4402      	add	r2, r0
 8008b84:	4293      	cmp	r3, r2
 8008b86:	4618      	mov	r0, r3
 8008b88:	d101      	bne.n	8008b8e <memchr+0x12>
 8008b8a:	2000      	movs	r0, #0
 8008b8c:	e003      	b.n	8008b96 <memchr+0x1a>
 8008b8e:	7804      	ldrb	r4, [r0, #0]
 8008b90:	3301      	adds	r3, #1
 8008b92:	428c      	cmp	r4, r1
 8008b94:	d1f6      	bne.n	8008b84 <memchr+0x8>
 8008b96:	bd10      	pop	{r4, pc}

08008b98 <__swhatbuf_r>:
 8008b98:	b570      	push	{r4, r5, r6, lr}
 8008b9a:	460c      	mov	r4, r1
 8008b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ba0:	4615      	mov	r5, r2
 8008ba2:	2900      	cmp	r1, #0
 8008ba4:	461e      	mov	r6, r3
 8008ba6:	b096      	sub	sp, #88	@ 0x58
 8008ba8:	da0c      	bge.n	8008bc4 <__swhatbuf_r+0x2c>
 8008baa:	89a3      	ldrh	r3, [r4, #12]
 8008bac:	2100      	movs	r1, #0
 8008bae:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008bb2:	bf14      	ite	ne
 8008bb4:	2340      	movne	r3, #64	@ 0x40
 8008bb6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008bba:	2000      	movs	r0, #0
 8008bbc:	6031      	str	r1, [r6, #0]
 8008bbe:	602b      	str	r3, [r5, #0]
 8008bc0:	b016      	add	sp, #88	@ 0x58
 8008bc2:	bd70      	pop	{r4, r5, r6, pc}
 8008bc4:	466a      	mov	r2, sp
 8008bc6:	f000 f849 	bl	8008c5c <_fstat_r>
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	dbed      	blt.n	8008baa <__swhatbuf_r+0x12>
 8008bce:	9901      	ldr	r1, [sp, #4]
 8008bd0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008bd4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008bd8:	4259      	negs	r1, r3
 8008bda:	4159      	adcs	r1, r3
 8008bdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008be0:	e7eb      	b.n	8008bba <__swhatbuf_r+0x22>

08008be2 <__smakebuf_r>:
 8008be2:	898b      	ldrh	r3, [r1, #12]
 8008be4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008be6:	079d      	lsls	r5, r3, #30
 8008be8:	4606      	mov	r6, r0
 8008bea:	460c      	mov	r4, r1
 8008bec:	d507      	bpl.n	8008bfe <__smakebuf_r+0x1c>
 8008bee:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008bf2:	6023      	str	r3, [r4, #0]
 8008bf4:	6123      	str	r3, [r4, #16]
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	6163      	str	r3, [r4, #20]
 8008bfa:	b003      	add	sp, #12
 8008bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bfe:	466a      	mov	r2, sp
 8008c00:	ab01      	add	r3, sp, #4
 8008c02:	f7ff ffc9 	bl	8008b98 <__swhatbuf_r>
 8008c06:	9f00      	ldr	r7, [sp, #0]
 8008c08:	4605      	mov	r5, r0
 8008c0a:	4639      	mov	r1, r7
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	f7ff f8f3 	bl	8007df8 <_malloc_r>
 8008c12:	b948      	cbnz	r0, 8008c28 <__smakebuf_r+0x46>
 8008c14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c18:	059a      	lsls	r2, r3, #22
 8008c1a:	d4ee      	bmi.n	8008bfa <__smakebuf_r+0x18>
 8008c1c:	f023 0303 	bic.w	r3, r3, #3
 8008c20:	f043 0302 	orr.w	r3, r3, #2
 8008c24:	81a3      	strh	r3, [r4, #12]
 8008c26:	e7e2      	b.n	8008bee <__smakebuf_r+0xc>
 8008c28:	89a3      	ldrh	r3, [r4, #12]
 8008c2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c32:	81a3      	strh	r3, [r4, #12]
 8008c34:	9b01      	ldr	r3, [sp, #4]
 8008c36:	6020      	str	r0, [r4, #0]
 8008c38:	b15b      	cbz	r3, 8008c52 <__smakebuf_r+0x70>
 8008c3a:	4630      	mov	r0, r6
 8008c3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c40:	f000 f81e 	bl	8008c80 <_isatty_r>
 8008c44:	b128      	cbz	r0, 8008c52 <__smakebuf_r+0x70>
 8008c46:	89a3      	ldrh	r3, [r4, #12]
 8008c48:	f023 0303 	bic.w	r3, r3, #3
 8008c4c:	f043 0301 	orr.w	r3, r3, #1
 8008c50:	81a3      	strh	r3, [r4, #12]
 8008c52:	89a3      	ldrh	r3, [r4, #12]
 8008c54:	431d      	orrs	r5, r3
 8008c56:	81a5      	strh	r5, [r4, #12]
 8008c58:	e7cf      	b.n	8008bfa <__smakebuf_r+0x18>
	...

08008c5c <_fstat_r>:
 8008c5c:	b538      	push	{r3, r4, r5, lr}
 8008c5e:	2300      	movs	r3, #0
 8008c60:	4d06      	ldr	r5, [pc, #24]	@ (8008c7c <_fstat_r+0x20>)
 8008c62:	4604      	mov	r4, r0
 8008c64:	4608      	mov	r0, r1
 8008c66:	4611      	mov	r1, r2
 8008c68:	602b      	str	r3, [r5, #0]
 8008c6a:	f7f7 fecb 	bl	8000a04 <_fstat>
 8008c6e:	1c43      	adds	r3, r0, #1
 8008c70:	d102      	bne.n	8008c78 <_fstat_r+0x1c>
 8008c72:	682b      	ldr	r3, [r5, #0]
 8008c74:	b103      	cbz	r3, 8008c78 <_fstat_r+0x1c>
 8008c76:	6023      	str	r3, [r4, #0]
 8008c78:	bd38      	pop	{r3, r4, r5, pc}
 8008c7a:	bf00      	nop
 8008c7c:	20000dfc 	.word	0x20000dfc

08008c80 <_isatty_r>:
 8008c80:	b538      	push	{r3, r4, r5, lr}
 8008c82:	2300      	movs	r3, #0
 8008c84:	4d05      	ldr	r5, [pc, #20]	@ (8008c9c <_isatty_r+0x1c>)
 8008c86:	4604      	mov	r4, r0
 8008c88:	4608      	mov	r0, r1
 8008c8a:	602b      	str	r3, [r5, #0]
 8008c8c:	f7f7 fec9 	bl	8000a22 <_isatty>
 8008c90:	1c43      	adds	r3, r0, #1
 8008c92:	d102      	bne.n	8008c9a <_isatty_r+0x1a>
 8008c94:	682b      	ldr	r3, [r5, #0]
 8008c96:	b103      	cbz	r3, 8008c9a <_isatty_r+0x1a>
 8008c98:	6023      	str	r3, [r4, #0]
 8008c9a:	bd38      	pop	{r3, r4, r5, pc}
 8008c9c:	20000dfc 	.word	0x20000dfc

08008ca0 <_init>:
 8008ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca2:	bf00      	nop
 8008ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ca6:	bc08      	pop	{r3}
 8008ca8:	469e      	mov	lr, r3
 8008caa:	4770      	bx	lr

08008cac <_fini>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	bf00      	nop
 8008cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cb2:	bc08      	pop	{r3}
 8008cb4:	469e      	mov	lr, r3
 8008cb6:	4770      	bx	lr
