Analysis & Synthesis report for DE1_SoC_CAMERA
Mon Mar 31 18:08:07 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 11. State Machine - |DE1_SoC_CAMERA|Frame_capture:iCap|state
 12. State Machine - |DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component
 21. Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated
 22. Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_sh6:rdptr_g1p
 23. Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_ovb:wrptr_g1p
 24. Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|altsyncram_kla1:fifo_ram
 25. Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_5r7:rs_dgwp
 26. Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_5r7:rs_dgwp|dffpipe_g09:dffpipe10
 27. Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_mv7:ws_dgrp
 28. Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe12
 29. Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 40. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 41. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 42. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 43. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
 44. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 45. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 46. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 47. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 48. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 49. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
 60. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 61. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 62. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 63. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
 64. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 65. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
 66. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 67. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 68. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 69. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
 70. Source assignments for sld_signaltap:auto_signaltap_0
 71. Parameter Settings for User Entity Instance: CCD_Capture:u3
 72. Parameter Settings for User Entity Instance: Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component
 73. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component
 74. Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i
 75. Parameter Settings for User Entity Instance: Sdram_Control:u7
 76. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 77. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 78. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 79. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 80. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 81. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 82. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 83. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 84. Parameter Settings for User Entity Instance: VGA_Controller:u1
 85. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 86. dcfifo Parameter Settings by Entity Instance
 87. altshift_taps Parameter Settings by Entity Instance
 88. Port Connectivity Checks: "VGA_Controller:u1"
 89. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
 90. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"
 91. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
 92. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"
 93. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
 94. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
 95. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
 96. Port Connectivity Checks: "Sdram_Control:u7"
 97. Port Connectivity Checks: "sdram_pll:u6"
 98. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"
 99. Port Connectivity Checks: "RAW2RGB:u4"
100. Port Connectivity Checks: "Frame_capture:iCap|spart:iSpart"
101. Port Connectivity Checks: "Frame_capture:iCap"
102. Port Connectivity Checks: "CCD_Capture:u3"
103. Signal Tap Logic Analyzer Settings
104. Post-Synthesis Netlist Statistics for Top Partition
105. Elapsed Time Per Partition
106. Connections to In-System Debugging Instance "auto_signaltap_0"
107. Analysis & Synthesis Messages
108. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 31 18:08:07 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; DE1_SoC_CAMERA                                 ;
; Top-level Entity Name           ; DE1_SoC_CAMERA                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1802                                           ;
; Total pins                      ; 226                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,420,176                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_CAMERA     ; DE1_SoC_CAMERA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; v/Frame_capture.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv                                                 ;             ;
; v/spart.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv                                                         ;             ;
; v/VGA_Controller.v                                                 ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/VGA_Controller.v                                                 ;             ;
; v/SEG7_LUT.v                                                       ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/SEG7_LUT.v                                                       ;             ;
; v/Reset_Delay.v                                                    ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Reset_Delay.v                                                    ;             ;
; v/RAW2RGB.v                                                        ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/RAW2RGB.v                                                        ;             ;
; v/I2C_Controller.v                                                 ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_Controller.v                                                 ;             ;
; v/I2C_CCD_Config.v                                                 ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_CCD_Config.v                                                 ;             ;
; v/CCD_Capture.v                                                    ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/CCD_Capture.v                                                    ;             ;
; Sdram_Control/Sdram_Params.h                                       ; yes             ; User File                                    ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Params.h                                       ;             ;
; Sdram_Control/Sdram_Control.v                                      ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v                                      ;             ;
; Sdram_Control/sdr_data_path.v                                      ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/sdr_data_path.v                                      ;             ;
; Sdram_Control/control_interface.v                                  ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/control_interface.v                                  ;             ;
; Sdram_Control/command.v                                            ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/command.v                                            ;             ;
; v/SEG7_LUT_6.v                                                     ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/SEG7_LUT_6.v                                                     ;             ;
; v/sdram_pll.v                                                      ; yes             ; User Wizard-Generated File                   ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/sdram_pll.v                                                      ; sdram_pll   ;
; v/sdram_pll/sdram_pll_0002.v                                       ; yes             ; User Verilog HDL File                        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/sdram_pll/sdram_pll_0002.v                                       ; sdram_pll   ;
; v/Line_Buffer1.v                                                   ; yes             ; User Wizard-Generated File                   ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Line_Buffer1.v                                                   ;             ;
; Sdram_Control/Sdram_RD_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v                                      ;             ;
; Sdram_Control/Sdram_WR_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_WR_FIFO.v                                      ;             ;
; HalfFrame_FIFO.v                                                   ; yes             ; User Wizard-Generated File                   ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/HalfFrame_FIFO.v                                                   ;             ;
; de1_soc_camera.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v                                                   ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                  ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_graycounter.inc                                                                                             ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                  ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                                                   ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                               ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                           ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                                                ;             ;
; db/dcfifo_25l1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf                                                 ;             ;
; db/a_graycounter_sh6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_graycounter_sh6.tdf                                           ;             ;
; db/a_graycounter_ovb.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_graycounter_ovb.tdf                                           ;             ;
; db/altsyncram_kla1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_kla1.tdf                                             ;             ;
; db/decode_417.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/decode_417.tdf                                                  ;             ;
; db/mux_5t7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/mux_5t7.tdf                                                     ;             ;
; db/alt_synch_pipe_5r7.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_5r7.tdf                                          ;             ;
; db/dffpipe_g09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_g09.tdf                                                 ;             ;
; db/alt_synch_pipe_mv7.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_mv7.tdf                                          ;             ;
; db/cmpr_1v5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_1v5.tdf                                                    ;             ;
; db/cmpr_0v5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_0v5.tdf                                                    ;             ;
; db/mux_5r7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/mux_5r7.tdf                                                     ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                                              ;             ;
; db/shift_taps_lv51.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/shift_taps_lv51.tdf                                             ;             ;
; db/altsyncram_jug1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_jug1.tdf                                             ;             ;
; db/cntr_7of.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_7of.tdf                                                    ;             ;
; db/cmpr_qac.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_qac.tdf                                                    ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v                                                                                                  ;             ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                                       ;             ;
; db/dcfifo_ngp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf                                                 ;             ;
; db/a_gray2bin_oab.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_gray2bin_oab.tdf                                              ;             ;
; db/a_graycounter_nv6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_graycounter_nv6.tdf                                           ;             ;
; db/a_graycounter_jdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_graycounter_jdc.tdf                                           ;             ;
; db/altsyncram_86d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_906.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_906.tdf                                                    ;             ;
; db/dcfifo_ahp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ahp1.tdf                                                 ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_re9.tdf                                                 ;             ;
; db/alt_synch_pipe_bpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_bpl.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_se9.tdf                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                                                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                 ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                                                                  ;             ;
; db/sld_ela_trigger_flow_sel_7841.tdf                               ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/sld_ela_trigger_flow_sel_7841.tdf                               ;             ;
; db/sld_reserved_de1_soc_camera_auto_signaltap_0_flow_mgr_c90c.v    ; yes             ; Encrypted Auto-Generated Megafunction        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/sld_reserved_de1_soc_camera_auto_signaltap_0_flow_mgr_c90c.v    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                        ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                                                    ;             ;
; db/altsyncram_a884.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_a884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                                                                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                                                                                  ;             ;
; db/mux_ilc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/mux_ilc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                                                                                                    ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                       ;             ;
; db/cntr_b7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_b7i.tdf                                                    ;             ;
; db/cmpr_a9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_a9c.tdf                                                    ;             ;
; db/cntr_3vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_3vi.tdf                                                    ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                   ; altera_sld  ;
; db/ip/sld057baccd/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 1231              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 1832              ;
;     -- 7 input functions                    ; 13                ;
;     -- 6 input functions                    ; 441               ;
;     -- 5 input functions                    ; 213               ;
;     -- 4 input functions                    ; 301               ;
;     -- <=3 input functions                  ; 864               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 1802              ;
;                                             ;                   ;
; I/O pins                                    ; 226               ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 2420176           ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Total PLLs                                  ; 4                 ;
;     -- PLLs                                 ; 4                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; D5M_PIXLCLK~input ;
; Maximum fan-out                             ; 909               ;
; Total fan-out                               ; 24308             ;
; Average fan-out                             ; 5.36              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+
; |DE1_SoC_CAMERA                                                                                                                         ; 1832 (1)            ; 1802 (14)                 ; 2420176           ; 0          ; 226  ; 0            ; |DE1_SoC_CAMERA                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_CAMERA                                             ; work         ;
;    |CCD_Capture:u3|                                                                                                                     ; 62 (62)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|CCD_Capture:u3                                                                                                                                                                                                                                                                                                                             ; CCD_Capture                                                ; work         ;
;    |Frame_capture:iCap|                                                                                                                 ; 460 (209)           ; 264 (100)                 ; 2359296           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap                                                                                                                                                                                                                                                                                                                         ; Frame_capture                                              ; work         ;
;       |HalfFrame_FIFO:iFIFO|                                                                                                            ; 115 (0)             ; 106 (0)                   ; 2359296           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO                                                                                                                                                                                                                                                                                                    ; HalfFrame_FIFO                                             ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 115 (0)             ; 106 (0)                   ; 2359296           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                            ; dcfifo                                                     ; work         ;
;             |dcfifo_25l1:auto_generated|                                                                                                ; 115 (7)             ; 106 (55)                  ; 2359296           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated                                                                                                                                                                                                                                                 ; dcfifo_25l1                                                ; work         ;
;                |a_graycounter_ovb:wrptr_g1p|                                                                                            ; 26 (26)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_ovb:wrptr_g1p                                                                                                                                                                                                                     ; a_graycounter_ovb                                          ; work         ;
;                |a_graycounter_sh6:rdptr_g1p|                                                                                            ; 33 (33)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_sh6:rdptr_g1p                                                                                                                                                                                                                     ; a_graycounter_sh6                                          ; work         ;
;                |altsyncram_kla1:fifo_ram|                                                                                               ; 13 (3)              ; 9 (9)                     ; 2359296           ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|altsyncram_kla1:fifo_ram                                                                                                                                                                                                                        ; altsyncram_kla1                                            ; work         ;
;                   |decode_417:decode8|                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|altsyncram_kla1:fifo_ram|decode_417:decode8                                                                                                                                                                                                     ; decode_417                                                 ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                   ; mux_5r7                                                    ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                   ; mux_5r7                                                    ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                  ; mux_5r7                                                    ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                  ; mux_5r7                                                    ; work         ;
;       |spart:iSpart|                                                                                                                    ; 136 (136)           ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart                                                                                                                                                                                                                                                                                                            ; spart                                                      ; work         ;
;    |I2C_CCD_Config:u8|                                                                                                                  ; 191 (135)           ; 131 (93)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8                                                                                                                                                                                                                                                                                                                          ; I2C_CCD_Config                                             ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 56 (56)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                                                                                                                                                                                        ; I2C_Controller                                             ; work         ;
;    |RAW2RGB:u4|                                                                                                                         ; 61 (46)             ; 66 (55)                   ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4                                                                                                                                                                                                                                                                                                                                 ; RAW2RGB                                                    ; work         ;
;       |Line_Buffer1:u0|                                                                                                                 ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                                                                                                                                                                                                                                                                                                                 ; Line_Buffer1                                               ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                                                                                        ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                           ; altshift_taps                                              ; work         ;
;             |shift_taps_lv51:auto_generated|                                                                                            ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated                                                                                                                                                                                                                                            ; shift_taps_lv51                                            ; work         ;
;                |altsyncram_jug1:altsyncram2|                                                                                            ; 0 (0)               ; 0 (0)                     ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2                                                                                                                                                                                                                ; altsyncram_jug1                                            ; work         ;
;                |cntr_7of:cntr1|                                                                                                         ; 15 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1                                                                                                                                                                                                                             ; cntr_7of                                                   ; work         ;
;                   |cmpr_qac:cmpr4|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4                                                                                                                                                                                                              ; cmpr_qac                                                   ; work         ;
;    |Reset_Delay:u2|                                                                                                                     ; 49 (49)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Reset_Delay:u2                                                                                                                                                                                                                                                                                                                             ; Reset_Delay                                                ; work         ;
;    |SEG7_LUT_6:u5|                                                                                                                      ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5                                                                                                                                                                                                                                                                                                                              ; SEG7_LUT_6                                                 ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                                                   ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                                                   ; work         ;
;       |SEG7_LUT:u2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                                                   ; work         ;
;       |SEG7_LUT:u3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                                                   ; work         ;
;       |SEG7_LUT:u4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                                                   ; work         ;
;       |SEG7_LUT:u5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                  ; SEG7_LUT                                                   ; work         ;
;    |Sdram_Control:u7|                                                                                                                   ; 626 (213)           ; 713 (157)                 ; 28672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7                                                                                                                                                                                                                                                                                                                           ; Sdram_Control                                              ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                                                      ; 71 (0)              ; 112 (0)                   ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                                ; Sdram_RD_FIFO                                              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 71 (0)              ; 112 (0)                   ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                              ; dcfifo_mixed_widths                                        ; work         ;
;             |dcfifo_ahp1:auto_generated|                                                                                                ; 71 (13)             ; 112 (30)                  ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                                                                                                                                                   ; dcfifo_ahp1                                                ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                                   ; a_gray2bin_oab                                             ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                                   ; a_gray2bin_oab                                             ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_jdc                                          ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_nv6                                          ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                        ; alt_synch_pipe_apl                                         ; work         ;
;                   |dffpipe_re9:dffpipe5|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5                                                                                                                                                                   ; dffpipe_re9                                                ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                        ; alt_synch_pipe_bpl                                         ; work         ;
;                   |dffpipe_se9:dffpipe8|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8                                                                                                                                                                   ; dffpipe_se9                                                ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                          ; altsyncram_86d1                                            ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                          ; cmpr_906                                                   ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                           ; cmpr_906                                                   ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                ; dffpipe_oe9                                                ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                ; dffpipe_oe9                                                ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                                                                                                      ; 71 (0)              ; 112 (0)                   ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                                                ; Sdram_RD_FIFO                                              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 71 (0)              ; 112 (0)                   ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                              ; dcfifo_mixed_widths                                        ; work         ;
;             |dcfifo_ahp1:auto_generated|                                                                                                ; 71 (13)             ; 112 (30)                  ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                                                                                                                                                   ; dcfifo_ahp1                                                ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                                   ; a_gray2bin_oab                                             ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                                   ; a_gray2bin_oab                                             ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_jdc                                          ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_nv6                                          ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                        ; alt_synch_pipe_apl                                         ; work         ;
;                   |dffpipe_re9:dffpipe5|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5                                                                                                                                                                   ; dffpipe_re9                                                ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                        ; alt_synch_pipe_bpl                                         ; work         ;
;                   |dffpipe_se9:dffpipe8|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8                                                                                                                                                                   ; dffpipe_se9                                                ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                          ; altsyncram_86d1                                            ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                          ; cmpr_906                                                   ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                           ; cmpr_906                                                   ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                ; dffpipe_oe9                                                ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                ; dffpipe_oe9                                                ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                                                     ; 71 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                               ; Sdram_WR_FIFO                                              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 71 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                             ; dcfifo_mixed_widths                                        ; work         ;
;             |dcfifo_ngp1:auto_generated|                                                                                                ; 71 (13)             ; 112 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                                                                                                                                                  ; dcfifo_ngp1                                                ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                  ; a_gray2bin_oab                                             ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                  ; a_gray2bin_oab                                             ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                      ; a_graycounter_jdc                                          ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                      ; a_graycounter_nv6                                          ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                       ; alt_synch_pipe_8pl                                         ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                 ; dffpipe_pe9                                                ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                       ; alt_synch_pipe_9pl                                         ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                 ; dffpipe_qe9                                                ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                         ; altsyncram_86d1                                            ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                         ; cmpr_906                                                   ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                          ; cmpr_906                                                   ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                               ; dffpipe_oe9                                                ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                               ; dffpipe_oe9                                                ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                                                     ; 71 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                                               ; Sdram_WR_FIFO                                              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 71 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                             ; dcfifo_mixed_widths                                        ; work         ;
;             |dcfifo_ngp1:auto_generated|                                                                                                ; 71 (13)             ; 112 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                                                                                                                                                  ; dcfifo_ngp1                                                ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                  ; a_gray2bin_oab                                             ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                  ; a_gray2bin_oab                                             ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                      ; a_graycounter_jdc                                          ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                      ; a_graycounter_nv6                                          ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                       ; alt_synch_pipe_8pl                                         ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                 ; dffpipe_pe9                                                ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                       ; alt_synch_pipe_9pl                                         ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                 ; dffpipe_qe9                                                ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                         ; altsyncram_86d1                                            ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                         ; cmpr_906                                                   ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                          ; cmpr_906                                                   ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                               ; dffpipe_oe9                                                ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                               ; dffpipe_oe9                                                ; work         ;
;       |command:u_command|                                                                                                               ; 54 (54)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                                                                                                                                                                                         ; command                                                    ; work         ;
;       |control_interface:u_control_interface|                                                                                           ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                                                                                                                                     ; control_interface                                          ; work         ;
;    |VGA_Controller:u1|                                                                                                                  ; 44 (44)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                          ; VGA_Controller                                             ; work         ;
;    |sdram_pll:u6|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6                                                                                                                                                                                                                                                                                                                               ; sdram_pll                                                  ; sdram_pll    ;
;       |sdram_pll_0002:sdram_pll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst                                                                                                                                                                                                                                                                                                 ; sdram_pll_0002                                             ; sdram_pll    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                         ; altera_pll                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                             ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 206 (2)             ; 365 (3)                   ; 1536              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                              ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 204 (0)             ; 362 (0)                   ; 1536              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                         ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 204 (67)            ; 362 (136)                 ; 1536              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                        ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                                   ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                                 ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                                 ; work         ;
;                |altsyncram_a884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a884:auto_generated                                                                                                                                                 ; altsyncram_a884                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                               ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 63 (63)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                         ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 5 (2)               ; 16 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                            ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                               ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                          ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                               ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_sel                                   ; work         ;
;                   |sld_ela_trigger_flow_sel_7841:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_7841:auto_generated                                                                                       ; sld_ela_trigger_flow_sel_7841                              ; work         ;
;                      |sld_reserved_DE1_SoC_CAMERA_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_7841:auto_generated|sld_reserved_DE1_SoC_CAMERA_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                  ; sld_reserved_DE1_SoC_CAMERA_auto_signaltap_0_flow_mgr_c90c ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                                           ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (8)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                                ; work         ;
;                   |cntr_b7i:auto_generated|                                                                                             ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b7i:auto_generated                                                             ; cntr_b7i                                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                                ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                      ; cntr_3vi                                                   ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                                ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                            ; cntr_69i                                                   ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                                ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                                   ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                               ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                               ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|altsyncram_kla1:fifo_ram|ALTSYNCRAM                                                                        ; AUTO       ; Simple Dual Port ; 65536        ; 36           ; 65536        ; 36           ; 2359296 ; None ;
; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2|ALTSYNCRAM                                                                ; M10K block ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672   ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                          ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                          ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                         ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                         ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a884:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 512          ; 3            ; 512          ; 3            ; 1536    ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                           ; IP Include File               ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                       ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                   ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                         ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                       ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                         ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_7841:auto_generated|sld_reserved_DE1_SoC_CAMERA_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                               ;
; Altera ; FIFO                       ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Frame_capture:iCap|HalfFrame_FIFO:iFIFO                                                                                                                                                                                                                                                                                   ; HalfFrame_FIFO.v              ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                                                                                                                                                                                                                                                                                                ; v/Line_Buffer1.v              ;
; Altera ; altera_pll                 ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|sdram_pll:u6                                                                                                                                                                                                                                                                                                              ; v/sdram_pll.v                 ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                               ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                               ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                              ; Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                              ; Sdram_Control/Sdram_WR_FIFO.v ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|Frame_capture:iCap|state                                                                                                                                                                                                                   ;
+----------------------+---------------------+---------------------+---------------------+--------------------+-------------------+----------------------+----------------------+----------------------+---------------------+--------------------+------------+-------------+
; Name                 ; state.PREREAD_39_32 ; state.PREREAD_31_24 ; state.PREREAD_23_16 ; state.PREREAD_15_8 ; state.PREREAD_7_0 ; state.TRANSMIT_39_32 ; state.TRANSMIT_31_24 ; state.TRANSMIT_23_16 ; state.TRANSMIT_15_8 ; state.TRANSMIT_7_0 ; state.IDLE ; state.RESET ;
+----------------------+---------------------+---------------------+---------------------+--------------------+-------------------+----------------------+----------------------+----------------------+---------------------+--------------------+------------+-------------+
; state.RESET          ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                   ; 0                  ; 0          ; 0           ;
; state.IDLE           ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                   ; 0                  ; 1          ; 1           ;
; state.TRANSMIT_7_0   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                   ; 1                  ; 0          ; 1           ;
; state.TRANSMIT_15_8  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                    ; 0                    ; 0                    ; 1                   ; 0                  ; 0          ; 1           ;
; state.TRANSMIT_23_16 ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                    ; 0                    ; 1                    ; 0                   ; 0                  ; 0          ; 1           ;
; state.TRANSMIT_31_24 ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                    ; 1                    ; 0                    ; 0                   ; 0                  ; 0          ; 1           ;
; state.TRANSMIT_39_32 ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                    ; 0                    ; 0                    ; 0                   ; 0                  ; 0          ; 1           ;
; state.PREREAD_7_0    ; 0                   ; 0                   ; 0                   ; 0                  ; 1                 ; 0                    ; 0                    ; 0                    ; 0                   ; 0                  ; 0          ; 1           ;
; state.PREREAD_15_8   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                   ; 0                  ; 0          ; 1           ;
; state.PREREAD_23_16  ; 0                   ; 0                   ; 1                   ; 0                  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                   ; 0                  ; 0          ; 1           ;
; state.PREREAD_31_24  ; 0                   ; 1                   ; 0                   ; 0                  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                   ; 0                  ; 0          ; 1           ;
; state.PREREAD_39_32  ; 1                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                   ; 0                  ; 0          ; 1           ;
+----------------------+---------------------+---------------------+---------------------+--------------------+-------------------+----------------------+----------------------+----------------------+---------------------+--------------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|state      ;
+----------------+---------------+----------------+------------+-------------+
; Name           ; state.RECEIVE ; state.TRANSMIT ; state.IDLE ; state.RESET ;
+----------------+---------------+----------------+------------+-------------+
; state.RESET    ; 0             ; 0              ; 0          ; 0           ;
; state.IDLE     ; 0             ; 0              ; 1          ; 1           ;
; state.TRANSMIT ; 0             ; 1              ; 0          ; 1           ;
; state.RECEIVE  ; 1             ; 0              ; 0          ; 1           ;
+----------------+---------------+----------------+------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 160                                                                                                                                            ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; Frame_capture:iCap|spart:iSpart|capture             ; Frame_capture:iCap|spart:iSpart|Selector15 ; yes                    ;
; Frame_capture:iCap|spart:iSpart|divisor[1]          ; Frame_capture:iCap|spart:iSpart|Selector0  ; yes                    ;
; Frame_capture:iCap|spart:iSpart|divisor[4]          ; Frame_capture:iCap|spart:iSpart|Selector0  ; yes                    ;
; Frame_capture:iCap|spart:iSpart|divisor[8]          ; Frame_capture:iCap|spart:iSpart|Selector16 ; yes                    ;
; Frame_capture:iCap|spart:iSpart|divisor[9]          ; Frame_capture:iCap|spart:iSpart|Selector16 ; yes                    ;
; Frame_capture:iCap|spart:iSpart|divisor[12]         ; Frame_capture:iCap|spart:iSpart|Selector16 ; yes                    ;
; Frame_capture:iCap|next_data[0]                     ; Frame_capture:iCap|WideOr8                 ; yes                    ;
; Frame_capture:iCap|spart:iSpart|tbr                 ; Frame_capture:iCap|spart:iSpart|Selector4  ; yes                    ;
; Frame_capture:iCap|spart:iSpart|divisor[0]          ; Frame_capture:iCap|spart:iSpart|Selector0  ; yes                    ;
; Frame_capture:iCap|next_data[1]                     ; Frame_capture:iCap|WideOr8                 ; yes                    ;
; Frame_capture:iCap|next_data[4]                     ; Frame_capture:iCap|WideOr8                 ; yes                    ;
; Frame_capture:iCap|next_data[2]                     ; Frame_capture:iCap|WideOr8                 ; yes                    ;
; Frame_capture:iCap|next_data[3]                     ; Frame_capture:iCap|WideOr8                 ; yes                    ;
; Frame_capture:iCap|next_data[5]                     ; Frame_capture:iCap|WideOr8                 ; yes                    ;
; Frame_capture:iCap|next_data[6]                     ; Frame_capture:iCap|WideOr8                 ; yes                    ;
; Frame_capture:iCap|next_data[7]                     ; Frame_capture:iCap|WideOr8                 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                            ;                        ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; VGA_Controller:u1|oVGA_SYNC                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mDATAOUT[0,1,15]                                                                                                                         ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                       ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                                ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                            ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                                ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                 ;
; Sdram_Control:u7|rWR1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rWR1_ADDR[3]                                   ;
; Sdram_Control:u7|rWR2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rWR2_ADDR[3]                                   ;
; Sdram_Control:u7|rRD1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rRD1_ADDR[3]                                   ;
; Sdram_Control:u7|rRD2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u7|rRD2_ADDR[3]                                   ;
; Sdram_Control:u7|mLENGTH[0..3,5]                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[7]                                     ;
; Sdram_Control:u7|mLENGTH[4]                                                                                                                               ; Merged with Sdram_Control:u7|mLENGTH[6]                                     ;
; Frame_capture:iCap|empty_fifo                                                                                                                             ; Merged with Frame_capture:iCap|fill_fifo                                    ;
; Sdram_Control:u7|mADDR[0..2]                                                                                                                              ; Merged with Sdram_Control:u7|mADDR[3]                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..2]                                                                                        ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[3] ;
; I2C_CCD_Config:u8|senosr_exposure[1,2]                                                                                                                    ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                            ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mLENGTH[7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mADDR[3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Frame_capture:iCap|spart:iSpart|rda                                                                                                                       ; Lost fanout                                                                 ;
; Frame_capture:iCap|spart:iSpart|state.RECEIVE                                                                                                             ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                             ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                            ; Lost fanout                                                                 ;
; Frame_capture:iCap|state~4                                                                                                                                ; Lost fanout                                                                 ;
; Frame_capture:iCap|state~5                                                                                                                                ; Lost fanout                                                                 ;
; Frame_capture:iCap|state~6                                                                                                                                ; Lost fanout                                                                 ;
; Frame_capture:iCap|state~7                                                                                                                                ; Lost fanout                                                                 ;
; Frame_capture:iCap|spart:iSpart|state~2                                                                                                                   ; Lost fanout                                                                 ;
; Frame_capture:iCap|spart:iSpart|state~3                                                                                                                   ; Lost fanout                                                                 ;
; Frame_capture:iCap|spart:iSpart|state~4                                                                                                                   ; Lost fanout                                                                 ;
; CCD_Capture:u3|Frame_Cont[24..31]                                                                                                                         ; Lost fanout                                                                 ;
; CCD_Capture:u3|Y_Cont[10..15]                                                                                                                             ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; Total Number of Removed Registers = 96                                                                                                                    ;                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------------+
; CCD_Capture:u3|Y_Cont[15]       ; Lost Fanouts              ; CCD_Capture:u3|Y_Cont[14], CCD_Capture:u3|Y_Cont[13], CCD_Capture:u3|Y_Cont[12], ;
;                                 ;                           ; CCD_Capture:u3|Y_Cont[11], CCD_Capture:u3|Y_Cont[10]                             ;
; Sdram_Control:u7|rWR1_ADDR[3]   ; Stuck at GND              ; Sdram_Control:u7|mADDR[3],                                                       ;
;                                 ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                  ;
; I2C_CCD_Config:u8|mI2C_DATA[31] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[30] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[29] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[28] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[27] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[26] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[25] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
; I2C_CCD_Config:u8|mI2C_DATA[24] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                       ;
;                                 ; due to stuck port data_in ;                                                                                  ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1802  ;
; Number of registers using Synchronous Clear  ; 393   ;
; Number of registers using Synchronous Load   ; 135   ;
; Number of registers using Asynchronous Clear ; 1242  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 819   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                                        ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                               ; 16      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                               ; 14      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                               ; 23      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                               ; 19      ;
; Frame_capture:iCap|fill_fifo                                                                                                                                                                                                                                                                                                    ; 17      ;
; Frame_capture:iCap|spart:iSpart|txd                                                                                                                                                                                                                                                                                             ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                               ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                               ; 21      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                 ; 10      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                 ; 10      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                                                                                                                                                                                         ; 5       ;
; Frame_capture:iCap|spart:iSpart|baud_counter[2]                                                                                                                                                                                                                                                                                 ; 3       ;
; Frame_capture:iCap|spart:iSpart|baud_counter[10]                                                                                                                                                                                                                                                                                ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                                         ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                 ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                    ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                 ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                    ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                ; 8       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                                                                                                                                                                                  ; 4       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                                                                                                                                                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                    ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                    ; 5       ;
; Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                ; 5       ;
; Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                   ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                   ; 5       ;
; Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_sh6:rdptr_g1p|counter1a0                                                                                                                                                                                               ; 10      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                   ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                   ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                                                                                                                                                            ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                                                                                                                                                           ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                                                                                                                                                            ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                                                                                                                                                            ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                                                                                                                                                            ; 3       ;
; Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_sh6:rdptr_g1p|parity2                                                                                                                                                                                                  ; 5       ;
; Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_ovb:wrptr_g1p|counter4a0                                                                                                                                                                                               ; 7       ;
; Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_ovb:wrptr_g1p|parity5                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|Y_Cont[13]                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_counter[2]             ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Frame_capture:iCap|delay_counter[5]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|BA[0]                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[9] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Frame_capture:iCap|word_index[2]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|command_delay[1]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|receive_data[7]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|receive_counter[0]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|senosr_exposure[5]                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|X_Cont[4]                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[2]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[7]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|rp_done                      ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|mADDR[10]                                      ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u4|mCCD_B[8]                                            ;
; 64:1               ; 4 bits    ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[3]                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|CMD[1]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|WR_MASK[0]                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|RD_MASK[0]                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|ST[1]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_data[6]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|senosr_exposure[10]                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u4|Add0                                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|Frame_capture:iCap|databus[3]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|Frame_capture:iCap|databus[0]                                   ;
; 33:1               ; 4 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|Frame_capture:iCap|Selector13                                   ;
; 40:1               ; 4 bits    ; 104 LEs       ; 108 LEs              ; -4 LEs                 ; No         ; |DE1_SoC_CAMERA|Frame_capture:iCap|Selector14                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------+
; Assignment                      ; Value ; From ; To                                    ;
+---------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                     ;
+---------------------------------+-------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                         ;
+---------------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                    ;
+---------------------------------------+-------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_sh6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_ovb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|altsyncram_kla1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_5r7:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                    ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                     ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_5r7:rs_dgwp|dffpipe_g09:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_mv7:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                    ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                     ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH               ; 36          ; Signed Integer                                                       ;
; LPM_NUMWORDS            ; 65536       ; Signed Integer                                                       ;
; LPM_WIDTHU              ; 16          ; Signed Integer                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                              ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                       ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                              ;
; CBXI_PARAMETER          ; dcfifo_25l1 ; Untyped                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                       ;
+----------------+-----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                             ;
; WIDTH          ; 12              ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_lv51 ; Untyped                                                                    ;
+----------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 4                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                          ;
; phase_shift1                         ; 7500 ps                ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 25.000000 MHz          ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                              ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                           ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                           ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                    ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                           ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_ngp1 ; Untyped                                                                           ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                              ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                           ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                           ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                    ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                           ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_ngp1 ; Untyped                                                                           ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                             ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                          ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_ahp1 ; Untyped                                                                          ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                             ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                          ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_ahp1 ; Untyped                                                                          ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                               ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                              ; String         ;
; sld_node_info                                   ; 805334528                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                          ; Signed Integer ;
; sld_data_bits                                   ; 2                                                          ; Untyped        ;
; sld_trigger_bits                                ; 1                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                          ; Untyped        ;
; sld_sample_depth                                ; 512                                                        ; Untyped        ;
; sld_segment_size                                ; 512                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                       ; Untyped        ;
; sld_state_bits                                  ; 2                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                       ; String         ;
; sld_inversion_mask_length                       ; 17                                                         ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000                                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                          ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_DE1_SoC_CAMERA_auto_signaltap_0_flow_mgr_c90c ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                          ; Untyped        ;
; sld_current_resource_width                      ; 0                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                                          ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                          ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                 ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                      ;
;     -- LPM_WIDTH           ; 36                                                              ;
;     -- LPM_NUMWORDS        ; 65536                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                             ;
;     -- USE_EAB             ; ON                                                              ;
+----------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                           ;
+----------------------------+------------------------------------------------------------------+
; Name                       ; Value                                                            ;
+----------------------------+------------------------------------------------------------------+
; Number of entity instances ; 1                                                                ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                ;
;     -- TAP_DISTANCE        ; 1280                                                             ;
;     -- WIDTH               ; 12                                                               ;
+----------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; rst  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Frame_capture:iCap|spart:iSpart"                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; iocs    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rda     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; databus ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Frame_capture:iCap"       ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                                    ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oFrame_Cont[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 2                ; 512          ; 1        ; input port             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1347                        ;
;     CLR               ; 525                         ;
;     CLR SCLR          ; 145                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 105                         ;
;     ENA CLR           ; 294                         ;
;     ENA CLR SCLR      ; 131                         ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 18                          ;
;     SLD               ; 4                           ;
;     plain             ; 111                         ;
; arriav_io_obuf        ; 62                          ;
; arriav_lcell_comb     ; 1543                        ;
;     arith             ; 384                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 353                         ;
;         2 data inputs ; 16                          ;
;         5 data inputs ; 12                          ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 1115                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 157                         ;
;         4 data inputs ; 261                         ;
;         5 data inputs ; 157                         ;
;         6 data inputs ; 376                         ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 228                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 368                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                           ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                             ; Details ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------+---------+
; D5M_PIXLCLK                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_PIXLCLK                                   ; N/A     ;
; Frame_capture:iCap|empty_fifo ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frame_capture:iCap|fill_fifo                  ; N/A     ;
; Frame_capture:iCap|empty_fifo ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frame_capture:iCap|fill_fifo                  ; N/A     ;
; Frame_capture:iCap|txd        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frame_capture:iCap|spart:iSpart|txd~_wirecell ; N/A     ;
; Frame_capture:iCap|txd        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frame_capture:iCap|spart:iSpart|txd~_wirecell ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A     ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Mar 31 18:06:44 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA
Warning (125092): Tcl Script File ROM_1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROM_1.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/frame_fifo2.v
    Info (12023): Found entity 1: Frame_FIFO2 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_FIFO2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/frame_capture.sv
    Info (12023): Found entity 1: Frame_capture File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/spart.sv
    Info (12023): Found entity 1: spart File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file v/lab1_spart.v
    Info (12023): Found entity 1: lab1_spart File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/lab1_spart.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/driver.sv
    Info (12023): Found entity 1: driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/driver.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/VGA_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/SEG7_LUT.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Reset_Delay.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/RAW2RGB.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_CCD_Config.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/CCD_Capture.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/SEG7_LUT_6.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/sdram_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: sdram_pll_0002 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/sdram_pll/sdram_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Line_Buffer1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file frame_fifo.v
    Info (12023): Found entity 1: Frame_FIFO File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Frame_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file halfframe_fifo.v
    Info (12023): Found entity 1: HalfFrame_FIFO File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/HalfFrame_FIFO.v Line: 40
Warning (12125): Using design file de1_soc_camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SoC_CAMERA File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_camera.v(270): created implicit net for "VGA_CTRL_CLK" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 270
Info (12127): Elaborating entity "DE1_SoC_CAMERA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(272): truncated value with size 16 to match size of target (10) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 272
Warning (10034): Output port "ADC_DIN" at de1_soc_camera.v(41) has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 41
Warning (10034): Output port "ADC_SCLK" at de1_soc_camera.v(43) has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 43
Warning (10034): Output port "AUD_DACDAT" at de1_soc_camera.v(49) has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 49
Warning (10034): Output port "AUD_XCK" at de1_soc_camera.v(51) has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 51
Warning (10034): Output port "FAN_CTRL" at de1_soc_camera.v(79) has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at de1_soc_camera.v(82) has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 82
Warning (10034): Output port "IRDA_TXD" at de1_soc_camera.v(164) has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 164
Warning (10034): Output port "TD_RESET_N" at de1_soc_camera.v(185) has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 185
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 299
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 314
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(164): object "ifval_fedge" assigned a value but never read File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/CCD_Capture.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(165): object "y_cnt_d" assigned a value but never read File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/CCD_Capture.v Line: 165
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/CCD_Capture.v Line: 125
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/CCD_Capture.v Line: 129
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/CCD_Capture.v Line: 185
Info (12128): Elaborating entity "Frame_capture" for hierarchy "Frame_capture:iCap" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 332
Warning (10230): Verilog HDL assignment warning at Frame_capture.sv(126): truncated value with size 32 to match size of target (20) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 126
Warning (10230): Verilog HDL assignment warning at Frame_capture.sv(152): truncated value with size 32 to match size of target (25) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 152
Warning (10240): Verilog HDL Always Construct warning at Frame_capture.sv(177): inferring latch(es) for variable "config_data_low", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Warning (10240): Verilog HDL Always Construct warning at Frame_capture.sv(177): inferring latch(es) for variable "config_data_high", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Warning (10240): Verilog HDL Always Construct warning at Frame_capture.sv(177): inferring latch(es) for variable "next_data", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "next_data[0]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "next_data[1]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "next_data[2]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "next_data[3]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "next_data[4]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "next_data[5]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "next_data[6]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "next_data[7]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_high[0]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_high[1]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_high[2]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_high[3]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_high[4]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_high[5]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_high[6]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_high[7]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_low[0]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_low[1]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_low[2]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_low[3]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_low[4]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_low[5]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_low[6]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (10041): Inferred latch for "config_data_low[7]" at Frame_capture.sv(177) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
Info (12128): Elaborating entity "HalfFrame_FIFO" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 61
Info (12128): Elaborating entity "dcfifo" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/HalfFrame_FIFO.v Line: 76
Info (12130): Elaborated megafunction instantiation "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/HalfFrame_FIFO.v Line: 76
Info (12133): Instantiated megafunction "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component" with the following parameter: File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/HalfFrame_FIFO.v Line: 76
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "65536"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "36"
    Info (12134): Parameter "lpm_widthu" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_25l1.tdf
    Info (12023): Found entity 1: dcfifo_25l1 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_25l1" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf
    Info (12023): Found entity 1: a_graycounter_sh6 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_graycounter_sh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_sh6" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_sh6:rdptr_g1p" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf
    Info (12023): Found entity 1: a_graycounter_ovb File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_graycounter_ovb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ovb" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|a_graycounter_ovb:wrptr_g1p" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kla1.tdf
    Info (12023): Found entity 1: altsyncram_kla1 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_kla1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_kla1" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|altsyncram_kla1:fifo_ram" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_417.tdf
    Info (12023): Found entity 1: decode_417 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/decode_417.tdf Line: 23
Info (12128): Elaborating entity "decode_417" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|altsyncram_kla1:fifo_ram|decode_417:decode8" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_kla1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5t7.tdf
    Info (12023): Found entity 1: mux_5t7 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/mux_5t7.tdf Line: 23
Info (12128): Elaborating entity "mux_5t7" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|altsyncram_kla1:fifo_ram|mux_5t7:mux9" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_kla1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5r7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_5r7 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_5r7.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_5r7" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_5r7:rs_dgwp" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf
    Info (12023): Found entity 1: dffpipe_g09 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_g09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_g09" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_5r7:rs_dgwp|dffpipe_g09:dffpipe10" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_5r7.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_mv7 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_mv7.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_mv7" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|alt_synch_pipe_mv7:ws_dgrp" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|cmpr_1v5:rdempty_eq_comp1_lsb" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf
    Info (12023): Found entity 1: cmpr_0v5 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_0v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_0v5" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|cmpr_0v5:rdempty_eq_comp1_msb" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "Frame_capture:iCap|HalfFrame_FIFO:iFIFO|dcfifo:dcfifo_component|dcfifo_25l1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_25l1.tdf Line: 81
Info (12128): Elaborating entity "spart" for hierarchy "Frame_capture:iCap|spart:iSpart" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 74
Warning (10230): Verilog HDL assignment warning at spart.sv(63): truncated value with size 32 to match size of target (16) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 63
Warning (10230): Verilog HDL assignment warning at spart.sv(71): truncated value with size 32 to match size of target (16) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 71
Warning (10230): Verilog HDL assignment warning at spart.sv(87): truncated value with size 10 to match size of target (9) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 87
Warning (10230): Verilog HDL assignment warning at spart.sv(97): truncated value with size 32 to match size of target (4) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 97
Warning (10230): Verilog HDL assignment warning at spart.sv(124): truncated value with size 32 to match size of target (4) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 124
Warning (10230): Verilog HDL assignment warning at spart.sv(132): truncated value with size 32 to match size of target (4) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 132
Warning (10230): Verilog HDL assignment warning at spart.sv(147): truncated value with size 32 to match size of target (4) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 147
Warning (10240): Verilog HDL Always Construct warning at spart.sv(163): inferring latch(es) for variable "tbr", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Warning (10240): Verilog HDL Always Construct warning at spart.sv(163): inferring latch(es) for variable "divisor", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Warning (10240): Verilog HDL Always Construct warning at spart.sv(163): inferring latch(es) for variable "capture", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Warning (10240): Verilog HDL Always Construct warning at spart.sv(163): inferring latch(es) for variable "status", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "status[0]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "status[1]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "status[2]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "status[3]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "status[4]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "status[5]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "status[6]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "status[7]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "capture" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[0]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[1]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[2]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[3]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[4]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[5]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[6]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[7]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[8]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[9]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[10]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[11]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[12]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[13]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[14]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "divisor[15]" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (10041): Inferred latch for "tbr" at spart.sv(163) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 346
Info (12128): Elaborating entity "Line_Buffer1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/RAW2RGB.v Line: 83
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Line_Buffer1.v Line: 79
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Line_Buffer1.v Line: 79
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Line_Buffer1.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf
    Info (12023): Found entity 1: shift_taps_lv51 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/shift_taps_lv51.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_lv51" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf
    Info (12023): Found entity 1: altsyncram_jug1 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_jug1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jug1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/shift_taps_lv51.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf
    Info (12023): Found entity 1: cntr_7of File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_7of.tdf Line: 28
Info (12128): Elaborating entity "cntr_7of" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/shift_taps_lv51.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_qac.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qac" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_7of.tdf Line: 36
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:u5" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 354
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:u5|SEG7_LUT:u0" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/SEG7_LUT_6.v Line: 47
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 364
Info (12128): Elaborating entity "sdram_pll_0002" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/sdram_pll.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (12133): Instantiated megafunction "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/sdram_pll/sdram_pll_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 419
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 385
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 423
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_WR_FIFO.v Line: 83
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_WR_FIFO.v Line: 83
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_WR_FIFO.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf
    Info (12023): Found entity 1: dcfifo_ngp1 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ngp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_gray2bin_oab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf
    Info (12023): Found entity 1: altsyncram_86d1 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_86d1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ngp1.tdf Line: 71
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v Line: 83
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v Line: 83
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf
    Info (12023): Found entity 1: dcfifo_ahp1 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ahp1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ahp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ahp1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dcfifo_ahp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 432
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_CCD_Config.v Line: 126
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_CCD_Config.v Line: 127
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_CCD_Config.v Line: 149
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_CCD_Config.v Line: 154
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_CCD_Config.v Line: 179
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_CCD_Config.v Line: 229
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_CCD_Config.v Line: 196
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/I2C_Controller.v Line: 83
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 452
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(121): truncated value with size 32 to match size of target (10) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/VGA_Controller.v Line: 121
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(124): truncated value with size 32 to match size of target (10) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/VGA_Controller.v Line: 124
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/VGA_Controller.v Line: 127
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(184): truncated value with size 32 to match size of target (13) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/VGA_Controller.v Line: 184
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(210): truncated value with size 32 to match size of target (13) File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/VGA_Controller.v Line: 210
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_7841.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_7841 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/sld_ela_trigger_flow_sel_7841.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de1_soc_camera_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_DE1_SoC_CAMERA_auto_signaltap_0_flow_mgr_c90c File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/sld_reserved_de1_soc_camera_auto_signaltap_0_flow_mgr_c90c.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a884.tdf
    Info (12023): Found entity 1: altsyncram_a884 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_a884.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/mux_ilc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf
    Info (12023): Found entity 1: cntr_b7i File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_b7i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_a9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_3vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.03.31.18:07:49 Progress: Loading sld057baccd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[0]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[1]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[10]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf Line: 362
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[11]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf Line: 394
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[15]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf Line: 522
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[0]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[1]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[15]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/db/altsyncram_86d1.tdf Line: 522
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "Frame_capture:iCap|databus[7]" into a selector File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13048): Converted tri-state node "Frame_capture:iCap|databus[6]" into a selector File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13048): Converted tri-state node "Frame_capture:iCap|databus[5]" into a selector File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13048): Converted tri-state node "Frame_capture:iCap|databus[4]" into a selector File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13048): Converted tri-state node "Frame_capture:iCap|databus[3]" into a selector File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13048): Converted tri-state node "Frame_capture:iCap|databus[2]" into a selector File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13048): Converted tri-state node "Frame_capture:iCap|databus[1]" into a selector File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13048): Converted tri-state node "Frame_capture:iCap|databus[0]" into a selector File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Warning (14025): LATCH primitive "Frame_capture:iCap|spart:iSpart|status[0]" is permanently disabled File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Warning (14025): LATCH primitive "Frame_capture:iCap|spart:iSpart|status[1]" is permanently disabled File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver. File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 40
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 48
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 50
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 83
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 173
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 174
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 175
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 176
Warning (13012): Latch Frame_capture:iCap|spart:iSpart|capture has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|spart:iSpart|state.TRANSMIT File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 37
Warning (13012): Latch Frame_capture:iCap|spart:iSpart|divisor[1] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.RESET File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|spart:iSpart|divisor[4] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|rst_done File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 47
Warning (13012): Latch Frame_capture:iCap|spart:iSpart|divisor[8] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.RESET File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|spart:iSpart|divisor[9] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.RESET File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|spart:iSpart|divisor[12] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|rst_done File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 47
Warning (13012): Latch Frame_capture:iCap|next_data[0] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.TRANSMIT_39_32 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|spart:iSpart|tbr has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|spart:iSpart|state.IDLE File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 37
Warning (13012): Latch Frame_capture:iCap|spart:iSpart|divisor[0] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 163
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.RESET File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|next_data[1] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.TRANSMIT_39_32 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|next_data[4] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.TRANSMIT_39_32 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|next_data[2] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.TRANSMIT_39_32 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|next_data[3] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.TRANSMIT_39_32 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|next_data[5] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.TRANSMIT_39_32 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|next_data[6] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.TRANSMIT_39_32 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Warning (13012): Latch Frame_capture:iCap|next_data[7] has unsafe behavior File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 177
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap|state.TRANSMIT_39_32 File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/Frame_capture.sv Line: 46
Info (13000): Registers with preset signals will power-up high File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 59
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|transmit_data[1]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|transmit_data[1]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|transmit_data[1]~1" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 90
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|baud_counter[12]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|baud_counter[12]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|baud_counter[12]~1" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 59
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|baud_counter[9]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|baud_counter[9]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|baud_counter[9]~5" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 59
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|baud_counter[8]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|baud_counter[8]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|baud_counter[8]~9" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 59
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|baud_counter[4]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|baud_counter[4]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|baud_counter[4]~13" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 59
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|baud_counter[1]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|baud_counter[1]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|baud_counter[1]~17" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 59
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|baud_counter[0]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|baud_counter[0]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|baud_counter[0]~21" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 59
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|transmit_data[2]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|transmit_data[2]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|transmit_data[2]~5" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 90
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|transmit_data[3]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|transmit_data[3]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|transmit_data[3]~9" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 90
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|transmit_data[4]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|transmit_data[4]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|transmit_data[4]~13" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 90
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|transmit_data[5]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|transmit_data[5]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|transmit_data[5]~17" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 90
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|transmit_data[6]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|transmit_data[6]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|transmit_data[6]~21" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 90
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|transmit_data[7]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|transmit_data[7]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|transmit_data[7]~25" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 90
    Warning (13310): Register "Frame_capture:iCap|spart:iSpart|transmit_data[8]" is converted into an equivalent circuit using register "Frame_capture:iCap|spart:iSpart|transmit_data[8]~_emulated" and latch "Frame_capture:iCap|spart:iSpart|transmit_data[8]~29" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/v/spart.sv Line: 90
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[3]~synth" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 86
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 41
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 43
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 49
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 66
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 82
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 164
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 185
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 209
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 221
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/DE1_SoC_CAMERA.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 42
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 46
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 57
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 60
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 163
    Warning (15610): No output dependent on input pin "SW[1]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 179
    Warning (15610): No output dependent on input pin "SW[2]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 179
    Warning (15610): No output dependent on input pin "SW[3]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 179
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 179
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 179
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 179
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 179
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 179
    Warning (15610): No output dependent on input pin "TD_CLK27" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 182
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 183
    Warning (15610): No output dependent on input pin "TD_HS" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 184
    Warning (15610): No output dependent on input pin "TD_VS" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 186
    Warning (15610): No output dependent on input pin "D5M_STROBE" File: I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/de1_soc_camera.v Line: 220
Info (21057): Implemented 3295 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 117 output pins
    Info (21060): Implemented 62 bidirectional pins
    Info (21061): Implemented 2689 logic cells
    Info (21064): Implemented 371 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 225 warnings
    Info: Peak virtual memory: 5048 megabytes
    Info: Processing ended: Mon Mar 31 18:08:08 2025
    Info: Elapsed time: 00:01:24
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ECE554/FinalProject/ECE554-Capstone-Project/ECE554-Capstone-Project/Sam_camera/Camera_sample_proj/DE1_SoC_CAMERA.map.smsg.


