// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.326000,HLS_SYN_LAT=11,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=55,HLS_SYN_FF=7218,HLS_SYN_LUT=27807,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [159:0] x_V;
output  [9:0] y_0_V;
output   y_0_V_ap_vld;
output  [9:0] y_1_V;
output   y_1_V_ap_vld;
output  [9:0] y_2_V;
output   y_2_V_ap_vld;
output  [9:0] y_3_V;
output   y_3_V_ap_vld;
output  [9:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_11001;
reg   [159:0] x_V_preg;
reg   [159:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [9:0] p_Val2_s_fu_330_p4;
reg   [9:0] p_Val2_s_reg_1415;
reg  signed [9:0] p_Val2_s_reg_1415_pp0_iter1_reg;
reg  signed [9:0] p_Val2_s_reg_1415_pp0_iter2_reg;
reg  signed [9:0] p_Val2_s_reg_1415_pp0_iter3_reg;
reg  signed [9:0] p_Val2_s_reg_1415_pp0_iter4_reg;
reg  signed [9:0] p_Val2_s_reg_1415_pp0_iter5_reg;
reg  signed [9:0] p_Val2_s_reg_1415_pp0_iter6_reg;
reg  signed [9:0] p_Val2_s_reg_1415_pp0_iter7_reg;
reg  signed [9:0] p_Val2_s_reg_1415_pp0_iter8_reg;
wire  signed [9:0] p_Val2_14_fu_340_p4;
reg  signed [9:0] p_Val2_14_reg_1423;
reg  signed [9:0] p_Val2_14_reg_1423_pp0_iter1_reg;
wire  signed [9:0] p_Val2_1_fu_372_p4;
reg   [9:0] p_Val2_1_reg_1430;
reg  signed [9:0] p_Val2_1_reg_1430_pp0_iter1_reg;
reg  signed [9:0] p_Val2_1_reg_1430_pp0_iter2_reg;
reg  signed [9:0] p_Val2_1_reg_1430_pp0_iter3_reg;
reg  signed [9:0] p_Val2_1_reg_1430_pp0_iter4_reg;
reg  signed [9:0] p_Val2_1_reg_1430_pp0_iter5_reg;
reg  signed [9:0] p_Val2_1_reg_1430_pp0_iter6_reg;
reg  signed [9:0] p_Val2_1_reg_1430_pp0_iter7_reg;
reg  signed [9:0] p_Val2_1_reg_1430_pp0_iter8_reg;
reg  signed [9:0] p_Val2_5_reg_1443;
reg  signed [9:0] p_Val2_5_reg_1443_pp0_iter1_reg;
reg  signed [9:0] p_Val2_5_reg_1443_pp0_iter2_reg;
reg  signed [9:0] p_Val2_5_reg_1443_pp0_iter3_reg;
reg  signed [9:0] p_Val2_5_reg_1443_pp0_iter4_reg;
reg  signed [9:0] p_Val2_5_reg_1443_pp0_iter5_reg;
reg  signed [9:0] p_Val2_5_reg_1443_pp0_iter6_reg;
reg  signed [9:0] p_Val2_5_reg_1443_pp0_iter7_reg;
reg  signed [9:0] p_Val2_5_reg_1443_pp0_iter8_reg;
wire  signed [9:0] p_Val2_6_fu_417_p4;
reg  signed [9:0] p_Val2_6_reg_1449;
reg  signed [9:0] p_Val2_6_reg_1449_pp0_iter1_reg;
reg  signed [9:0] p_Val2_6_reg_1449_pp0_iter2_reg;
reg  signed [9:0] p_Val2_6_reg_1449_pp0_iter3_reg;
reg  signed [9:0] p_Val2_6_reg_1449_pp0_iter4_reg;
reg  signed [9:0] p_Val2_6_reg_1449_pp0_iter5_reg;
reg  signed [9:0] p_Val2_6_reg_1449_pp0_iter6_reg;
reg  signed [9:0] p_Val2_6_reg_1449_pp0_iter7_reg;
reg  signed [9:0] p_Val2_6_reg_1449_pp0_iter8_reg;
reg   [9:0] trunc_ln708_2_reg_1457;
reg   [9:0] trunc_ln708_4_reg_1462;
reg   [9:0] trunc_ln708_7_reg_1472;
wire  signed [25:0] mul_ln1118_fu_1258_p2;
reg  signed [25:0] mul_ln1118_reg_1477;
wire  signed [17:0] grp_fu_1264_p3;
reg  signed [17:0] add_ln700_reg_1482;
wire  signed [25:0] mul_ln1118_4_fu_1272_p2;
reg  signed [25:0] mul_ln1118_4_reg_1497;
reg   [9:0] trunc_ln708_13_reg_1502;
reg   [9:0] trunc_ln708_1_reg_1507;
reg   [9:0] trunc_ln708_8_reg_1512;
reg   [9:0] trunc_ln708_s_reg_1517;
reg   [9:0] trunc_ln708_12_reg_1522;
wire   [5:0] grp_generic_sincos_10_6_s_fu_245_ap_return;
reg   [5:0] outsin_V_reg_1542;
wire   [5:0] grp_generic_sincos_10_6_s_fu_250_ap_return;
reg   [5:0] outsin_V_5_reg_1547;
reg   [5:0] outsin_V_5_reg_1547_pp0_iter8_reg;
reg   [5:0] outsin_V_5_reg_1547_pp0_iter9_reg;
wire   [5:0] grp_generic_sincos_10_6_s_fu_255_ap_return;
reg   [5:0] outsin_V_22_reg_1552;
reg   [5:0] outsin_V_22_reg_1552_pp0_iter8_reg;
wire   [5:0] grp_generic_sincos_10_6_s_fu_260_ap_return;
reg   [5:0] outsin_V_13_reg_1557;
reg   [5:0] outsin_V_13_reg_1557_pp0_iter8_reg;
wire  signed [19:0] grp_fu_1316_p3;
reg  signed [19:0] ret_V_1_reg_1562;
wire  signed [11:0] grp_fu_1324_p3;
reg  signed [11:0] ret_V_3_reg_1567;
wire   [5:0] grp_generic_sincos_10_6_s_fu_265_ap_return;
reg   [5:0] outsin_V_18_reg_1572;
reg   [5:0] outsin_V_18_reg_1572_pp0_iter9_reg;
wire   [5:0] grp_generic_sincos_10_6_s_fu_270_ap_return;
reg   [5:0] outsin_V_19_reg_1577;
wire   [5:0] grp_generic_sincos_10_6_s_fu_275_ap_return;
reg  signed [5:0] outsin_V_20_reg_1582;
wire   [5:0] grp_generic_sincos_10_6_s_fu_280_ap_return;
reg  signed [5:0] outsin_V_6_reg_1587;
reg  signed [5:0] outsin_V_6_reg_1587_pp0_iter9_reg;
reg  signed [5:0] outsin_V_6_reg_1587_pp0_iter10_reg;
wire   [5:0] grp_generic_sincos_10_6_s_fu_285_ap_return;
reg  signed [5:0] outsin_V_7_reg_1594;
wire   [5:0] grp_generic_sincos_10_6_s_fu_290_ap_return;
reg   [5:0] outsin_V_24_reg_1599;
wire  signed [29:0] mul_ln700_fu_1332_p2;
reg  signed [29:0] mul_ln700_reg_1604;
wire   [10:0] add_ln1192_fu_883_p2;
reg   [10:0] add_ln1192_reg_1609;
wire  signed [13:0] grp_fu_1338_p3;
reg  signed [13:0] r_V_3_reg_1614;
reg   [9:0] trunc_ln708_9_reg_1619;
reg   [9:0] trunc_ln708_9_reg_1619_pp0_iter10_reg;
wire   [8:0] add_ln1192_20_fu_1052_p2;
reg  signed [8:0] add_ln1192_20_reg_1624;
wire   [15:0] ret_V_20_fu_1099_p2;
reg  signed [15:0] ret_V_20_reg_1629;
wire  signed [11:0] grp_fu_1366_p3;
reg  signed [11:0] ret_V_22_reg_1634;
wire   [6:0] ret_V_43_fu_1136_p2;
reg   [6:0] ret_V_43_reg_1639;
reg   [9:0] trunc_ln708_3_reg_1644;
wire  signed [22:0] grp_fu_1374_p3;
reg  signed [22:0] r_V_4_reg_1649;
reg   [9:0] trunc_ln708_6_reg_1654;
wire  signed [19:0] r_V_19_fu_1391_p2;
reg  signed [19:0] r_V_19_reg_1659;
wire   [5:0] grp_generic_sincos_10_6_s_fu_325_ap_return;
reg  signed [5:0] outsin_V_16_reg_1664;
reg    ap_block_pp0_stage0_subdone;
wire   [9:0] grp_generic_sincos_10_6_s_fu_245_in_V;
reg    grp_generic_sincos_10_6_s_fu_245_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call27;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call27;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call27;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call27;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call27;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call27;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call27;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call27;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call27;
reg    ap_block_pp0_stage0_11001_ignoreCallOp24;
wire   [9:0] grp_generic_sincos_10_6_s_fu_250_in_V;
reg    grp_generic_sincos_10_6_s_fu_250_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call88;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call88;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call88;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call88;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call88;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call88;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call88;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call88;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call88;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call88;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call88;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call88;
reg    ap_block_pp0_stage0_11001_ignoreCallOp49;
wire   [9:0] grp_generic_sincos_10_6_s_fu_255_in_V;
reg    grp_generic_sincos_10_6_s_fu_255_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call193;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call193;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call193;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call193;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call193;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call193;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call193;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call193;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call193;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call193;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call193;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call193;
reg    ap_block_pp0_stage0_11001_ignoreCallOp79;
wire   [9:0] grp_generic_sincos_10_6_s_fu_260_in_V;
reg    grp_generic_sincos_10_6_s_fu_260_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call199;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call199;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call199;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call199;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call199;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call199;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call199;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call199;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call199;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call199;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call199;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call199;
reg    ap_block_pp0_stage0_11001_ignoreCallOp83;
reg    grp_generic_sincos_10_6_s_fu_265_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call62;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call62;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call62;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call62;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call62;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call62;
reg    ap_block_pp0_stage0_11001_ignoreCallOp101;
reg    grp_generic_sincos_10_6_s_fu_270_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call68;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call68;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call68;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call68;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call68;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call68;
reg    ap_block_pp0_stage0_11001_ignoreCallOp102;
reg    grp_generic_sincos_10_6_s_fu_275_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call78;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call78;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call78;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call78;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call78;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call78;
reg    ap_block_pp0_stage0_11001_ignoreCallOp103;
reg    grp_generic_sincos_10_6_s_fu_280_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call95;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call95;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call95;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call95;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call95;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call95;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call95;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call95;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call95;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call95;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call95;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call95;
reg    ap_block_pp0_stage0_11001_ignoreCallOp105;
reg    grp_generic_sincos_10_6_s_fu_285_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call110;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call110;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call110;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call110;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call110;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call110;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call110;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call110;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call110;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call110;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call110;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call110;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
reg    grp_generic_sincos_10_6_s_fu_290_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call216;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call216;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call216;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call216;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call216;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call216;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call216;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call216;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call216;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call216;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call216;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call216;
reg    ap_block_pp0_stage0_11001_ignoreCallOp116;
wire   [5:0] grp_generic_sincos_10_6_s_fu_295_ap_return;
reg    grp_generic_sincos_10_6_s_fu_295_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call43;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call43;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call43;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call43;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call43;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call43;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call43;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call43;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call43;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call43;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call43;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call43;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
wire   [5:0] grp_generic_sincos_10_6_s_fu_300_ap_return;
reg    grp_generic_sincos_10_6_s_fu_300_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call143;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call143;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call143;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call143;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call143;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call143;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call143;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call143;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call143;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call143;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call143;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call143;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
wire   [9:0] grp_generic_sincos_10_6_s_fu_305_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_305_ap_return;
reg    grp_generic_sincos_10_6_s_fu_305_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call151;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call151;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call151;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call151;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call151;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call151;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call151;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call151;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call151;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call151;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call151;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call151;
reg    ap_block_pp0_stage0_11001_ignoreCallOp127;
wire   [5:0] grp_generic_sincos_10_6_s_fu_310_ap_return;
reg    grp_generic_sincos_10_6_s_fu_310_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call163;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call163;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call163;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call163;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call163;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call163;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call163;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call163;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call163;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call163;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call163;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call163;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
wire   [9:0] grp_generic_sincos_10_6_s_fu_315_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_315_ap_return;
reg    grp_generic_sincos_10_6_s_fu_315_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call178;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call178;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call178;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call178;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call178;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call178;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call178;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call178;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call178;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call178;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call178;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call178;
reg    ap_block_pp0_stage0_11001_ignoreCallOp130;
wire   [5:0] grp_generic_sincos_10_6_s_fu_320_ap_return;
reg    grp_generic_sincos_10_6_s_fu_320_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call212;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call212;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call212;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call212;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call212;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call212;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call212;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call212;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call212;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call212;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call212;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call212;
reg    ap_block_pp0_stage0_11001_ignoreCallOp133;
wire   [9:0] grp_generic_sincos_10_6_s_fu_325_in_V;
reg    grp_generic_sincos_10_6_s_fu_325_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call226;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call226;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call226;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call226;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call226;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call226;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call226;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call226;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call226;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call226;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call226;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call226;
reg    ap_block_pp0_stage0_11001_ignoreCallOp152;
reg    ap_block_pp0_stage0_01001;
wire   [12:0] shl_ln_fu_354_p3;
wire  signed [13:0] sext_ln1118_3_fu_362_p1;
wire  signed [13:0] sext_ln1118_2_fu_350_p1;
wire  signed [13:0] lhs_V_1_fu_382_p3;
wire   [13:0] r_V_20_fu_366_p2;
wire   [13:0] ret_V_27_fu_390_p2;
wire  signed [11:0] shl_ln1118_2_fu_435_p3;
wire  signed [13:0] sext_ln1192_3_fu_443_p1;
wire   [13:0] lhs_V_3_fu_427_p3;
wire   [11:0] shl_ln1118_4_fu_461_p3;
wire   [13:0] shl_ln1118_3_fu_453_p3;
wire  signed [13:0] sext_ln1192_4_fu_469_p1;
wire   [13:0] sub_ln1192_fu_447_p2;
wire   [13:0] sub_ln1192_1_fu_473_p2;
wire   [13:0] add_ln1192_4_fu_479_p2;
wire   [13:0] ret_V_30_fu_485_p2;
wire  signed [9:0] mul_ln1192_7_fu_505_p0;
wire  signed [13:0] sext_ln1118_6_fu_501_p1;
wire  signed [9:0] mul_ln1192_7_fu_505_p1;
wire   [13:0] mul_ln1192_7_fu_505_p2;
wire   [13:0] add_ln1192_9_fu_511_p2;
wire   [13:0] rhs_V_1_fu_517_p3;
wire   [13:0] sub_ln1192_2_fu_525_p2;
wire   [13:0] ret_V_32_fu_531_p2;
wire   [8:0] tmp_8_fu_547_p4;
wire   [13:0] r_V_s_fu_557_p3;
wire   [13:0] add_ln1192_7_fu_565_p2;
wire   [13:0] ret_V_34_fu_586_p2;
wire   [12:0] shl_ln1118_s_fu_606_p3;
wire  signed [10:0] shl_ln1118_1_fu_618_p3;
wire  signed [13:0] sext_ln1118_13_fu_626_p1;
wire  signed [13:0] sext_ln1118_12_fu_614_p1;
wire   [10:0] shl_ln1118_5_fu_640_p3;
wire  signed [13:0] sext_ln1118_15_fu_648_p1;
wire   [13:0] r_V_24_fu_634_p2;
wire   [13:0] r_V_25_fu_652_p2;
wire  signed [14:0] sext_ln703_3_fu_658_p1;
wire  signed [14:0] sext_ln703_4_fu_662_p1;
wire   [14:0] ret_V_35_fu_666_p2;
wire   [14:0] add_ln1192_14_fu_672_p2;
wire  signed [9:0] mul_ln700_2_fu_686_p0;
wire  signed [17:0] sext_ln1118_18_fu_682_p1;
wire  signed [9:0] mul_ln700_2_fu_686_p1;
wire  signed [9:0] mul_ln700_4_fu_692_p0;
wire   [13:0] mul_ln700_4_fu_692_p2;
wire  signed [12:0] sext_ln1118_20_fu_706_p1;
wire  signed [12:0] sext_ln1118_11_fu_582_p1;
wire   [12:0] r_V_30_fu_710_p2;
wire   [8:0] trunc_ln708_10_fu_716_p4;
wire   [13:0] add_ln1192_30_fu_731_p2;
wire   [13:0] add_ln1192_27_fu_737_p2;
wire  signed [14:0] sext_ln1118_21_fu_754_p1;
wire  signed [14:0] sext_ln1118_14_fu_630_p1;
wire   [14:0] r_V_33_fu_758_p2;
wire   [14:0] add_ln1192_29_fu_764_p2;
wire  signed [13:0] grp_fu_1278_p3;
wire  signed [9:0] mul_ln1192_fu_792_p0;
wire  signed [17:0] sext_ln1118_4_fu_786_p1;
wire  signed [9:0] mul_ln1192_fu_792_p1;
wire  signed [17:0] grp_fu_1287_p3;
wire  signed [25:0] r_V_26_fu_1296_p2;
wire  signed [17:0] grp_fu_1302_p3;
wire  signed [25:0] r_V_34_fu_1310_p2;
wire  signed [10:0] sext_ln1192_2_fu_873_p1;
wire  signed [10:0] sext_ln1192_1_fu_870_p1;
wire   [10:0] ret_V_29_fu_877_p2;
wire  signed [6:0] sext_ln703_fu_892_p1;
wire  signed [6:0] ret_V_8_fu_895_p2;
wire   [11:0] shl_ln1118_7_fu_908_p3;
wire  signed [12:0] sext_ln1118_10_fu_915_p1;
wire  signed [12:0] r_V_6_fu_925_p3;
wire   [12:0] r_V_23_fu_919_p2;
wire  signed [20:0] lhs_V_4_fu_939_p3;
wire   [20:0] rhs_V_2_fu_951_p3;
wire  signed [21:0] sext_ln1192_10_fu_958_p1;
wire  signed [21:0] grp_fu_1346_p4;
wire   [16:0] rhs_V_3_fu_967_p3;
wire  signed [21:0] sext_ln1192_11_fu_974_p1;
(* use_dsp48 = "no" *) wire   [21:0] add_ln1192_16_fu_962_p2;
wire   [16:0] rhs_V_4_fu_984_p3;
wire  signed [21:0] sext_ln1192_12_fu_992_p1;
wire   [21:0] add_ln1192_17_fu_978_p2;
wire   [21:0] add_ln1192_18_fu_996_p2;
wire   [21:0] ret_V_36_fu_1002_p2;
wire   [6:0] r_V_27_fu_1018_p3;
wire   [6:0] r_V_28_fu_1030_p3;
wire  signed [7:0] sext_ln1118_17_fu_1026_p1;
wire   [7:0] add_ln1192_22_fu_1042_p2;
wire  signed [8:0] sext_ln1192_13_fu_1048_p1;
wire  signed [8:0] sext_ln1118_19_fu_1038_p1;
wire  signed [10:0] rhs_V_6_fu_889_p1;
wire  signed [10:0] lhs_V_5_fu_1058_p1;
wire   [10:0] ret_V_38_fu_1061_p2;
wire  signed [14:0] lhs_V_6_fu_1070_p3;
wire   [9:0] rhs_V_8_fu_1082_p3;
wire  signed [15:0] sext_ln728_2_fu_1090_p1;
wire  signed [15:0] grp_fu_1357_p3;
(* use_dsp48 = "no" *) wire   [15:0] ret_V_40_fu_1094_p2;
wire  signed [6:0] r_V_13_fu_1105_p1;
wire   [6:0] r_V_31_fu_1108_p2;
wire  signed [10:0] lhs_V_7_fu_1117_p3;
wire  signed [6:0] lhs_V_8_fu_1129_p1;
wire  signed [6:0] rhs_V_9_fu_1133_p1;
wire  signed [10:0] mul_ln700_1_fu_1145_p1;
wire   [25:0] rhs_V_fu_1150_p3;
wire   [29:0] mul_ln700_1_fu_1145_p2;
wire  signed [29:0] sext_ln728_fu_1157_p1;
wire   [29:0] ret_V_31_fu_1161_p2;
wire  signed [7:0] r_V_22_fu_1177_p3;
wire  signed [21:0] grp_fu_1382_p3;
wire  signed [7:0] sext_ln703_11_fu_1206_p1;
wire  signed [7:0] ret_V_25_fu_1209_p2;
wire  signed [24:0] grp_fu_1397_p3;
wire   [8:0] tmp_fu_1228_p4;
wire  signed [21:0] grp_fu_1406_p3;
wire  signed [14:0] mul_ln1118_fu_1258_p0;
wire  signed [25:0] sext_ln1118_16_fu_678_p1;
wire  signed [14:0] mul_ln1118_fu_1258_p1;
wire  signed [17:0] grp_fu_1264_p0;
wire   [6:0] grp_fu_1264_p1;
wire   [17:0] grp_fu_1264_p2;
wire  signed [14:0] mul_ln1118_4_fu_1272_p0;
wire  signed [25:0] sext_ln1118_22_fu_770_p1;
wire  signed [14:0] mul_ln1118_4_fu_1272_p1;
wire  signed [9:0] grp_fu_1278_p0;
wire  signed [9:0] grp_fu_1278_p1;
wire  signed [8:0] grp_fu_1278_p2;
wire  signed [17:0] grp_fu_1287_p0;
wire   [17:0] grp_fu_1287_p2;
wire   [6:0] r_V_26_fu_1296_p1;
wire   [11:0] grp_fu_1302_p1;
wire   [7:0] r_V_34_fu_1310_p1;
wire  signed [4:0] grp_fu_1316_p1;
wire   [11:0] grp_fu_1316_p2;
wire  signed [5:0] grp_fu_1324_p0;
wire  signed [11:0] r_V_fu_861_p1;
wire  signed [5:0] grp_fu_1324_p1;
wire  signed [6:0] grp_fu_1324_p2;
wire  signed [4:0] grp_fu_1338_p1;
wire  signed [9:0] grp_fu_1346_p0;
wire  signed [5:0] grp_fu_1357_p0;
wire  signed [11:0] r_V_10_fu_1067_p1;
wire  signed [5:0] grp_fu_1357_p1;
wire  signed [5:0] grp_fu_1366_p0;
wire  signed [11:0] r_V_15_fu_1114_p1;
wire  signed [5:0] grp_fu_1366_p1;
wire  signed [5:0] grp_fu_1374_p1;
wire  signed [16:0] grp_fu_1382_p2;
wire  signed [20:0] grp_fu_1397_p2;
wire  signed [16:0] grp_fu_1406_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 x_V_preg = 160'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_245_in_V),
    .ap_return(grp_generic_sincos_10_6_s_fu_245_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_245_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_250_in_V),
    .ap_return(grp_generic_sincos_10_6_s_fu_250_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_250_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_255_in_V),
    .ap_return(grp_generic_sincos_10_6_s_fu_255_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_255_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_260_in_V),
    .ap_return(grp_generic_sincos_10_6_s_fu_260_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_260_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_2_reg_1457),
    .ap_return(grp_generic_sincos_10_6_s_fu_265_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_265_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_s_reg_1415),
    .ap_return(grp_generic_sincos_10_6_s_fu_270_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_270_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1462),
    .ap_return(grp_generic_sincos_10_6_s_fu_275_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_275_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_1_reg_1430),
    .ap_return(grp_generic_sincos_10_6_s_fu_280_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_280_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1472),
    .ap_return(grp_generic_sincos_10_6_s_fu_285_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_285_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_13_reg_1502),
    .ap_return(grp_generic_sincos_10_6_s_fu_290_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_290_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_1_reg_1507),
    .ap_return(grp_generic_sincos_10_6_s_fu_295_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_295_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_8_reg_1512),
    .ap_return(grp_generic_sincos_10_6_s_fu_300_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_300_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_305_in_V),
    .ap_return(grp_generic_sincos_10_6_s_fu_305_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_305_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1517),
    .ap_return(grp_generic_sincos_10_6_s_fu_310_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_310_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_315(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_315_in_V),
    .ap_return(grp_generic_sincos_10_6_s_fu_315_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_315_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_12_reg_1522),
    .ap_return(grp_generic_sincos_10_6_s_fu_320_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_320_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_325_in_V),
    .ap_return(grp_generic_sincos_10_6_s_fu_325_ap_return),
    .ap_ce(grp_generic_sincos_10_6_s_fu_325_ap_ce)
);

myproject_mul_mul_15s_15s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_15s_15s_26_1_1_U7(
    .din0(mul_ln1118_fu_1258_p0),
    .din1(mul_ln1118_fu_1258_p1),
    .dout(mul_ln1118_fu_1258_p2)
);

myproject_mac_muladd_18s_7ns_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_18s_7ns_18ns_18_1_1_U8(
    .din0(grp_fu_1264_p0),
    .din1(grp_fu_1264_p1),
    .din2(grp_fu_1264_p2),
    .dout(grp_fu_1264_p3)
);

myproject_mul_mul_15s_15s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_15s_15s_26_1_1_U9(
    .din0(mul_ln1118_4_fu_1272_p0),
    .din1(mul_ln1118_4_fu_1272_p1),
    .dout(mul_ln1118_4_fu_1272_p2)
);

myproject_mac_muladd_10s_10s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_10s_10s_9s_14_1_1_U10(
    .din0(grp_fu_1278_p0),
    .din1(grp_fu_1278_p1),
    .din2(grp_fu_1278_p2),
    .dout(grp_fu_1278_p3)
);

myproject_mac_muladd_18s_10s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_18s_10s_18ns_18_1_1_U11(
    .din0(grp_fu_1287_p0),
    .din1(p_Val2_s_reg_1415),
    .din2(grp_fu_1287_p2),
    .dout(grp_fu_1287_p3)
);

myproject_mul_mul_26s_7ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_26s_7ns_26_1_1_U12(
    .din0(mul_ln1118_reg_1477),
    .din1(r_V_26_fu_1296_p1),
    .dout(r_V_26_fu_1296_p2)
);

myproject_mac_muladd_10s_12ns_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_10s_12ns_18s_18_1_1_U13(
    .din0(p_Val2_14_reg_1423),
    .din1(grp_fu_1302_p1),
    .din2(add_ln700_reg_1482),
    .dout(grp_fu_1302_p3)
);

myproject_mul_mul_26s_8ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_26s_8ns_26_1_1_U14(
    .din0(mul_ln1118_4_reg_1497),
    .din1(r_V_34_fu_1310_p1),
    .dout(r_V_34_fu_1310_p2)
);

myproject_ama_addmulsub_10s_5s_12ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_ama_addmulsub_10s_5s_12ns_20_1_1_U15(
    .din0(p_Val2_s_reg_1415_pp0_iter7_reg),
    .din1(grp_fu_1316_p1),
    .din2(grp_fu_1316_p2),
    .dout(grp_fu_1316_p3)
);

myproject_mac_muladd_6s_6s_7s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_6s_6s_7s_12_1_1_U16(
    .din0(grp_fu_1324_p0),
    .din1(grp_fu_1324_p1),
    .din2(grp_fu_1324_p2),
    .dout(grp_fu_1324_p3)
);

myproject_mul_mul_20s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_20s_12s_30_1_1_U17(
    .din0(ret_V_1_reg_1562),
    .din1(ret_V_3_reg_1567),
    .dout(mul_ln700_fu_1332_p2)
);

myproject_am_addmul_6s_5s_7s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
myproject_am_addmul_6s_5s_7s_14_1_1_U18(
    .din0(outsin_V_20_reg_1582),
    .din1(grp_fu_1338_p1),
    .din2(ret_V_8_fu_895_p2),
    .dout(grp_fu_1338_p3)
);

myproject_ama_addmulsub_10s_6s_13s_21s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
myproject_ama_addmulsub_10s_6s_13s_21s_22_1_1_U19(
    .din0(grp_fu_1346_p0),
    .din1(outsin_V_7_reg_1594),
    .din2(r_V_6_fu_925_p3),
    .din3(lhs_V_4_fu_939_p3),
    .dout(grp_fu_1346_p4)
);

myproject_mac_muladd_6s_6s_15s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_6s_6s_15s_16_1_1_U20(
    .din0(grp_fu_1357_p0),
    .din1(grp_fu_1357_p1),
    .din2(lhs_V_6_fu_1070_p3),
    .dout(grp_fu_1357_p3)
);

myproject_mac_muladd_6s_6s_11s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_6s_6s_11s_12_1_1_U21(
    .din0(grp_fu_1366_p0),
    .din1(grp_fu_1366_p1),
    .din2(lhs_V_7_fu_1117_p3),
    .dout(grp_fu_1366_p3)
);

myproject_am_addmul_8s_6s_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_am_addmul_8s_6s_14s_23_1_1_U22(
    .din0(r_V_22_fu_1177_p3),
    .din1(grp_fu_1374_p1),
    .din2(r_V_3_reg_1614),
    .dout(grp_fu_1374_p3)
);

myproject_mac_muladd_16s_9s_17s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_16s_9s_17s_22_1_1_U23(
    .din0(ret_V_20_reg_1629),
    .din1(add_ln1192_20_reg_1624),
    .din2(grp_fu_1382_p2),
    .dout(grp_fu_1382_p3)
);

myproject_mul_mul_12s_8s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_12s_8s_20_1_1_U24(
    .din0(ret_V_22_reg_1634),
    .din1(ret_V_25_fu_1209_p2),
    .dout(r_V_19_fu_1391_p2)
);

myproject_mac_muladd_23s_6s_21s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 25 ))
myproject_mac_muladd_23s_6s_21s_25_1_1_U25(
    .din0(r_V_4_reg_1649),
    .din1(outsin_V_6_reg_1587_pp0_iter10_reg),
    .din2(grp_fu_1397_p2),
    .dout(grp_fu_1397_p3)
);

myproject_mac_muladd_20s_6s_17s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_20s_6s_17s_22_1_1_U26(
    .din0(r_V_19_reg_1659),
    .din1(outsin_V_16_reg_1664),
    .din2(grp_fu_1406_p2),
    .dout(grp_fu_1406_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 160'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_20_reg_1624[8 : 1] <= add_ln1192_20_fu_1052_p2[8 : 1];
        add_ln1192_reg_1609 <= add_ln1192_fu_883_p2;
        mul_ln700_reg_1604 <= mul_ln700_fu_1332_p2;
        outsin_V_13_reg_1557 <= grp_generic_sincos_10_6_s_fu_260_ap_return;
        outsin_V_13_reg_1557_pp0_iter8_reg <= outsin_V_13_reg_1557;
        outsin_V_16_reg_1664 <= grp_generic_sincos_10_6_s_fu_325_ap_return;
        outsin_V_18_reg_1572 <= grp_generic_sincos_10_6_s_fu_265_ap_return;
        outsin_V_18_reg_1572_pp0_iter9_reg <= outsin_V_18_reg_1572;
        outsin_V_19_reg_1577 <= grp_generic_sincos_10_6_s_fu_270_ap_return;
        outsin_V_20_reg_1582 <= grp_generic_sincos_10_6_s_fu_275_ap_return;
        outsin_V_22_reg_1552 <= grp_generic_sincos_10_6_s_fu_255_ap_return;
        outsin_V_22_reg_1552_pp0_iter8_reg <= outsin_V_22_reg_1552;
        outsin_V_24_reg_1599 <= grp_generic_sincos_10_6_s_fu_290_ap_return;
        outsin_V_5_reg_1547 <= grp_generic_sincos_10_6_s_fu_250_ap_return;
        outsin_V_5_reg_1547_pp0_iter8_reg <= outsin_V_5_reg_1547;
        outsin_V_5_reg_1547_pp0_iter9_reg <= outsin_V_5_reg_1547_pp0_iter8_reg;
        outsin_V_6_reg_1587 <= grp_generic_sincos_10_6_s_fu_280_ap_return;
        outsin_V_6_reg_1587_pp0_iter10_reg <= outsin_V_6_reg_1587_pp0_iter9_reg;
        outsin_V_6_reg_1587_pp0_iter9_reg <= outsin_V_6_reg_1587;
        outsin_V_7_reg_1594 <= grp_generic_sincos_10_6_s_fu_285_ap_return;
        outsin_V_reg_1542 <= grp_generic_sincos_10_6_s_fu_245_ap_return;
        p_Val2_1_reg_1430_pp0_iter2_reg <= p_Val2_1_reg_1430_pp0_iter1_reg;
        p_Val2_1_reg_1430_pp0_iter3_reg <= p_Val2_1_reg_1430_pp0_iter2_reg;
        p_Val2_1_reg_1430_pp0_iter4_reg <= p_Val2_1_reg_1430_pp0_iter3_reg;
        p_Val2_1_reg_1430_pp0_iter5_reg <= p_Val2_1_reg_1430_pp0_iter4_reg;
        p_Val2_1_reg_1430_pp0_iter6_reg <= p_Val2_1_reg_1430_pp0_iter5_reg;
        p_Val2_1_reg_1430_pp0_iter7_reg <= p_Val2_1_reg_1430_pp0_iter6_reg;
        p_Val2_1_reg_1430_pp0_iter8_reg <= p_Val2_1_reg_1430_pp0_iter7_reg;
        p_Val2_5_reg_1443_pp0_iter2_reg <= p_Val2_5_reg_1443_pp0_iter1_reg;
        p_Val2_5_reg_1443_pp0_iter3_reg <= p_Val2_5_reg_1443_pp0_iter2_reg;
        p_Val2_5_reg_1443_pp0_iter4_reg <= p_Val2_5_reg_1443_pp0_iter3_reg;
        p_Val2_5_reg_1443_pp0_iter5_reg <= p_Val2_5_reg_1443_pp0_iter4_reg;
        p_Val2_5_reg_1443_pp0_iter6_reg <= p_Val2_5_reg_1443_pp0_iter5_reg;
        p_Val2_5_reg_1443_pp0_iter7_reg <= p_Val2_5_reg_1443_pp0_iter6_reg;
        p_Val2_5_reg_1443_pp0_iter8_reg <= p_Val2_5_reg_1443_pp0_iter7_reg;
        p_Val2_6_reg_1449_pp0_iter2_reg <= p_Val2_6_reg_1449_pp0_iter1_reg;
        p_Val2_6_reg_1449_pp0_iter3_reg <= p_Val2_6_reg_1449_pp0_iter2_reg;
        p_Val2_6_reg_1449_pp0_iter4_reg <= p_Val2_6_reg_1449_pp0_iter3_reg;
        p_Val2_6_reg_1449_pp0_iter5_reg <= p_Val2_6_reg_1449_pp0_iter4_reg;
        p_Val2_6_reg_1449_pp0_iter6_reg <= p_Val2_6_reg_1449_pp0_iter5_reg;
        p_Val2_6_reg_1449_pp0_iter7_reg <= p_Val2_6_reg_1449_pp0_iter6_reg;
        p_Val2_6_reg_1449_pp0_iter8_reg <= p_Val2_6_reg_1449_pp0_iter7_reg;
        p_Val2_s_reg_1415_pp0_iter2_reg <= p_Val2_s_reg_1415_pp0_iter1_reg;
        p_Val2_s_reg_1415_pp0_iter3_reg <= p_Val2_s_reg_1415_pp0_iter2_reg;
        p_Val2_s_reg_1415_pp0_iter4_reg <= p_Val2_s_reg_1415_pp0_iter3_reg;
        p_Val2_s_reg_1415_pp0_iter5_reg <= p_Val2_s_reg_1415_pp0_iter4_reg;
        p_Val2_s_reg_1415_pp0_iter6_reg <= p_Val2_s_reg_1415_pp0_iter5_reg;
        p_Val2_s_reg_1415_pp0_iter7_reg <= p_Val2_s_reg_1415_pp0_iter6_reg;
        p_Val2_s_reg_1415_pp0_iter8_reg <= p_Val2_s_reg_1415_pp0_iter7_reg;
        r_V_19_reg_1659 <= r_V_19_fu_1391_p2;
        ret_V_20_reg_1629 <= ret_V_20_fu_1099_p2;
        ret_V_43_reg_1639 <= ret_V_43_fu_1136_p2;
        trunc_ln708_3_reg_1644 <= {{ret_V_31_fu_1161_p2[29:20]}};
        trunc_ln708_6_reg_1654 <= {{grp_fu_1382_p3[21:12]}};
        trunc_ln708_9_reg_1619 <= {{ret_V_36_fu_1002_p2[21:12]}};
        trunc_ln708_9_reg_1619_pp0_iter10_reg <= trunc_ln708_9_reg_1619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_reg_1482 <= grp_fu_1264_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_4_reg_1497 <= mul_ln1118_4_fu_1272_p2;
        mul_ln1118_reg_1477 <= mul_ln1118_fu_1258_p2;
        p_Val2_14_reg_1423 <= {{x_V_in_sig[39:30]}};
        p_Val2_14_reg_1423_pp0_iter1_reg <= p_Val2_14_reg_1423;
        p_Val2_1_reg_1430 <= {{x_V_in_sig[149:140]}};
        p_Val2_1_reg_1430_pp0_iter1_reg <= p_Val2_1_reg_1430;
        p_Val2_5_reg_1443 <= {{x_V_in_sig[49:40]}};
        p_Val2_5_reg_1443_pp0_iter1_reg <= p_Val2_5_reg_1443;
        p_Val2_6_reg_1449 <= {{x_V_in_sig[159:150]}};
        p_Val2_6_reg_1449_pp0_iter1_reg <= p_Val2_6_reg_1449;
        p_Val2_s_reg_1415 <= {{x_V_in_sig[29:20]}};
        p_Val2_s_reg_1415_pp0_iter1_reg <= p_Val2_s_reg_1415;
        trunc_ln708_12_reg_1522 <= {{r_V_34_fu_1310_p2[25:16]}};
        trunc_ln708_13_reg_1502 <= {{grp_fu_1278_p3[13:4]}};
        trunc_ln708_1_reg_1507 <= {{grp_fu_1287_p3[17:8]}};
        trunc_ln708_2_reg_1457 <= {{ret_V_30_fu_485_p2[13:4]}};
        trunc_ln708_4_reg_1462 <= {{ret_V_32_fu_531_p2[13:4]}};
        trunc_ln708_7_reg_1472 <= {{ret_V_34_fu_586_p2[13:4]}};
        trunc_ln708_8_reg_1512 <= {{r_V_26_fu_1296_p2[25:16]}};
        trunc_ln708_s_reg_1517 <= {{grp_fu_1302_p3[17:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        r_V_3_reg_1614 <= grp_fu_1338_p3;
        ret_V_22_reg_1634 <= grp_fu_1366_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        r_V_4_reg_1649 <= grp_fu_1374_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ret_V_1_reg_1562 <= grp_fu_1316_p3;
        ret_V_3_reg_1567 <= grp_fu_1324_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to10 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp24) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_245_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_245_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_250_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_250_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_255_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_255_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp83) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_260_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_260_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp101) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_265_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_265_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp102) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_270_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_275_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_275_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_285_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_285_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp116) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_290_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_295_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_295_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_300_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_300_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp127) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_305_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_305_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_310_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_310_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp130) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_315_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_315_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp133) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_320_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_320_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp152) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_325_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_325_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_14_fu_672_p2 = (ret_V_35_fu_666_p2 + 15'd256);

assign add_ln1192_16_fu_962_p2 = ($signed(sext_ln1192_10_fu_958_p1) + $signed(grp_fu_1346_p4));

assign add_ln1192_17_fu_978_p2 = ($signed(sext_ln1192_11_fu_974_p1) + $signed(add_ln1192_16_fu_962_p2));

assign add_ln1192_18_fu_996_p2 = ($signed(sext_ln1192_12_fu_992_p1) + $signed(add_ln1192_17_fu_978_p2));

assign add_ln1192_20_fu_1052_p2 = ($signed(sext_ln1192_13_fu_1048_p1) + $signed(sext_ln1118_19_fu_1038_p1));

assign add_ln1192_22_fu_1042_p2 = ($signed(sext_ln1118_17_fu_1026_p1) + $signed(8'd240));

assign add_ln1192_27_fu_737_p2 = ($signed(add_ln1192_30_fu_731_p2) + $signed(lhs_V_1_fu_382_p3));

assign add_ln1192_29_fu_764_p2 = (r_V_33_fu_758_p2 + 15'd256);

assign add_ln1192_30_fu_731_p2 = ($signed(r_V_s_fu_557_p3) + $signed(14'd15936));

assign add_ln1192_4_fu_479_p2 = (sub_ln1192_fu_447_p2 + sub_ln1192_1_fu_473_p2);

assign add_ln1192_7_fu_565_p2 = ($signed(r_V_s_fu_557_p3) + $signed(14'd16320));

assign add_ln1192_9_fu_511_p2 = (lhs_V_3_fu_427_p3 + mul_ln1192_7_fu_505_p2);

assign add_ln1192_fu_883_p2 = (ret_V_29_fu_877_p2 + 11'd62);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp101 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp102 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp103 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp105 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp116 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp127 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp130 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp133 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp152 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp24 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp49 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp79 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp83 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call95 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call110 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call143 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call151 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call163 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call178 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call193 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call199 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call212 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call216 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call226 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call27 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call43 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call62 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call68 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call78 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call88 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call95 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call143 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call212 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1264_p0 = ($signed(mul_ln700_2_fu_686_p0) * $signed(mul_ln700_2_fu_686_p1));

assign grp_fu_1264_p1 = 18'd52;

assign grp_fu_1264_p2 = {{mul_ln700_4_fu_692_p2}, {4'd0}};

assign grp_fu_1278_p0 = sext_ln1118_2_fu_350_p1;

assign grp_fu_1278_p1 = sext_ln1118_2_fu_350_p1;

assign grp_fu_1278_p2 = 14'd16240;

assign grp_fu_1287_p0 = ($signed(mul_ln1192_fu_792_p0) * $signed(mul_ln1192_fu_792_p1));

assign grp_fu_1287_p2 = {{p_Val2_6_reg_1449}, {8'd0}};

assign grp_fu_1302_p1 = 18'd1680;

assign grp_fu_1316_p1 = 11'd2033;

assign grp_fu_1316_p2 = 20'd1536;

assign grp_fu_1324_p0 = r_V_fu_861_p1;

assign grp_fu_1324_p1 = r_V_fu_861_p1;

assign grp_fu_1324_p2 = 12'd4048;

assign grp_fu_1338_p1 = 7'd113;

assign grp_fu_1346_p0 = rhs_V_6_fu_889_p1;

assign grp_fu_1357_p0 = r_V_10_fu_1067_p1;

assign grp_fu_1357_p1 = r_V_10_fu_1067_p1;

assign grp_fu_1366_p0 = r_V_15_fu_1114_p1;

assign grp_fu_1366_p1 = r_V_15_fu_1114_p1;

assign grp_fu_1374_p1 = 9'd480;

assign grp_fu_1382_p2 = 22'd4128768;

assign grp_fu_1397_p2 = 25'd32636928;

assign grp_fu_1406_p2 = 22'd4136960;

assign grp_generic_sincos_10_6_s_fu_245_in_V = {{ret_V_27_fu_390_p2[13:4]}};

assign grp_generic_sincos_10_6_s_fu_250_in_V = {{add_ln1192_7_fu_565_p2[13:4]}};

assign grp_generic_sincos_10_6_s_fu_255_in_V = $signed(trunc_ln708_10_fu_716_p4);

assign grp_generic_sincos_10_6_s_fu_260_in_V = {{add_ln1192_27_fu_737_p2[13:4]}};

assign grp_generic_sincos_10_6_s_fu_305_in_V = ($signed(p_Val2_14_reg_1423_pp0_iter1_reg) + $signed(10'd1012));

assign grp_generic_sincos_10_6_s_fu_315_in_V = ($signed(p_Val2_14_reg_1423_pp0_iter1_reg) + $signed(p_Val2_6_reg_1449_pp0_iter1_reg));

assign grp_generic_sincos_10_6_s_fu_325_in_V = ($signed(p_Val2_1_reg_1430_pp0_iter2_reg) + $signed(10'd23));

assign lhs_V_1_fu_382_p3 = {{p_Val2_1_fu_372_p4}, {4'd0}};

assign lhs_V_3_fu_427_p3 = {{p_Val2_6_fu_417_p4}, {4'd0}};

assign lhs_V_4_fu_939_p3 = {{r_V_23_fu_919_p2}, {8'd0}};

assign lhs_V_5_fu_1058_p1 = p_Val2_1_reg_1430_pp0_iter8_reg;

assign lhs_V_6_fu_1070_p3 = {{ret_V_38_fu_1061_p2}, {4'd0}};

assign lhs_V_7_fu_1117_p3 = {{r_V_31_fu_1108_p2}, {4'd0}};

assign lhs_V_8_fu_1129_p1 = $signed(grp_generic_sincos_10_6_s_fu_320_ap_return);

assign mul_ln1118_4_fu_1272_p0 = sext_ln1118_22_fu_770_p1;

assign mul_ln1118_4_fu_1272_p1 = sext_ln1118_22_fu_770_p1;

assign mul_ln1118_fu_1258_p0 = sext_ln1118_16_fu_678_p1;

assign mul_ln1118_fu_1258_p1 = sext_ln1118_16_fu_678_p1;

assign mul_ln1192_7_fu_505_p0 = sext_ln1118_6_fu_501_p1;

assign mul_ln1192_7_fu_505_p1 = sext_ln1118_6_fu_501_p1;

assign mul_ln1192_7_fu_505_p2 = ($signed(mul_ln1192_7_fu_505_p0) * $signed(mul_ln1192_7_fu_505_p1));

assign mul_ln1192_fu_792_p0 = sext_ln1118_4_fu_786_p1;

assign mul_ln1192_fu_792_p1 = sext_ln1118_4_fu_786_p1;

assign mul_ln700_1_fu_1145_p1 = add_ln1192_reg_1609;

assign mul_ln700_1_fu_1145_p2 = ($signed(mul_ln700_reg_1604) * $signed(mul_ln700_1_fu_1145_p1));

assign mul_ln700_2_fu_686_p0 = sext_ln1118_18_fu_682_p1;

assign mul_ln700_2_fu_686_p1 = sext_ln1118_18_fu_682_p1;

assign mul_ln700_4_fu_692_p0 = p_Val2_1_fu_372_p4;

assign mul_ln700_4_fu_692_p2 = ($signed(mul_ln700_4_fu_692_p0) * $signed('h34));

assign p_Val2_14_fu_340_p4 = {{x_V_in_sig[39:30]}};

assign p_Val2_1_fu_372_p4 = {{x_V_in_sig[149:140]}};

assign p_Val2_6_fu_417_p4 = {{x_V_in_sig[159:150]}};

assign p_Val2_s_fu_330_p4 = {{x_V_in_sig[29:20]}};

assign r_V_10_fu_1067_p1 = outsin_V_6_reg_1587;

assign r_V_13_fu_1105_p1 = $signed(outsin_V_22_reg_1552_pp0_iter8_reg);

assign r_V_15_fu_1114_p1 = $signed(outsin_V_13_reg_1557_pp0_iter8_reg);

assign r_V_20_fu_366_p2 = ($signed(sext_ln1118_3_fu_362_p1) + $signed(sext_ln1118_2_fu_350_p1));

assign r_V_22_fu_1177_p3 = {{outsin_V_5_reg_1547_pp0_iter9_reg}, {2'd0}};

assign r_V_23_fu_919_p2 = ($signed(13'd0) - $signed(sext_ln1118_10_fu_915_p1));

assign r_V_24_fu_634_p2 = ($signed(sext_ln1118_13_fu_626_p1) + $signed(sext_ln1118_12_fu_614_p1));

assign r_V_25_fu_652_p2 = ($signed(sext_ln1118_15_fu_648_p1) + $signed(sext_ln1118_3_fu_362_p1));

assign r_V_26_fu_1296_p1 = 26'd39;

assign r_V_27_fu_1018_p3 = {{grp_generic_sincos_10_6_s_fu_305_ap_return}, {1'd0}};

assign r_V_28_fu_1030_p3 = {{grp_generic_sincos_10_6_s_fu_310_ap_return}, {1'd0}};

assign r_V_30_fu_710_p2 = ($signed(sext_ln1118_20_fu_706_p1) - $signed(sext_ln1118_11_fu_582_p1));

assign r_V_31_fu_1108_p2 = ($signed(7'd0) - $signed(r_V_13_fu_1105_p1));

assign r_V_33_fu_758_p2 = ($signed(sext_ln1118_21_fu_754_p1) - $signed(sext_ln1118_14_fu_630_p1));

assign r_V_34_fu_1310_p1 = 26'd73;

assign r_V_6_fu_925_p3 = {{p_Val2_6_reg_1449_pp0_iter8_reg}, {3'd0}};

assign r_V_fu_861_p1 = $signed(outsin_V_reg_1542);

assign r_V_s_fu_557_p3 = {{tmp_8_fu_547_p4}, {5'd0}};

assign ret_V_20_fu_1099_p2 = ($signed(ret_V_40_fu_1094_p2) + $signed(16'd64576));

assign ret_V_25_fu_1209_p2 = ($signed(sext_ln703_11_fu_1206_p1) + $signed(8'd3));

assign ret_V_27_fu_390_p2 = ($signed(lhs_V_1_fu_382_p3) - $signed(r_V_20_fu_366_p2));

assign ret_V_29_fu_877_p2 = ($signed(sext_ln1192_2_fu_873_p1) - $signed(sext_ln1192_1_fu_870_p1));

assign ret_V_30_fu_485_p2 = (add_ln1192_4_fu_479_p2 + 14'd192);

assign ret_V_31_fu_1161_p2 = ($signed(mul_ln700_1_fu_1145_p2) - $signed(sext_ln728_fu_1157_p1));

assign ret_V_32_fu_531_p2 = ($signed(sub_ln1192_2_fu_525_p2) + $signed(14'd15984));

assign ret_V_34_fu_586_p2 = ($signed(mul_ln1192_7_fu_505_p2) + $signed(14'd16096));

assign ret_V_35_fu_666_p2 = ($signed(sext_ln703_3_fu_658_p1) - $signed(sext_ln703_4_fu_662_p1));

assign ret_V_36_fu_1002_p2 = ($signed(add_ln1192_18_fu_996_p2) + $signed(22'd4149248));

assign ret_V_38_fu_1061_p2 = ($signed(rhs_V_6_fu_889_p1) + $signed(lhs_V_5_fu_1058_p1));

assign ret_V_40_fu_1094_p2 = ($signed(sext_ln728_2_fu_1090_p1) + $signed(grp_fu_1357_p3));

assign ret_V_43_fu_1136_p2 = ($signed(lhs_V_8_fu_1129_p1) - $signed(rhs_V_9_fu_1133_p1));

assign ret_V_8_fu_895_p2 = ($signed(sext_ln703_fu_892_p1) + $signed(7'd106));

assign rhs_V_1_fu_517_p3 = {{p_Val2_14_fu_340_p4}, {4'd0}};

assign rhs_V_2_fu_951_p3 = {{p_Val2_s_reg_1415_pp0_iter8_reg}, {11'd0}};

assign rhs_V_3_fu_967_p3 = {{outsin_V_6_reg_1587}, {11'd0}};

assign rhs_V_4_fu_984_p3 = {{grp_generic_sincos_10_6_s_fu_300_ap_return}, {11'd0}};

assign rhs_V_6_fu_889_p1 = p_Val2_6_reg_1449_pp0_iter8_reg;

assign rhs_V_8_fu_1082_p3 = {{grp_generic_sincos_10_6_s_fu_315_ap_return}, {4'd0}};

assign rhs_V_9_fu_1133_p1 = $signed(outsin_V_24_reg_1599);

assign rhs_V_fu_1150_p3 = {{outsin_V_18_reg_1572_pp0_iter9_reg}, {20'd0}};

assign sext_ln1118_10_fu_915_p1 = $signed(shl_ln1118_7_fu_908_p3);

assign sext_ln1118_11_fu_582_p1 = p_Val2_6_fu_417_p4;

assign sext_ln1118_12_fu_614_p1 = $signed(shl_ln1118_s_fu_606_p3);

assign sext_ln1118_13_fu_626_p1 = shl_ln1118_1_fu_618_p3;

assign sext_ln1118_14_fu_630_p1 = shl_ln1118_1_fu_618_p3;

assign sext_ln1118_15_fu_648_p1 = $signed(shl_ln1118_5_fu_640_p3);

assign sext_ln1118_16_fu_678_p1 = $signed(add_ln1192_14_fu_672_p2);

assign sext_ln1118_17_fu_1026_p1 = $signed(r_V_27_fu_1018_p3);

assign sext_ln1118_18_fu_682_p1 = p_Val2_1_fu_372_p4;

assign sext_ln1118_19_fu_1038_p1 = $signed(r_V_28_fu_1030_p3);

assign sext_ln1118_20_fu_706_p1 = shl_ln1118_2_fu_435_p3;

assign sext_ln1118_21_fu_754_p1 = lhs_V_1_fu_382_p3;

assign sext_ln1118_22_fu_770_p1 = $signed(add_ln1192_29_fu_764_p2);

assign sext_ln1118_2_fu_350_p1 = p_Val2_14_fu_340_p4;

assign sext_ln1118_3_fu_362_p1 = $signed(shl_ln_fu_354_p3);

assign sext_ln1118_4_fu_786_p1 = p_Val2_5_reg_1443;

assign sext_ln1118_6_fu_501_p1 = p_Val2_s_fu_330_p4;

assign sext_ln1192_10_fu_958_p1 = $signed(rhs_V_2_fu_951_p3);

assign sext_ln1192_11_fu_974_p1 = $signed(rhs_V_3_fu_967_p3);

assign sext_ln1192_12_fu_992_p1 = $signed(rhs_V_4_fu_984_p3);

assign sext_ln1192_13_fu_1048_p1 = $signed(add_ln1192_22_fu_1042_p2);

assign sext_ln1192_1_fu_870_p1 = p_Val2_5_reg_1443_pp0_iter8_reg;

assign sext_ln1192_2_fu_873_p1 = $signed(grp_generic_sincos_10_6_s_fu_295_ap_return);

assign sext_ln1192_3_fu_443_p1 = shl_ln1118_2_fu_435_p3;

assign sext_ln1192_4_fu_469_p1 = $signed(shl_ln1118_4_fu_461_p3);

assign sext_ln703_11_fu_1206_p1 = $signed(ret_V_43_reg_1639);

assign sext_ln703_3_fu_658_p1 = $signed(r_V_24_fu_634_p2);

assign sext_ln703_4_fu_662_p1 = $signed(r_V_25_fu_652_p2);

assign sext_ln703_fu_892_p1 = $signed(outsin_V_19_reg_1577);

assign sext_ln728_2_fu_1090_p1 = $signed(rhs_V_8_fu_1082_p3);

assign sext_ln728_fu_1157_p1 = $signed(rhs_V_fu_1150_p3);

assign shl_ln1118_1_fu_618_p3 = {{p_Val2_1_fu_372_p4}, {1'd0}};

assign shl_ln1118_2_fu_435_p3 = {{p_Val2_6_fu_417_p4}, {2'd0}};

assign shl_ln1118_3_fu_453_p3 = {{p_Val2_s_fu_330_p4}, {4'd0}};

assign shl_ln1118_4_fu_461_p3 = {{p_Val2_s_fu_330_p4}, {2'd0}};

assign shl_ln1118_5_fu_640_p3 = {{p_Val2_14_fu_340_p4}, {1'd0}};

assign shl_ln1118_7_fu_908_p3 = {{p_Val2_1_reg_1430_pp0_iter8_reg}, {2'd0}};

assign shl_ln1118_s_fu_606_p3 = {{p_Val2_1_fu_372_p4}, {3'd0}};

assign shl_ln_fu_354_p3 = {{p_Val2_14_fu_340_p4}, {3'd0}};

assign sub_ln1192_1_fu_473_p2 = ($signed(shl_ln1118_3_fu_453_p3) - $signed(sext_ln1192_4_fu_469_p1));

assign sub_ln1192_2_fu_525_p2 = (add_ln1192_9_fu_511_p2 - rhs_V_1_fu_517_p3);

assign sub_ln1192_fu_447_p2 = ($signed(sext_ln1192_3_fu_443_p1) - $signed(lhs_V_3_fu_427_p3));

assign tmp_8_fu_547_p4 = {{x_V_in_sig[38:30]}};

assign tmp_fu_1228_p4 = {{grp_fu_1397_p3[24:16]}};

assign trunc_ln708_10_fu_716_p4 = {{r_V_30_fu_710_p2[12:4]}};

assign y_0_V = trunc_ln708_3_reg_1644;

assign y_1_V = $signed(tmp_fu_1228_p4);

assign y_2_V = trunc_ln708_9_reg_1619_pp0_iter10_reg;

assign y_3_V = trunc_ln708_6_reg_1654;

assign y_4_V = {{grp_fu_1406_p3[21:12]}};

always @ (posedge ap_clk) begin
    add_ln1192_20_reg_1624[0] <= 1'b0;
end

endmodule //myproject
