# hades.models.Design file
#  
[name] CONTROLEMICRO
[components]
hades.models.io.Opin 3est -11400 14400 @N 1001 5.0E-9
hades.models.io.Opin valido 16200 19200 @N 1001 5.0E-9
hades.models.io.Opin 4est -5400 15000 @N 1001 5.0E-9
hades.models.io.Ipin cl -3000 1200 @N 1001  U
hades.models.rtlib.io.OpinVector op 12600 15000 @N 1001 2 1.0E-9 0
hades.models.rtlib.io.Constant i9 9000 -11400 @N 1001 2 01_B 1.0E-8
hades.models.rtlib.arith.Add i8 1200 -9600 @N 1001 2 01_B 1.0E-8
hades.models.gates.And2 i7 10800 18000 @N 1001 1.0E-8
hades.models.rtlib.io.Constant i17 -17400 14400 @N 1001 2 10_B 1.0E-8
hades.models.rtlib.io.OpinVector Registrador 19200 16800 @N 1001 3 1.0E-9 0
hades.models.rtlib.io.MergeBits i6 18600 12000 @N 1001 3 1.0E-8
hades.models.rtlib.io.Constant i16 -4800 6600 @N 1001 2 11_B 1.0E-8
hades.models.rtlib.io.Constant i5 4200 -3000 @N 1001 8 00000001_B 1.0E-8
hades.models.rtlib.io.Constant i15 -19800 3000 @N 1001 2 01_B 1.0E-8
hades.models.rtlib.memory.ROM i4 14400 1200 @N 1001 256 5 C:/Users/Gabriel/Documents/1ENGENHARIA\u0020DA\u0020COMPUTA\u00c7\u00c3O/4\u0020Periodo/AOC/Micro_Hades/MEMORIAROM.rom
hades.models.rtlib.io.Constant i14 -23400 0 @N 1001 2 00_B 1.0E-8
hades.models.rtlib.arith.Add i3 3600 4200 @N 1001 8 00000010_B 1.0E-8
hades.models.rtlib.compare.CompareEqual i13 -7200 11400 @N 1001 2 U 1.0E-8
hades.models.io.Ipin i2 -2400 2400 @N 1001 null U
hades.models.rtlib.compare.CompareEqual i12 -13200 10800 @N 1001 2 U 1.0E-8
hades.models.rtlib.io.MergeBits i1 16200 10200 @N 1001 2 1.0E-8
hades.models.rtlib.compare.CompareEqual i11 -19200 9600 @N 1001 2 U 1.0E-8
hades.models.rtlib.io.Expander i0 16800 7800 @N 1001 5 1.0E-8
hades.models.rtlib.compare.CompareEqual i10 -22800 6000 @N 1001 2 U 1.0E-8
hades.models.rtlib.register.RegR PC 0 0 @N 1001 8 00000001_B 1.0E-8
hades.models.io.Opin 1est -21000 9600 @N 1001 5.0E-9
hades.models.rtlib.register.RegR estado -3600 -3600 @N 1001 2 01_B 1.0E-8
hades.models.rtlib.io.OpinVector ESTADO -10800 8400 @N 1001 2 1.0E-9 0
hades.models.io.Opin 2est -17400 13200 @N 1001 5.0E-9
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 i0 Y0 i6 A0 2 2 19800 9000 20400 9600 2 20400 9600 20400 12000 0 
hades.signals.SignalStdLogicVector n0_0 8 3 PC Q i3 A i4 A 7 2 1800 2400 1800 3600 2 1800 3600 4800 3600 2 4800 3600 4800 4200 2 1800 3600 1800 9000 2 1800 9000 13800 9000 2 13800 9000 13800 3600 2 13800 3600 14400 3600 1 1800 3600 
hades.signals.SignalStdLogic1164 n8 2 i0 Y1 i6 A1 3 2 19200 9000 19200 10200 2 19200 10200 19800 10200 2 19800 10200 19800 12000 0 
hades.signals.SignalStdLogic1164 n7 2 i0 Y2 i6 A2 3 2 18600 9000 18600 10800 2 18600 10800 19200 10800 2 19200 10800 19200 12000 0 
hades.signals.SignalStdLogic1164 n6 3 i0 Y3 i1 A0 i7 B 7 2 17400 10200 18000 10200 2 18000 10200 18000 9000 2 18000 9000 14400 9000 2 14400 9000 14400 11400 2 14400 11400 9000 11400 2 9000 11400 9000 19800 2 9000 19800 10800 19800 1 18000 9000 
hades.signals.SignalStdLogicVector n19 2 2 i14 Y i10 A 1 2 -21600 1800 -21600 6000 0 
hades.signals.SignalStdLogic1164 n5 3 i0 Y4 i7 A i1 A1 6 2 17400 9000 17400 9600 2 16800 9600 6600 9600 2 6600 9600 6600 18600 2 6600 18600 10800 18600 2 17400 9600 16800 9600 2 16800 9600 16800 10200 1 16800 9600 
hades.signals.SignalStdLogic1164 n18 2 i13 Y 4est A 1 2 -5400 13200 -5400 15000 0 
hades.signals.SignalStdLogicVector n4 8 2 i3 SUM PC D 5 2 6000 6600 6000 7800 2 6000 7800 10200 7800 2 10200 7800 10200 -4800 2 10200 -4800 1800 -4800 2 1800 -4800 1800 0 0 
hades.signals.SignalStdLogic1164 n17 2 i12 Y 3est A 1 2 -11400 12600 -11400 14400 0 
hades.signals.SignalStdLogic1164 n3 3 cl Y PC CLK estado CLK 6 2 -2400 1200 0 1200 2 -3000 1200 -2400 1200 2 -2400 1200 -2400 0 2 -2400 0 -4800 0 2 -4800 0 -4800 -2400 2 -4800 -2400 -3600 -2400 1 -2400 1200 
hades.signals.SignalStdLogic1164 n16 2 i11 Y 2est A 1 2 -17400 11400 -17400 13200 0 
hades.signals.SignalStdLogic1164 n2 3 i2 Y PC NR estado NR 8 2 -1800 2400 -1200 2400 2 -1200 2400 -1200 1800 2 -1200 1800 0 1800 2 -2400 2400 -1800 2400 2 -1800 2400 -1800 4800 2 -1800 4800 -7200 4800 2 -7200 4800 -7200 -1800 2 -7200 -1800 -3600 -1800 1 -1800 2400 
hades.signals.SignalStdLogic1164 n15 2 i10 Y 1est A 1 2 -21000 7800 -21000 9600 0 
hades.signals.SignalStdLogicVector n1 8 2 i5 Y i3 B 3 2 6000 -1200 6000 2400 2 6000 2400 7200 2400 2 7200 2400 7200 4200 0 
hades.signals.SignalStdLogicVector n0 2 2 i1 Y op A 4 2 12600 15000 11400 15000 2 11400 15000 11400 12600 2 11400 12600 16800 12600 2 16800 12600 16800 11400 0 
hades.signals.SignalStdLogicVector n14 2 2 i9 Y i8 B 1 2 4800 -9600 10800 -9600 0 
hades.signals.SignalStdLogicVector n13 2 2 i8 SUM estado D 3 2 3600 -7200 3600 -6000 2 3600 -6000 -1800 -6000 2 -1800 -6000 -1800 -3600 0 
hades.signals.SignalStdLogicVector n12 2 7 estado Q i8 A ESTADO A i10 B i11 B i12 A i13 A 17 2 -1800 -1200 -1800 -600 2 -1800 -600 -9600 -600 2 -9600 -600 -9600 -10200 2 -9600 -10200 2400 -10200 2 2400 -10200 2400 -9600 2 -9600 -600 -9600 5400 2 -9600 5400 -12000 5400 2 -12000 6000 -12000 8400 2 -12000 8400 -10800 8400 2 -12000 5400 -12000 6000 2 -12000 6000 -20400 6000 2 -12000 8400 -16800 8400 2 -16800 8400 -16800 9600 2 -12000 9600 -12000 10800 2 -12000 8400 -12000 9600 2 -12000 9600 -6000 9600 2 -6000 9600 -6000 11400 4 -12000 9600 -12000 6000 -12000 8400 -9600 -600 
hades.signals.SignalStdLogic1164 n11 2 i7 Y valido A 1 2 14400 19200 16200 19200 0 
hades.signals.SignalStdLogicVector n10 5 2 i4 D i0 A 3 2 17400 7800 17400 6600 2 17400 6600 18000 6600 2 18000 6600 18000 6000 0 
hades.signals.SignalStdLogicVector n23 2 2 i15 Y i11 A 1 2 -18000 4800 -18000 9600 0 
hades.signals.SignalStdLogicVector n22 2 2 i17 Y i12 B 5 2 -15600 16200 -15600 17400 2 -15600 17400 -8400 17400 2 -8400 17400 -8400 10200 2 -8400 10200 -10800 10200 2 -10800 10200 -10800 10800 0 
hades.signals.SignalStdLogicVector n21 2 2 i16 Y i13 B 4 2 -3000 8400 -3000 9600 2 -3000 9600 -4200 9600 2 -4200 9600 -4800 9600 2 -4800 9600 -4800 11400 0 
hades.signals.SignalStdLogicVector n20 3 2 i6 Y Registrador A 4 2 19200 13200 19200 14400 2 19200 14400 18000 14400 2 18000 14400 18000 16800 2 18000 16800 19200 16800 0 
[end signals]
[end]
