// Seed: 1894325786
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4
);
endmodule
module module_1 (
    output tri1  id_0
    , id_8,
    input  tri0  id_1,
    inout  uwire id_2,
    output logic id_3,
    output wire  id_4,
    input  tri0  id_5,
    input  tri0  id_6
);
  logic id_9;
  ;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
  initial for (id_0 = 1; id_1; id_3 = -1) id_9 <= id_1;
endmodule
