module adder_test_bench();
	reg a0, a1, a2, a3, b0, b1, b2, b3;
	wire out1, out2, out3, out4, c_out;
	
	adder a1(a0, a1, a2, a3, b0, b1, b2, b3, out1, ou2, out3, out4, out5, c_out);
	
	initial begin
	
	
	
	end
	endmodule

	