Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 30 01:43:57 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     23          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: Clk_Div_4/num_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_scene_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_scene_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.210        0.000                      0                  459        0.030        0.000                      0                  459        4.500        0.000                       0                   284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.210        0.000                      0                  459        0.030        0.000                      0                  459        4.500        0.000                       0                   284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 2.636ns (45.560%)  route 3.150ns (54.440%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Mouse_Ctrl/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.161     6.774    Mouse_Ctrl/MC1/x_pos[1]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.898 r  Mouse_Ctrl/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.898    Mouse_Ctrl/MC1/x_pos[3]_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.448 r  Mouse_Ctrl/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    Mouse_Ctrl/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.051     8.812    Mouse_Ctrl/MC1/plusOp3[7]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.306     9.118 r  Mouse_Ctrl/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.118    Mouse_Ctrl/MC1/gtOp_carry_i_5_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.519 r  Mouse_Ctrl/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    Mouse_Ctrl/MC1/gtOp_carry_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.676 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.938    10.614    Mouse_Ctrl/MC1/gtOp
    SLICE_X7Y49          LUT5 (Prop_lut5_I4_O)        0.329    10.943 r  Mouse_Ctrl/MC1/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.943    Mouse_Ctrl/MC1/x_pos[3]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.518    14.859    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[3]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X7Y49          FDRE (Setup_fdre_C_D)        0.031    15.153    Mouse_Ctrl/MC1/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 2.636ns (48.308%)  route 2.821ns (51.692%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Mouse_Ctrl/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.161     6.774    Mouse_Ctrl/MC1/x_pos[1]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.898 r  Mouse_Ctrl/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.898    Mouse_Ctrl/MC1/x_pos[3]_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.448 r  Mouse_Ctrl/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    Mouse_Ctrl/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.051     8.812    Mouse_Ctrl/MC1/plusOp3[7]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.306     9.118 r  Mouse_Ctrl/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.118    Mouse_Ctrl/MC1/gtOp_carry_i_5_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.519 r  Mouse_Ctrl/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    Mouse_Ctrl/MC1/gtOp_carry_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.676 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.609    10.285    Mouse_Ctrl/MC1/gtOp
    SLICE_X9Y50          LUT5 (Prop_lut5_I4_O)        0.329    10.614 r  Mouse_Ctrl/MC1/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.614    Mouse_Ctrl/MC1/x_pos[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.441    14.782    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[0]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.029    14.955    Mouse_Ctrl/MC1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.636ns (47.061%)  route 2.965ns (52.939%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Mouse_Ctrl/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.161     6.774    Mouse_Ctrl/MC1/x_pos[1]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.898 r  Mouse_Ctrl/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.898    Mouse_Ctrl/MC1/x_pos[3]_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.448 r  Mouse_Ctrl/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    Mouse_Ctrl/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.051     8.812    Mouse_Ctrl/MC1/plusOp3[7]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.306     9.118 r  Mouse_Ctrl/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.118    Mouse_Ctrl/MC1/gtOp_carry_i_5_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.519 r  Mouse_Ctrl/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    Mouse_Ctrl/MC1/gtOp_carry_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.676 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.753    10.430    Mouse_Ctrl/MC1/gtOp
    SLICE_X7Y49          LUT5 (Prop_lut5_I4_O)        0.329    10.759 r  Mouse_Ctrl/MC1/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.759    Mouse_Ctrl/MC1/x_pos[1]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.518    14.859    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X7Y49          FDRE (Setup_fdre_C_D)        0.029    15.151    Mouse_Ctrl/MC1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 2.636ns (47.086%)  route 2.962ns (52.914%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Mouse_Ctrl/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.161     6.774    Mouse_Ctrl/MC1/x_pos[1]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.898 r  Mouse_Ctrl/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.898    Mouse_Ctrl/MC1/x_pos[3]_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.448 r  Mouse_Ctrl/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    Mouse_Ctrl/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.051     8.812    Mouse_Ctrl/MC1/plusOp3[7]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.306     9.118 r  Mouse_Ctrl/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.118    Mouse_Ctrl/MC1/gtOp_carry_i_5_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.519 r  Mouse_Ctrl/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    Mouse_Ctrl/MC1/gtOp_carry_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.676 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.750    10.427    Mouse_Ctrl/MC1/gtOp
    SLICE_X7Y49          LUT5 (Prop_lut5_I4_O)        0.329    10.756 r  Mouse_Ctrl/MC1/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.756    Mouse_Ctrl/MC1/x_pos[2]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.518    14.859    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[2]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X7Y49          FDRE (Setup_fdre_C_D)        0.031    15.153    Mouse_Ctrl/MC1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 2.636ns (48.085%)  route 2.846ns (51.915%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Mouse_Ctrl/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.161     6.774    Mouse_Ctrl/MC1/x_pos[1]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.898 r  Mouse_Ctrl/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.898    Mouse_Ctrl/MC1/x_pos[3]_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.448 r  Mouse_Ctrl/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    Mouse_Ctrl/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.051     8.812    Mouse_Ctrl/MC1/plusOp3[7]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.306     9.118 r  Mouse_Ctrl/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.118    Mouse_Ctrl/MC1/gtOp_carry_i_5_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.519 r  Mouse_Ctrl/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    Mouse_Ctrl/MC1/gtOp_carry_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.676 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.634    10.310    Mouse_Ctrl/MC1/gtOp
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.329    10.639 r  Mouse_Ctrl/MC1/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.639    Mouse_Ctrl/MC1/x_pos[11]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.507    14.848    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[11]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)        0.079    15.071    Mouse_Ctrl/MC1/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 2.636ns (48.138%)  route 2.840ns (51.862%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Mouse_Ctrl/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.161     6.774    Mouse_Ctrl/MC1/x_pos[1]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.898 r  Mouse_Ctrl/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.898    Mouse_Ctrl/MC1/x_pos[3]_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.448 r  Mouse_Ctrl/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    Mouse_Ctrl/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.051     8.812    Mouse_Ctrl/MC1/plusOp3[7]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.306     9.118 r  Mouse_Ctrl/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.118    Mouse_Ctrl/MC1/gtOp_carry_i_5_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.519 r  Mouse_Ctrl/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    Mouse_Ctrl/MC1/gtOp_carry_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.676 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.628    10.304    Mouse_Ctrl/MC1/gtOp
    SLICE_X6Y53          LUT5 (Prop_lut5_I4_O)        0.329    10.633 r  Mouse_Ctrl/MC1/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.633    Mouse_Ctrl/MC1/x_pos[10]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.507    14.848    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[10]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)        0.077    15.069    Mouse_Ctrl/MC1/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 2.636ns (48.173%)  route 2.836ns (51.827%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Mouse_Ctrl/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.161     6.774    Mouse_Ctrl/MC1/x_pos[1]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.898 r  Mouse_Ctrl/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.898    Mouse_Ctrl/MC1/x_pos[3]_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.448 r  Mouse_Ctrl/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    Mouse_Ctrl/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.051     8.812    Mouse_Ctrl/MC1/plusOp3[7]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.306     9.118 r  Mouse_Ctrl/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.118    Mouse_Ctrl/MC1/gtOp_carry_i_5_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.519 r  Mouse_Ctrl/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    Mouse_Ctrl/MC1/gtOp_carry_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.676 r  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.624    10.300    Mouse_Ctrl/MC1/gtOp
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.329    10.629 r  Mouse_Ctrl/MC1/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.629    Mouse_Ctrl/MC1/x_pos[9]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.507    14.848    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[9]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)        0.079    15.071    Mouse_Ctrl/MC1/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 2.636ns (48.164%)  route 2.837ns (51.836%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Mouse_Ctrl/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.161     6.774    Mouse_Ctrl/MC1/x_pos[1]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.898 r  Mouse_Ctrl/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.898    Mouse_Ctrl/MC1/x_pos[3]_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.448 r  Mouse_Ctrl/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    Mouse_Ctrl/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.051     8.812    Mouse_Ctrl/MC1/plusOp3[7]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.306     9.118 r  Mouse_Ctrl/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.118    Mouse_Ctrl/MC1/gtOp_carry_i_5_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.519 r  Mouse_Ctrl/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    Mouse_Ctrl/MC1/gtOp_carry_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.676 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.625    10.301    Mouse_Ctrl/MC1/gtOp
    SLICE_X6Y53          LUT5 (Prop_lut5_I4_O)        0.329    10.630 r  Mouse_Ctrl/MC1/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.630    Mouse_Ctrl/MC1/x_pos[8]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.507    14.848    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[8]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)        0.081    15.073    Mouse_Ctrl/MC1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.102ns (38.849%)  route 3.309ns (61.151%))
  Logic Levels:           5  (CARRY4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.624     5.145    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Mouse_Ctrl/MC1/xpos_reg[2]/Q
                         net (fo=11, routed)          1.249     6.850    Mouse_Ctrl/MC1/Q[2]
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.146     6.996 r  Mouse_Ctrl/MC1/i__carry__0_i_6/O
                         net (fo=2, routed)           0.562     7.558    Mouse_Ctrl/MC1/i__carry__0_i_6_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I5_O)        0.328     7.886 f  Mouse_Ctrl/MC1/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.445     8.331    VGA_Ctrl/i__carry__0_i_3__0
    SLICE_X7Y53          LUT5 (Prop_lut5_I3_O)        0.150     8.481 r  VGA_Ctrl/i__carry__0_i_1/O
                         net (fo=1, routed)           0.610     9.091    Mouse_Ctrl/MD1/enable_mouse_display_reg_8[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.690     9.781 r  Mouse_Ctrl/MD1/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.442    10.223    Mouse_Ctrl/MD1/geqOp
    SLICE_X9Y56          LUT5 (Prop_lut5_I3_O)        0.332    10.555 r  Mouse_Ctrl/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000    10.555    Mouse_Ctrl/MD1/enable_mouse_display_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.440    14.781    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.029    15.033    Mouse_Ctrl/MD1/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.636ns (49.221%)  route 2.719ns (50.779%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.636     5.157    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  Mouse_Ctrl/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.161     6.774    Mouse_Ctrl/MC1/x_pos[1]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.898 r  Mouse_Ctrl/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.898    Mouse_Ctrl/MC1/x_pos[3]_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.448 r  Mouse_Ctrl/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    Mouse_Ctrl/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  Mouse_Ctrl/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.051     8.812    Mouse_Ctrl/MC1/plusOp3[7]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.306     9.118 r  Mouse_Ctrl/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.118    Mouse_Ctrl/MC1/gtOp_carry_i_5_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.519 r  Mouse_Ctrl/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    Mouse_Ctrl/MC1/gtOp_carry_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.676 f  Mouse_Ctrl/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.508    10.184    Mouse_Ctrl/MC1/gtOp
    SLICE_X8Y51          LUT5 (Prop_lut5_I4_O)        0.329    10.513 r  Mouse_Ctrl/MC1/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.513    Mouse_Ctrl/MC1/x_pos[5]_i_1_n_0
    SLICE_X8Y51          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.441    14.782    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  Mouse_Ctrl/MC1/x_pos_reg[5]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.081    15.007    Mouse_Ctrl/MC1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  4.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/FSM_onehot_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.247ns (58.438%)  route 0.176ns (41.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.594     1.477    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[25]/Q
                         net (fo=4, routed)           0.176     1.801    Mouse_Ctrl/MC1/FSM_onehot_state_reg_n_0_[25]
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.099     1.900 r  Mouse_Ctrl/MC1/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.900    Mouse_Ctrl/MC1/tx_data[3]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.867     1.994    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[3]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.120     1.870    Mouse_Ctrl/MC1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/err_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.227ns (54.228%)  route 0.192ns (45.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.596     1.479    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.607 f  Mouse_Ctrl/MC1/Inst_Ps2Interface/err_reg/Q
                         net (fo=23, routed)          0.192     1.799    Mouse_Ctrl/MC1/Inst_Ps2Interface/err
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.099     1.898 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.898    Mouse_Ctrl/MC1/Inst_Ps2Interface_n_30
    SLICE_X4Y50          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.863     1.990    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.092     1.838    Mouse_Ctrl/MC1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.246ns (52.881%)  route 0.219ns (47.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.594     1.477    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[12]/Q
                         net (fo=5, routed)           0.219     1.844    Mouse_Ctrl/MC1/FSM_onehot_state_reg_n_0_[12]
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.098     1.942 r  Mouse_Ctrl/MC1/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.942    Mouse_Ctrl/MC1/tx_data[5]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.867     1.994    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[5]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.121     1.871    Mouse_Ctrl/MC1/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.652%)  route 0.261ns (58.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.596     1.479    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/Q
                         net (fo=6, routed)           0.261     1.881    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[10]
    SLICE_X1Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.926 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.926    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[10]_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.864     1.992    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.839    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/FSM_onehot_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.227ns (46.983%)  route 0.256ns (53.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.594     1.477    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[23]/Q
                         net (fo=6, routed)           0.256     1.861    Mouse_Ctrl/MC1/FSM_onehot_state_reg_n_0_[23]
    SLICE_X2Y48          LUT5 (Prop_lut5_I2_O)        0.099     1.960 r  Mouse_Ctrl/MC1/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.960    Mouse_Ctrl/MC1/tx_data[4]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.867     1.994    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[4]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.121     1.871    Mouse_Ctrl/MC1/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/periodic_check_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/periodic_check_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.567     1.450    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[14]/Q
                         net (fo=2, routed)           0.125     1.740    Mouse_Ctrl/MC1/periodic_check_cnt_reg[14]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    Mouse_Ctrl/MC1/periodic_check_cnt_reg[12]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.949 r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    Mouse_Ctrl/MC1/periodic_check_cnt_reg[16]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.834     1.962    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[16]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    Mouse_Ctrl/MC1/periodic_check_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/periodic_check_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/periodic_check_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.567     1.450    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[14]/Q
                         net (fo=2, routed)           0.125     1.740    Mouse_Ctrl/MC1/periodic_check_cnt_reg[14]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    Mouse_Ctrl/MC1/periodic_check_cnt_reg[12]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.962 r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.962    Mouse_Ctrl/MC1/periodic_check_cnt_reg[16]_i_1_n_5
    SLICE_X10Y50         FDRE                                         r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.834     1.962    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  Mouse_Ctrl/MC1/periodic_check_cnt_reg[18]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    Mouse_Ctrl/MC1/periodic_check_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.525%)  route 0.271ns (56.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.596     1.479    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  Mouse_Ctrl/MC1/tx_data_reg[7]/Q
                         net (fo=2, routed)           0.271     1.914    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[8]_0[7]
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.045     1.959 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[8]_i_1/O
                         net (fo=1, routed)           0.000     1.959    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[8]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.864     1.992    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.091     1.839    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.226ns (44.211%)  route 0.285ns (55.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.596     1.479    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.607 r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[16]/Q
                         net (fo=4, routed)           0.285     1.892    Mouse_Ctrl/MC1/FSM_onehot_state_reg_n_0_[16]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.098     1.990 r  Mouse_Ctrl/MC1/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.990    Mouse_Ctrl/MC1/tx_data[1]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.864     1.992    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  Mouse_Ctrl/MC1/tx_data_reg[1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121     1.869    Mouse_Ctrl/MC1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.184ns (36.315%)  route 0.323ns (63.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.593     1.476    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_s_reg/Q
                         net (fo=6, routed)           0.323     1.940    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_s
    SLICE_X1Y48          LUT4 (Prop_lut4_I3_O)        0.043     1.983 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[15]_i_1/O
                         net (fo=1, routed)           0.000     1.983    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[15]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.867     1.994    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.107     1.857    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54    FSM_sequential_scene_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    FSM_sequential_scene_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    FSM_sequential_scene_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y67   Clk_Div_4/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y67   Clk_Div_4/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57    Mouse_Ctrl/DB_L/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    Mouse_Ctrl/DB_L/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    Mouse_Ctrl/DB_L/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59    Mouse_Ctrl/DB_L/DFF_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    FSM_sequential_scene_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    FSM_sequential_scene_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    FSM_sequential_scene_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    FSM_sequential_scene_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    FSM_sequential_scene_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    FSM_sequential_scene_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   Clk_Div_4/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   Clk_Div_4/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   Clk_Div_4/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   Clk_Div_4/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    FSM_sequential_scene_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    FSM_sequential_scene_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    FSM_sequential_scene_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    FSM_sequential_scene_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    FSM_sequential_scene_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    FSM_sequential_scene_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   Clk_Div_4/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   Clk_Div_4/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   Clk_Div_4/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   Clk_Div_4/num_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.363ns  (logic 8.519ns (32.314%)  route 17.844ns (67.686%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=34, routed)          2.703     3.330    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.150     3.480 r  VGA_Ctrl/mem_GAME_START_0_i_66/O
                         net (fo=16, routed)          1.014     4.494    VGA_Ctrl/mem_GAME_START_0_i_66_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.328     4.822 r  VGA_Ctrl/mem_GAME_START_0_i_120/O
                         net (fo=8, routed)           1.293     6.115    VGA_Ctrl/mem_GAME_START_0_i_120_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.239 f  VGA_Ctrl/mem_GAME_START_0_i_69/O
                         net (fo=32, routed)          1.850     8.089    VGA_Ctrl/Pixel_Gen/GAME_START_addr3[10]
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.213 r  VGA_Ctrl/mem_GAME_START_0_i_71/O
                         net (fo=1, routed)           0.000     8.213    VGA_Ctrl/mem_GAME_START_0_i_71_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.787 r  VGA_Ctrl/mem_GAME_START_0_i_44/CO[2]
                         net (fo=2, routed)           0.971     9.758    VGA_Ctrl/mem_GAME_START_0_i_44_n_1
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.310    10.068 r  VGA_Ctrl/mem_GAME_START_0_i_297/O
                         net (fo=1, routed)           0.000    10.068    VGA_Ctrl/mem_GAME_START_0_i_297_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.601 r  VGA_Ctrl/mem_GAME_START_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.601    VGA_Ctrl/mem_GAME_START_0_i_247_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.916 f  VGA_Ctrl/mem_GAME_START_0_i_249/O[3]
                         net (fo=24, routed)          2.273    13.189    GAME_START_addr0[21]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.335    13.524 r  mem_GAME_START_0_i_324/O
                         net (fo=1, routed)           0.479    14.003    VGA_Ctrl/mem_GAME_START_0_i_258[2]
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    14.603 r  VGA_Ctrl/mem_GAME_START_0_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.603    VGA_Ctrl/mem_GAME_START_0_i_262_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.937 r  VGA_Ctrl/mem_GAME_START_0_i_218/O[1]
                         net (fo=3, routed)           0.811    15.748    VGA_Ctrl_n_100
    SLICE_X7Y62          LUT3 (Prop_lut3_I2_O)        0.303    16.051 r  mem_GAME_START_0_i_147/O
                         net (fo=1, routed)           0.612    16.663    VGA_Ctrl/mem_GAME_START_0_i_57_0[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.183 r  VGA_Ctrl/mem_GAME_START_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.183    VGA_Ctrl/mem_GAME_START_0_i_105_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.498 r  VGA_Ctrl/mem_GAME_START_0_i_57/O[3]
                         net (fo=12, routed)          1.365    18.863    VGA_Ctrl_n_147
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.336    19.199 r  mem_GAME_START_0_i_91/O
                         net (fo=1, routed)           0.000    19.199    mem_GAME_START_0_i_91_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    19.600 r  mem_GAME_START_0_i_55/O[3]
                         net (fo=3, routed)           0.678    20.278    mem_GAME_START_0_i_55_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I3_O)        0.306    20.584 r  mem_GAME_START_0_i_88/O
                         net (fo=1, routed)           0.000    20.584    mem_GAME_START_0_i_88_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.164 r  mem_GAME_START_0_i_54/O[2]
                         net (fo=1, routed)           0.818    21.981    mem_GAME_START_0_i_54_n_5
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.302    22.283 r  mem_GAME_START_0_i_24/O
                         net (fo=1, routed)           0.000    22.283    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1[2]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.531 r  VGA_Ctrl/mem_GAME_START_0_i_10/O[2]
                         net (fo=2, routed)           0.752    23.283    Pixel_Gen/mem_GAME_START_0_i_9_0[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    23.983 r  Pixel_Gen/mem_GAME_START_0_i_9/CO[3]
                         net (fo=7, routed)           1.335    25.317    Pixel_Gen/mem_GAME_START_0_i_9_n_0
    SLICE_X1Y65          LUT3 (Prop_lut3_I1_O)        0.154    25.471 r  Pixel_Gen/mem_GAME_START_0_i_4/O
                         net (fo=1, routed)           0.892    26.363    Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y26         RAMB18E1                                     r  Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.313ns  (logic 8.489ns (32.262%)  route 17.824ns (67.738%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=34, routed)          2.703     3.330    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.150     3.480 r  VGA_Ctrl/mem_GAME_START_0_i_66/O
                         net (fo=16, routed)          1.014     4.494    VGA_Ctrl/mem_GAME_START_0_i_66_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.328     4.822 r  VGA_Ctrl/mem_GAME_START_0_i_120/O
                         net (fo=8, routed)           1.293     6.115    VGA_Ctrl/mem_GAME_START_0_i_120_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.239 f  VGA_Ctrl/mem_GAME_START_0_i_69/O
                         net (fo=32, routed)          1.850     8.089    VGA_Ctrl/Pixel_Gen/GAME_START_addr3[10]
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.213 r  VGA_Ctrl/mem_GAME_START_0_i_71/O
                         net (fo=1, routed)           0.000     8.213    VGA_Ctrl/mem_GAME_START_0_i_71_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.787 r  VGA_Ctrl/mem_GAME_START_0_i_44/CO[2]
                         net (fo=2, routed)           0.971     9.758    VGA_Ctrl/mem_GAME_START_0_i_44_n_1
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.310    10.068 r  VGA_Ctrl/mem_GAME_START_0_i_297/O
                         net (fo=1, routed)           0.000    10.068    VGA_Ctrl/mem_GAME_START_0_i_297_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.601 r  VGA_Ctrl/mem_GAME_START_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.601    VGA_Ctrl/mem_GAME_START_0_i_247_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.916 f  VGA_Ctrl/mem_GAME_START_0_i_249/O[3]
                         net (fo=24, routed)          2.273    13.189    GAME_START_addr0[21]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.335    13.524 r  mem_GAME_START_0_i_324/O
                         net (fo=1, routed)           0.479    14.003    VGA_Ctrl/mem_GAME_START_0_i_258[2]
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    14.603 r  VGA_Ctrl/mem_GAME_START_0_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.603    VGA_Ctrl/mem_GAME_START_0_i_262_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.937 r  VGA_Ctrl/mem_GAME_START_0_i_218/O[1]
                         net (fo=3, routed)           0.811    15.748    VGA_Ctrl_n_100
    SLICE_X7Y62          LUT3 (Prop_lut3_I2_O)        0.303    16.051 r  mem_GAME_START_0_i_147/O
                         net (fo=1, routed)           0.612    16.663    VGA_Ctrl/mem_GAME_START_0_i_57_0[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.183 r  VGA_Ctrl/mem_GAME_START_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.183    VGA_Ctrl/mem_GAME_START_0_i_105_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.498 r  VGA_Ctrl/mem_GAME_START_0_i_57/O[3]
                         net (fo=12, routed)          1.365    18.863    VGA_Ctrl_n_147
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.336    19.199 r  mem_GAME_START_0_i_91/O
                         net (fo=1, routed)           0.000    19.199    mem_GAME_START_0_i_91_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    19.600 r  mem_GAME_START_0_i_55/O[3]
                         net (fo=3, routed)           0.678    20.278    mem_GAME_START_0_i_55_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I3_O)        0.306    20.584 r  mem_GAME_START_0_i_88/O
                         net (fo=1, routed)           0.000    20.584    mem_GAME_START_0_i_88_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.164 r  mem_GAME_START_0_i_54/O[2]
                         net (fo=1, routed)           0.818    21.981    mem_GAME_START_0_i_54_n_5
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.302    22.283 r  mem_GAME_START_0_i_24/O
                         net (fo=1, routed)           0.000    22.283    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1[2]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.531 r  VGA_Ctrl/mem_GAME_START_0_i_10/O[2]
                         net (fo=2, routed)           0.752    23.283    Pixel_Gen/mem_GAME_START_0_i_9_0[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    23.983 r  Pixel_Gen/mem_GAME_START_0_i_9/CO[3]
                         net (fo=7, routed)           1.335    25.317    Pixel_Gen/mem_GAME_START_0_i_9_n_0
    SLICE_X1Y65          LUT3 (Prop_lut3_I1_O)        0.124    25.441 r  Pixel_Gen/mem_GAME_START_0_i_6/O
                         net (fo=1, routed)           0.871    26.313    Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y26         RAMB18E1                                     r  Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.014ns  (logic 8.489ns (32.632%)  route 17.525ns (67.368%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=34, routed)          2.703     3.330    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.150     3.480 r  VGA_Ctrl/mem_GAME_START_0_i_66/O
                         net (fo=16, routed)          1.014     4.494    VGA_Ctrl/mem_GAME_START_0_i_66_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.328     4.822 r  VGA_Ctrl/mem_GAME_START_0_i_120/O
                         net (fo=8, routed)           1.293     6.115    VGA_Ctrl/mem_GAME_START_0_i_120_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.239 f  VGA_Ctrl/mem_GAME_START_0_i_69/O
                         net (fo=32, routed)          1.850     8.089    VGA_Ctrl/Pixel_Gen/GAME_START_addr3[10]
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.213 r  VGA_Ctrl/mem_GAME_START_0_i_71/O
                         net (fo=1, routed)           0.000     8.213    VGA_Ctrl/mem_GAME_START_0_i_71_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.787 r  VGA_Ctrl/mem_GAME_START_0_i_44/CO[2]
                         net (fo=2, routed)           0.971     9.758    VGA_Ctrl/mem_GAME_START_0_i_44_n_1
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.310    10.068 r  VGA_Ctrl/mem_GAME_START_0_i_297/O
                         net (fo=1, routed)           0.000    10.068    VGA_Ctrl/mem_GAME_START_0_i_297_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.601 r  VGA_Ctrl/mem_GAME_START_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.601    VGA_Ctrl/mem_GAME_START_0_i_247_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.916 f  VGA_Ctrl/mem_GAME_START_0_i_249/O[3]
                         net (fo=24, routed)          2.273    13.189    GAME_START_addr0[21]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.335    13.524 r  mem_GAME_START_0_i_324/O
                         net (fo=1, routed)           0.479    14.003    VGA_Ctrl/mem_GAME_START_0_i_258[2]
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    14.603 r  VGA_Ctrl/mem_GAME_START_0_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.603    VGA_Ctrl/mem_GAME_START_0_i_262_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.937 r  VGA_Ctrl/mem_GAME_START_0_i_218/O[1]
                         net (fo=3, routed)           0.811    15.748    VGA_Ctrl_n_100
    SLICE_X7Y62          LUT3 (Prop_lut3_I2_O)        0.303    16.051 r  mem_GAME_START_0_i_147/O
                         net (fo=1, routed)           0.612    16.663    VGA_Ctrl/mem_GAME_START_0_i_57_0[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.183 r  VGA_Ctrl/mem_GAME_START_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.183    VGA_Ctrl/mem_GAME_START_0_i_105_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.498 r  VGA_Ctrl/mem_GAME_START_0_i_57/O[3]
                         net (fo=12, routed)          1.365    18.863    VGA_Ctrl_n_147
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.336    19.199 r  mem_GAME_START_0_i_91/O
                         net (fo=1, routed)           0.000    19.199    mem_GAME_START_0_i_91_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    19.600 r  mem_GAME_START_0_i_55/O[3]
                         net (fo=3, routed)           0.678    20.278    mem_GAME_START_0_i_55_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I3_O)        0.306    20.584 r  mem_GAME_START_0_i_88/O
                         net (fo=1, routed)           0.000    20.584    mem_GAME_START_0_i_88_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.164 r  mem_GAME_START_0_i_54/O[2]
                         net (fo=1, routed)           0.818    21.981    mem_GAME_START_0_i_54_n_5
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.302    22.283 r  mem_GAME_START_0_i_24/O
                         net (fo=1, routed)           0.000    22.283    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1[2]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.531 r  VGA_Ctrl/mem_GAME_START_0_i_10/O[2]
                         net (fo=2, routed)           0.752    23.283    Pixel_Gen/mem_GAME_START_0_i_9_0[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    23.983 r  Pixel_Gen/mem_GAME_START_0_i_9/CO[3]
                         net (fo=7, routed)           0.912    24.895    Pixel_Gen/mem_GAME_START_0_i_9_n_0
    SLICE_X1Y65          LUT3 (Prop_lut3_I1_O)        0.124    25.019 r  Pixel_Gen/mem_GAME_START_0_i_1/O
                         net (fo=1, routed)           0.995    26.014    Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y26         RAMB18E1                                     r  Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.917ns  (logic 8.515ns (32.854%)  route 17.402ns (67.146%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=34, routed)          2.703     3.330    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.150     3.480 r  VGA_Ctrl/mem_GAME_START_0_i_66/O
                         net (fo=16, routed)          1.014     4.494    VGA_Ctrl/mem_GAME_START_0_i_66_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.328     4.822 r  VGA_Ctrl/mem_GAME_START_0_i_120/O
                         net (fo=8, routed)           1.293     6.115    VGA_Ctrl/mem_GAME_START_0_i_120_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.239 f  VGA_Ctrl/mem_GAME_START_0_i_69/O
                         net (fo=32, routed)          1.850     8.089    VGA_Ctrl/Pixel_Gen/GAME_START_addr3[10]
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.213 r  VGA_Ctrl/mem_GAME_START_0_i_71/O
                         net (fo=1, routed)           0.000     8.213    VGA_Ctrl/mem_GAME_START_0_i_71_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.787 r  VGA_Ctrl/mem_GAME_START_0_i_44/CO[2]
                         net (fo=2, routed)           0.971     9.758    VGA_Ctrl/mem_GAME_START_0_i_44_n_1
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.310    10.068 r  VGA_Ctrl/mem_GAME_START_0_i_297/O
                         net (fo=1, routed)           0.000    10.068    VGA_Ctrl/mem_GAME_START_0_i_297_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.601 r  VGA_Ctrl/mem_GAME_START_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.601    VGA_Ctrl/mem_GAME_START_0_i_247_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.916 f  VGA_Ctrl/mem_GAME_START_0_i_249/O[3]
                         net (fo=24, routed)          2.273    13.189    GAME_START_addr0[21]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.335    13.524 r  mem_GAME_START_0_i_324/O
                         net (fo=1, routed)           0.479    14.003    VGA_Ctrl/mem_GAME_START_0_i_258[2]
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    14.603 r  VGA_Ctrl/mem_GAME_START_0_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.603    VGA_Ctrl/mem_GAME_START_0_i_262_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.937 r  VGA_Ctrl/mem_GAME_START_0_i_218/O[1]
                         net (fo=3, routed)           0.811    15.748    VGA_Ctrl_n_100
    SLICE_X7Y62          LUT3 (Prop_lut3_I2_O)        0.303    16.051 r  mem_GAME_START_0_i_147/O
                         net (fo=1, routed)           0.612    16.663    VGA_Ctrl/mem_GAME_START_0_i_57_0[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.183 r  VGA_Ctrl/mem_GAME_START_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.183    VGA_Ctrl/mem_GAME_START_0_i_105_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.498 r  VGA_Ctrl/mem_GAME_START_0_i_57/O[3]
                         net (fo=12, routed)          1.365    18.863    VGA_Ctrl_n_147
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.336    19.199 r  mem_GAME_START_0_i_91/O
                         net (fo=1, routed)           0.000    19.199    mem_GAME_START_0_i_91_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    19.600 r  mem_GAME_START_0_i_55/O[3]
                         net (fo=3, routed)           0.678    20.278    mem_GAME_START_0_i_55_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I3_O)        0.306    20.584 r  mem_GAME_START_0_i_88/O
                         net (fo=1, routed)           0.000    20.584    mem_GAME_START_0_i_88_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.164 r  mem_GAME_START_0_i_54/O[2]
                         net (fo=1, routed)           0.818    21.981    mem_GAME_START_0_i_54_n_5
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.302    22.283 r  mem_GAME_START_0_i_24/O
                         net (fo=1, routed)           0.000    22.283    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1[2]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.531 r  VGA_Ctrl/mem_GAME_START_0_i_10/O[2]
                         net (fo=2, routed)           0.752    23.283    Pixel_Gen/mem_GAME_START_0_i_9_0[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    23.983 r  Pixel_Gen/mem_GAME_START_0_i_9/CO[3]
                         net (fo=7, routed)           0.910    24.893    Pixel_Gen/mem_GAME_START_0_i_9_n_0
    SLICE_X1Y65          LUT3 (Prop_lut3_I1_O)        0.150    25.043 r  Pixel_Gen/mem_GAME_START_0_i_3/O
                         net (fo=1, routed)           0.875    25.917    Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y26         RAMB18E1                                     r  Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.873ns  (logic 8.515ns (32.910%)  route 17.358ns (67.090%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=34, routed)          2.703     3.330    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.150     3.480 r  VGA_Ctrl/mem_GAME_START_0_i_66/O
                         net (fo=16, routed)          1.014     4.494    VGA_Ctrl/mem_GAME_START_0_i_66_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.328     4.822 r  VGA_Ctrl/mem_GAME_START_0_i_120/O
                         net (fo=8, routed)           1.293     6.115    VGA_Ctrl/mem_GAME_START_0_i_120_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.239 f  VGA_Ctrl/mem_GAME_START_0_i_69/O
                         net (fo=32, routed)          1.850     8.089    VGA_Ctrl/Pixel_Gen/GAME_START_addr3[10]
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.213 r  VGA_Ctrl/mem_GAME_START_0_i_71/O
                         net (fo=1, routed)           0.000     8.213    VGA_Ctrl/mem_GAME_START_0_i_71_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.787 r  VGA_Ctrl/mem_GAME_START_0_i_44/CO[2]
                         net (fo=2, routed)           0.971     9.758    VGA_Ctrl/mem_GAME_START_0_i_44_n_1
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.310    10.068 r  VGA_Ctrl/mem_GAME_START_0_i_297/O
                         net (fo=1, routed)           0.000    10.068    VGA_Ctrl/mem_GAME_START_0_i_297_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.601 r  VGA_Ctrl/mem_GAME_START_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.601    VGA_Ctrl/mem_GAME_START_0_i_247_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.916 f  VGA_Ctrl/mem_GAME_START_0_i_249/O[3]
                         net (fo=24, routed)          2.273    13.189    GAME_START_addr0[21]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.335    13.524 r  mem_GAME_START_0_i_324/O
                         net (fo=1, routed)           0.479    14.003    VGA_Ctrl/mem_GAME_START_0_i_258[2]
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    14.603 r  VGA_Ctrl/mem_GAME_START_0_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.603    VGA_Ctrl/mem_GAME_START_0_i_262_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.937 r  VGA_Ctrl/mem_GAME_START_0_i_218/O[1]
                         net (fo=3, routed)           0.811    15.748    VGA_Ctrl_n_100
    SLICE_X7Y62          LUT3 (Prop_lut3_I2_O)        0.303    16.051 r  mem_GAME_START_0_i_147/O
                         net (fo=1, routed)           0.612    16.663    VGA_Ctrl/mem_GAME_START_0_i_57_0[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.183 r  VGA_Ctrl/mem_GAME_START_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.183    VGA_Ctrl/mem_GAME_START_0_i_105_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.498 r  VGA_Ctrl/mem_GAME_START_0_i_57/O[3]
                         net (fo=12, routed)          1.365    18.863    VGA_Ctrl_n_147
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.336    19.199 r  mem_GAME_START_0_i_91/O
                         net (fo=1, routed)           0.000    19.199    mem_GAME_START_0_i_91_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    19.600 r  mem_GAME_START_0_i_55/O[3]
                         net (fo=3, routed)           0.678    20.278    mem_GAME_START_0_i_55_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I3_O)        0.306    20.584 r  mem_GAME_START_0_i_88/O
                         net (fo=1, routed)           0.000    20.584    mem_GAME_START_0_i_88_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.164 r  mem_GAME_START_0_i_54/O[2]
                         net (fo=1, routed)           0.818    21.981    mem_GAME_START_0_i_54_n_5
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.302    22.283 r  mem_GAME_START_0_i_24/O
                         net (fo=1, routed)           0.000    22.283    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1[2]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.531 r  VGA_Ctrl/mem_GAME_START_0_i_10/O[2]
                         net (fo=2, routed)           0.752    23.283    Pixel_Gen/mem_GAME_START_0_i_9_0[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    23.983 r  Pixel_Gen/mem_GAME_START_0_i_9/CO[3]
                         net (fo=7, routed)           0.912    24.895    Pixel_Gen/mem_GAME_START_0_i_9_n_0
    SLICE_X1Y65          LUT3 (Prop_lut3_I1_O)        0.150    25.045 r  Pixel_Gen/mem_GAME_START_0_i_2/O
                         net (fo=1, routed)           0.828    25.873    Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y26         RAMB18E1                                     r  Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.843ns  (logic 8.489ns (32.848%)  route 17.354ns (67.152%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=34, routed)          2.703     3.330    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.150     3.480 r  VGA_Ctrl/mem_GAME_START_0_i_66/O
                         net (fo=16, routed)          1.014     4.494    VGA_Ctrl/mem_GAME_START_0_i_66_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.328     4.822 r  VGA_Ctrl/mem_GAME_START_0_i_120/O
                         net (fo=8, routed)           1.293     6.115    VGA_Ctrl/mem_GAME_START_0_i_120_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.239 f  VGA_Ctrl/mem_GAME_START_0_i_69/O
                         net (fo=32, routed)          1.850     8.089    VGA_Ctrl/Pixel_Gen/GAME_START_addr3[10]
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.213 r  VGA_Ctrl/mem_GAME_START_0_i_71/O
                         net (fo=1, routed)           0.000     8.213    VGA_Ctrl/mem_GAME_START_0_i_71_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.787 r  VGA_Ctrl/mem_GAME_START_0_i_44/CO[2]
                         net (fo=2, routed)           0.971     9.758    VGA_Ctrl/mem_GAME_START_0_i_44_n_1
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.310    10.068 r  VGA_Ctrl/mem_GAME_START_0_i_297/O
                         net (fo=1, routed)           0.000    10.068    VGA_Ctrl/mem_GAME_START_0_i_297_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.601 r  VGA_Ctrl/mem_GAME_START_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.601    VGA_Ctrl/mem_GAME_START_0_i_247_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.916 f  VGA_Ctrl/mem_GAME_START_0_i_249/O[3]
                         net (fo=24, routed)          2.273    13.189    GAME_START_addr0[21]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.335    13.524 r  mem_GAME_START_0_i_324/O
                         net (fo=1, routed)           0.479    14.003    VGA_Ctrl/mem_GAME_START_0_i_258[2]
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    14.603 r  VGA_Ctrl/mem_GAME_START_0_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.603    VGA_Ctrl/mem_GAME_START_0_i_262_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.937 r  VGA_Ctrl/mem_GAME_START_0_i_218/O[1]
                         net (fo=3, routed)           0.811    15.748    VGA_Ctrl_n_100
    SLICE_X7Y62          LUT3 (Prop_lut3_I2_O)        0.303    16.051 r  mem_GAME_START_0_i_147/O
                         net (fo=1, routed)           0.612    16.663    VGA_Ctrl/mem_GAME_START_0_i_57_0[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.183 r  VGA_Ctrl/mem_GAME_START_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.183    VGA_Ctrl/mem_GAME_START_0_i_105_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.498 r  VGA_Ctrl/mem_GAME_START_0_i_57/O[3]
                         net (fo=12, routed)          1.365    18.863    VGA_Ctrl_n_147
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.336    19.199 r  mem_GAME_START_0_i_91/O
                         net (fo=1, routed)           0.000    19.199    mem_GAME_START_0_i_91_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    19.600 r  mem_GAME_START_0_i_55/O[3]
                         net (fo=3, routed)           0.678    20.278    mem_GAME_START_0_i_55_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I3_O)        0.306    20.584 r  mem_GAME_START_0_i_88/O
                         net (fo=1, routed)           0.000    20.584    mem_GAME_START_0_i_88_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.164 r  mem_GAME_START_0_i_54/O[2]
                         net (fo=1, routed)           0.818    21.981    mem_GAME_START_0_i_54_n_5
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.302    22.283 r  mem_GAME_START_0_i_24/O
                         net (fo=1, routed)           0.000    22.283    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1[2]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.531 r  VGA_Ctrl/mem_GAME_START_0_i_10/O[2]
                         net (fo=2, routed)           0.752    23.283    Pixel_Gen/mem_GAME_START_0_i_9_0[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    23.983 r  Pixel_Gen/mem_GAME_START_0_i_9/CO[3]
                         net (fo=7, routed)           0.910    24.893    Pixel_Gen/mem_GAME_START_0_i_9_n_0
    SLICE_X1Y65          LUT3 (Prop_lut3_I1_O)        0.124    25.017 r  Pixel_Gen/mem_GAME_START_0_i_7/O
                         net (fo=1, routed)           0.826    25.843    Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y26         RAMB18E1                                     r  Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.582ns  (logic 8.489ns (33.184%)  route 17.093ns (66.816%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=34, routed)          2.703     3.330    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.150     3.480 r  VGA_Ctrl/mem_GAME_START_0_i_66/O
                         net (fo=16, routed)          1.014     4.494    VGA_Ctrl/mem_GAME_START_0_i_66_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I4_O)        0.328     4.822 r  VGA_Ctrl/mem_GAME_START_0_i_120/O
                         net (fo=8, routed)           1.293     6.115    VGA_Ctrl/mem_GAME_START_0_i_120_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.239 f  VGA_Ctrl/mem_GAME_START_0_i_69/O
                         net (fo=32, routed)          1.850     8.089    VGA_Ctrl/Pixel_Gen/GAME_START_addr3[10]
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.213 r  VGA_Ctrl/mem_GAME_START_0_i_71/O
                         net (fo=1, routed)           0.000     8.213    VGA_Ctrl/mem_GAME_START_0_i_71_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.787 r  VGA_Ctrl/mem_GAME_START_0_i_44/CO[2]
                         net (fo=2, routed)           0.971     9.758    VGA_Ctrl/mem_GAME_START_0_i_44_n_1
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.310    10.068 r  VGA_Ctrl/mem_GAME_START_0_i_297/O
                         net (fo=1, routed)           0.000    10.068    VGA_Ctrl/mem_GAME_START_0_i_297_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.601 r  VGA_Ctrl/mem_GAME_START_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    10.601    VGA_Ctrl/mem_GAME_START_0_i_247_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.916 f  VGA_Ctrl/mem_GAME_START_0_i_249/O[3]
                         net (fo=24, routed)          2.273    13.189    GAME_START_addr0[21]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.335    13.524 r  mem_GAME_START_0_i_324/O
                         net (fo=1, routed)           0.479    14.003    VGA_Ctrl/mem_GAME_START_0_i_258[2]
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    14.603 r  VGA_Ctrl/mem_GAME_START_0_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.603    VGA_Ctrl/mem_GAME_START_0_i_262_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.937 r  VGA_Ctrl/mem_GAME_START_0_i_218/O[1]
                         net (fo=3, routed)           0.811    15.748    VGA_Ctrl_n_100
    SLICE_X7Y62          LUT3 (Prop_lut3_I2_O)        0.303    16.051 r  mem_GAME_START_0_i_147/O
                         net (fo=1, routed)           0.612    16.663    VGA_Ctrl/mem_GAME_START_0_i_57_0[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.183 r  VGA_Ctrl/mem_GAME_START_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.183    VGA_Ctrl/mem_GAME_START_0_i_105_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.498 r  VGA_Ctrl/mem_GAME_START_0_i_57/O[3]
                         net (fo=12, routed)          1.365    18.863    VGA_Ctrl_n_147
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.336    19.199 r  mem_GAME_START_0_i_91/O
                         net (fo=1, routed)           0.000    19.199    mem_GAME_START_0_i_91_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    19.600 r  mem_GAME_START_0_i_55/O[3]
                         net (fo=3, routed)           0.678    20.278    mem_GAME_START_0_i_55_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I3_O)        0.306    20.584 r  mem_GAME_START_0_i_88/O
                         net (fo=1, routed)           0.000    20.584    mem_GAME_START_0_i_88_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.164 r  mem_GAME_START_0_i_54/O[2]
                         net (fo=1, routed)           0.818    21.981    mem_GAME_START_0_i_54_n_5
    SLICE_X4Y64          LUT2 (Prop_lut2_I1_O)        0.302    22.283 r  mem_GAME_START_0_i_24/O
                         net (fo=1, routed)           0.000    22.283    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1[2]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.531 r  VGA_Ctrl/mem_GAME_START_0_i_10/O[2]
                         net (fo=2, routed)           0.752    23.283    Pixel_Gen/mem_GAME_START_0_i_9_0[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    23.983 r  Pixel_Gen/mem_GAME_START_0_i_9/CO[3]
                         net (fo=7, routed)           0.633    24.616    Pixel_Gen/mem_GAME_START_0_i_9_n_0
    SLICE_X1Y65          LUT3 (Prop_lut3_I1_O)        0.124    24.740 r  Pixel_Gen/mem_GAME_START_0_i_5/O
                         net (fo=1, routed)           0.842    25.582    Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y26         RAMB18E1                                     r  Pixel_Gen/mem_GAME_START_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.940ns  (logic 4.850ns (37.482%)  route 8.090ns (62.518%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[6]/C
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.627     0.627 f  VGA_Ctrl/line_cnt_reg[6]/Q
                         net (fo=27, routed)          1.902     2.529    VGA_Ctrl/line_cnt_reg[6]
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.653 f  VGA_Ctrl/geqOp_carry_i_9/O
                         net (fo=27, routed)          1.109     3.763    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.153     3.916 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.057     4.972    VGA_Ctrl/valid
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.327     5.299 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           1.265     6.565    VGA_Ctrl/vgaBlue_OBUF[2]
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.124     6.689 r  VGA_Ctrl/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.756     9.445    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.940 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.940    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.684ns  (logic 4.858ns (38.302%)  route 7.826ns (61.698%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[6]/C
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.627     0.627 f  VGA_Ctrl/line_cnt_reg[6]/Q
                         net (fo=27, routed)          1.902     2.529    VGA_Ctrl/line_cnt_reg[6]
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.653 f  VGA_Ctrl/geqOp_carry_i_9/O
                         net (fo=27, routed)          1.109     3.763    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.153     3.916 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.057     4.972    VGA_Ctrl/valid
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.327     5.299 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           1.127     6.427    VGA_Ctrl/vgaBlue_OBUF[2]
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.124     6.551 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.630     9.181    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.684 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.684    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 4.876ns (38.819%)  route 7.685ns (61.181%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[6]/C
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.627     0.627 f  VGA_Ctrl/line_cnt_reg[6]/Q
                         net (fo=27, routed)          1.902     2.529    VGA_Ctrl/line_cnt_reg[6]
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.653 f  VGA_Ctrl/geqOp_carry_i_9/O
                         net (fo=27, routed)          1.109     3.763    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.153     3.916 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.057     4.972    VGA_Ctrl/valid
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.327     5.299 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           1.127     6.427    VGA_Ctrl/vgaBlue_OBUF[2]
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.124     6.551 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.489     9.040    vgaBlue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.561 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.561    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.239ns (62.114%)  route 0.146ns (37.886%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[0]/C
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[0]/Q
                         net (fo=23, routed)          0.146     0.340    VGA_Ctrl/line_cnt_reg[0]
    SLICE_X14Y59         LUT5 (Prop_lut5_I3_O)        0.045     0.385 r  VGA_Ctrl/line_cnt[4]_i_1/O
                         net (fo=2, routed)           0.000     0.385    VGA_Ctrl/line_cnt[4]_i_1_n_0
    SLICE_X14Y59         FDRE                                         r  VGA_Ctrl/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.239ns (59.561%)  route 0.162ns (40.439%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[7]/C
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[7]/Q
                         net (fo=25, routed)          0.162     0.356    VGA_Ctrl/line_cnt_reg[8]_0[0]
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  VGA_Ctrl/line_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000     0.401    VGA_Ctrl/p_0_in__0[9]
    SLICE_X12Y57         FDRE                                         r  VGA_Ctrl/line_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/hsync_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.239ns (58.196%)  route 0.172ns (41.804%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[9]/C
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.194     0.194 f  VGA_Ctrl/pixel_cnt_reg[9]/Q
                         net (fo=46, routed)          0.172     0.366    VGA_Ctrl/pixel_cnt_reg[9]
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.411 r  VGA_Ctrl/hsync_i_i_1/O
                         net (fo=1, routed)           0.000     0.411    VGA_Ctrl/hsync_i_i_1_n_0
    SLICE_X13Y55         FDSE                                         r  VGA_Ctrl/hsync_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.239ns (56.981%)  route 0.180ns (43.019%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[5]/C
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/pixel_cnt_reg[5]/Q
                         net (fo=25, routed)          0.180     0.374    VGA_Ctrl/pixel_cnt_reg[5]
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  VGA_Ctrl/pixel_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.419    VGA_Ctrl/p_0_in[5]
    SLICE_X13Y54         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.239ns (54.184%)  route 0.202ns (45.816%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[9]/C
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/pixel_cnt_reg[9]/Q
                         net (fo=46, routed)          0.202     0.396    VGA_Ctrl/pixel_cnt_reg[9]
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.441 r  VGA_Ctrl/pixel_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.441    VGA_Ctrl/p_0_in[9]
    SLICE_X13Y56         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.239ns (53.385%)  route 0.209ns (46.615%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[0]/C
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[0]/Q
                         net (fo=23, routed)          0.209     0.403    VGA_Ctrl/line_cnt_reg[0]
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.448 r  VGA_Ctrl/line_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.448    VGA_Ctrl/line_cnt[5]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  VGA_Ctrl/line_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.239ns (52.669%)  route 0.215ns (47.331%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[0]/C
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.194     0.194 f  VGA_Ctrl/line_cnt_reg[0]/Q
                         net (fo=23, routed)          0.215     0.409    VGA_Ctrl/line_cnt_reg[0]
    SLICE_X15Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.454 r  VGA_Ctrl/line_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.454    VGA_Ctrl/line_cnt[0]_i_1_n_0
    SLICE_X15Y59         FDRE                                         r  VGA_Ctrl/line_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.262ns (56.717%)  route 0.200ns (43.283%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[2]/C
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/line_cnt_reg[2]/Q
                         net (fo=18, routed)          0.200     0.417    VGA_Ctrl/line_cnt_reg[2]
    SLICE_X12Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.462 r  VGA_Ctrl/line_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.462    VGA_Ctrl/line_cnt[2]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  VGA_Ctrl/line_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.265ns (56.873%)  route 0.201ns (43.127%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[3]/C
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[3]/Q
                         net (fo=18, routed)          0.142     0.359    VGA_Ctrl/Q[1]
    SLICE_X13Y55         LUT5 (Prop_lut5_I4_O)        0.048     0.407 r  VGA_Ctrl/pixel_cnt[4]_i_1/O
                         net (fo=1, routed)           0.059     0.466    VGA_Ctrl/p_0_in[4]
    SLICE_X12Y55         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.239ns (50.954%)  route 0.230ns (49.046%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[6]/C
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/pixel_cnt_reg[6]/Q
                         net (fo=23, routed)          0.230     0.424    VGA_Ctrl/Q[2]
    SLICE_X13Y56         LUT3 (Prop_lut3_I0_O)        0.045     0.469 r  VGA_Ctrl/pixel_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.469    VGA_Ctrl/p_0_in[6]
    SLICE_X13Y56         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.103ns  (logic 4.509ns (37.257%)  route 7.594ns (62.743%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.624     5.145    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.663 f  Mouse_Ctrl/MC1/xpos_reg[6]/Q
                         net (fo=14, routed)          1.799     7.462    Mouse_Ctrl/MC1/Q[5]
    SLICE_X5Y54          LUT6 (Prop_lut6_I2_O)        0.124     7.586 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.946     8.532    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124     8.656 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.044     9.700    Mouse_Ctrl/MC1/mouseInStart
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.124     9.824 r  Mouse_Ctrl/MC1/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.048    10.872    VGA_Ctrl/vgaBlue[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I3_O)        0.124    10.996 r  VGA_Ctrl/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.756    13.753    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    17.248 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.248    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.849ns  (logic 4.517ns (38.124%)  route 7.332ns (61.876%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.624     5.145    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  Mouse_Ctrl/MC1/xpos_reg[6]/Q
                         net (fo=14, routed)          1.799     7.462    Mouse_Ctrl/MC1/Q[5]
    SLICE_X5Y54          LUT6 (Prop_lut6_I2_O)        0.124     7.586 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.946     8.532    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124     8.656 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.036     9.692    VGA_Ctrl/mouseInStart
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     9.816 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.920    10.736    VGA_Ctrl/vgaRed_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.630    13.490    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.994 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.994    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 4.535ns (38.676%)  route 7.191ns (61.324%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.624     5.145    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  Mouse_Ctrl/MC1/xpos_reg[6]/Q
                         net (fo=14, routed)          1.799     7.462    Mouse_Ctrl/MC1/Q[5]
    SLICE_X5Y54          LUT6 (Prop_lut6_I2_O)        0.124     7.586 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.946     8.532    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124     8.656 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.036     9.692    VGA_Ctrl/mouseInStart
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     9.816 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.920    10.736    VGA_Ctrl/vgaRed_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.489    13.349    vgaBlue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.870 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.870    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.645ns  (logic 4.538ns (38.966%)  route 7.108ns (61.034%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.624     5.145    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.663 f  Mouse_Ctrl/MC1/xpos_reg[6]/Q
                         net (fo=14, routed)          1.799     7.462    Mouse_Ctrl/MC1/Q[5]
    SLICE_X5Y54          LUT6 (Prop_lut6_I2_O)        0.124     7.586 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.946     8.532    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124     8.656 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.044     9.700    Mouse_Ctrl/MC1/mouseInStart
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.124     9.824 r  Mouse_Ctrl/MC1/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.048    10.872    VGA_Ctrl/vgaBlue[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I3_O)        0.124    10.996 r  VGA_Ctrl/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.270    13.266    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.790 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.790    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.511ns  (logic 4.533ns (39.381%)  route 6.978ns (60.619%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.624     5.145    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  Mouse_Ctrl/MC1/xpos_reg[6]/Q
                         net (fo=14, routed)          1.799     7.462    Mouse_Ctrl/MC1/Q[5]
    SLICE_X5Y54          LUT6 (Prop_lut6_I2_O)        0.124     7.586 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.946     8.532    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124     8.656 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.036     9.692    VGA_Ctrl/mouseInStart
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     9.816 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.920    10.736    VGA_Ctrl/vgaRed_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.277    13.137    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.656 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.656    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.778ns  (logic 4.635ns (43.002%)  route 6.143ns (56.998%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  FSM_sequential_scene_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  FSM_sequential_scene_reg[0]/Q
                         net (fo=9, routed)           1.512     7.177    Mouse_Ctrl/MD1/scene[0]
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.146     7.323 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.469     7.792    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.328     8.120 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.658     8.778    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.902 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           3.504    12.406    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.925 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.925    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.767ns  (logic 4.641ns (43.100%)  route 6.127ns (56.900%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  FSM_sequential_scene_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  FSM_sequential_scene_reg[0]/Q
                         net (fo=9, routed)           1.512     7.177    Mouse_Ctrl/MD1/scene[0]
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.146     7.323 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.469     7.792    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.328     8.120 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.658     8.778    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.902 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           3.488    12.390    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.914 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.914    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.761ns  (logic 4.618ns (42.920%)  route 6.142ns (57.080%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  FSM_sequential_scene_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  FSM_sequential_scene_reg[0]/Q
                         net (fo=9, routed)           1.512     7.177    Mouse_Ctrl/MD1/scene[0]
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.146     7.323 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.469     7.792    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.328     8.120 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.658     8.778    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.902 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           3.503    12.405    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.908 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.908    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.273ns  (logic 4.645ns (45.217%)  route 5.628ns (54.783%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  FSM_sequential_scene_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  FSM_sequential_scene_reg[0]/Q
                         net (fo=9, routed)           1.512     7.177    Mouse_Ctrl/MD1/scene[0]
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.146     7.323 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.469     7.792    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.328     8.120 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.658     8.778    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.902 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           2.989    11.891    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.420 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.420    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 4.646ns (47.555%)  route 5.124ns (52.445%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  FSM_sequential_scene_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  FSM_sequential_scene_reg[0]/Q
                         net (fo=9, routed)           1.512     7.177    Mouse_Ctrl/MD1/scene[0]
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.146     7.323 r  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.469     7.792    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.328     8.120 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.658     8.778    VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.902 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           2.485    11.387    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.918 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.918    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_scene_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.212ns (31.643%)  route 0.458ns (68.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  FSM_sequential_scene_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  FSM_sequential_scene_reg[0]/Q
                         net (fo=9, routed)           0.172     1.812    Mouse_Ctrl/MC1/scene[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.048     1.860 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[2]_i_1/O
                         net (fo=1, routed)           0.286     2.146    next_scene__0[2]
    SLICE_X2Y55          LDCE                                         r  FSM_sequential_next_scene_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.783%)  route 0.470ns (69.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  FSM_sequential_scene_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  FSM_sequential_scene_reg[0]/Q
                         net (fo=9, routed)           0.286     1.926    Mouse_Ctrl/MC1/scene[0]
    SLICE_X0Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.971 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[1]_i_1/O
                         net (fo=1, routed)           0.184     2.155    next_scene__0[1]
    SLICE_X2Y55          LDCE                                         r  FSM_sequential_next_scene_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.227ns (26.471%)  route 0.631ns (73.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FSM_sequential_scene_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  FSM_sequential_scene_reg[2]/Q
                         net (fo=10, routed)          0.362     1.964    Mouse_Ctrl/MC1/scene[1]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.099     2.063 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[0]_i_1/O
                         net (fo=1, routed)           0.269     2.332    next_scene__0[0]
    SLICE_X2Y55          LDCE                                         r  FSM_sequential_next_scene_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 0.965ns (44.969%)  route 1.181ns (55.031%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.593     1.476    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.181     2.798    PS2_CLK_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.622 r  PS2_CLK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.622    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.438ns (61.507%)  route 0.900ns (38.493%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.564     1.447    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.111     1.700    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.045     1.745 r  Mouse_Ctrl/MD1/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.264     2.009    VGA_Ctrl/vgaGreen[1]_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I2_O)        0.045     2.054 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.524     2.578    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.785 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.785    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.456ns (58.973%)  route 1.013ns (41.027%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.564     1.447    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.111     1.700    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.045     1.745 r  Mouse_Ctrl/MD1/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.264     2.009    VGA_Ctrl/vgaGreen[1]_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I2_O)        0.045     2.054 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.637     2.691    vgaGreen_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.916 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.916    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.451ns (56.348%)  route 1.124ns (43.652%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FSM_sequential_scene_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_sequential_scene_reg[1]/Q
                         net (fo=4, routed)           0.361     1.976    VGA_Ctrl/scene[1]
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.045     2.021 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=3, routed)           0.161     2.182    VGA_Ctrl/vgaRed_OBUF[2]_inst_i_4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.045     2.227 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.603     2.830    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.050 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.050    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.456ns (54.923%)  route 1.195ns (45.077%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FSM_sequential_scene_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_sequential_scene_reg[1]/Q
                         net (fo=4, routed)           0.361     1.976    VGA_Ctrl/scene[1]
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.045     2.021 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=3, routed)           0.238     2.259    VGA_Ctrl/vgaRed_OBUF[2]_inst_i_4_n_0
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.045     2.304 r  VGA_Ctrl/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.596     2.900    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.125 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.125    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 0.965ns (36.220%)  route 1.699ns (63.780%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.594     1.477    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.699     3.318    PS2_DATA_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.142 r  PS2_DATA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.142    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.453ns (54.383%)  route 1.219ns (45.617%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FSM_sequential_scene_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_sequential_scene_reg[1]/Q
                         net (fo=4, routed)           0.361     1.976    VGA_Ctrl/scene[1]
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.045     2.021 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=3, routed)           0.161     2.182    VGA_Ctrl/vgaRed_OBUF[2]_inst_i_4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.045     2.227 r  VGA_Ctrl/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.697     2.924    vgaBlue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.146 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.146    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.738ns (26.247%)  route 4.884ns (73.753%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[6]/C
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/line_cnt_reg[6]/Q
                         net (fo=27, routed)          1.902     2.529    VGA_Ctrl/line_cnt_reg[6]
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.653 r  VGA_Ctrl/geqOp_carry_i_9/O
                         net (fo=27, routed)          0.871     3.524    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.150     3.674 r  VGA_Ctrl/mousepixel[1]_i_19/O
                         net (fo=10, routed)          1.045     4.719    Mouse_Ctrl/MD1/mousepixel_reg[1]_i_2_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.326     5.045 r  Mouse_Ctrl/MD1/mousepixel[0]_i_5/O
                         net (fo=1, routed)           0.000     5.045    Mouse_Ctrl/MD1/mousepixel[0]_i_5_n_0
    SLICE_X6Y54          MUXF7 (Prop_muxf7_I1_O)      0.214     5.259 r  Mouse_Ctrl/MD1/mousepixel_reg[0]_i_2/O
                         net (fo=1, routed)           1.066     6.325    Mouse_Ctrl/MD1/mousepixel_reg[0]_i_2_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.297     6.622 r  Mouse_Ctrl/MD1/mousepixel[0]_i_1/O
                         net (fo=1, routed)           0.000     6.622    Mouse_Ctrl/MD1/mousepixel[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.441     4.782    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/C

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.613ns  (logic 1.740ns (26.313%)  route 4.873ns (73.687%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[6]/C
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/line_cnt_reg[6]/Q
                         net (fo=27, routed)          1.902     2.529    VGA_Ctrl/line_cnt_reg[6]
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.653 r  VGA_Ctrl/geqOp_carry_i_9/O
                         net (fo=27, routed)          0.925     3.578    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.152     3.730 r  VGA_Ctrl/mousepixel[1]_i_20/O
                         net (fo=9, routed)           1.044     4.774    Mouse_Ctrl/MD1/mousepixel_reg[1]_i_2_1
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.326     5.100 r  Mouse_Ctrl/MD1/mousepixel[1]_i_9/O
                         net (fo=1, routed)           0.000     5.100    Mouse_Ctrl/MD1/mousepixel[1]_i_9_n_0
    SLICE_X6Y56          MUXF7 (Prop_muxf7_I1_O)      0.214     5.314 r  Mouse_Ctrl/MD1/mousepixel_reg[1]_i_2/O
                         net (fo=2, routed)           1.002     6.316    Mouse_Ctrl/MD1/mousepixel_reg[1]_i_2_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.297     6.613 r  Mouse_Ctrl/MD1/mousepixel[1]_i_1/O
                         net (fo=1, routed)           0.000     6.613    Mouse_Ctrl/MD1/mousepixel[1]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.441     4.782    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/C

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.993ns  (logic 2.029ns (33.854%)  route 3.964ns (66.146%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[6]/C
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VGA_Ctrl/line_cnt_reg[6]/Q
                         net (fo=27, routed)          1.902     2.529    VGA_Ctrl/line_cnt_reg[6]
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.653 r  VGA_Ctrl/geqOp_carry_i_9/O
                         net (fo=27, routed)          1.252     3.906    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.124     4.030 r  VGA_Ctrl/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.030    Mouse_Ctrl/MD1/geqOp_carry__0_1[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.563 r  Mouse_Ctrl/MD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.563    Mouse_Ctrl/MD1/geqOp_carry_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.817 r  Mouse_Ctrl/MD1/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.810     5.626    Mouse_Ctrl/MD1/geqOp_carry__0_n_3
    SLICE_X9Y56          LUT5 (Prop_lut5_I1_O)        0.367     5.993 r  Mouse_Ctrl/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     5.993    Mouse_Ctrl/MD1/enable_mouse_display_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.440     4.781    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.576ns (27.008%)  route 4.259ns (72.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.679     5.130    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     5.254 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.581     5.835    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X0Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.509     4.850    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.576ns (27.008%)  route 4.259ns (72.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.679     5.130    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     5.254 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.581     5.835    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X0Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.509     4.850    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.576ns (27.008%)  route 4.259ns (72.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.679     5.130    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     5.254 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.581     5.835    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X0Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.509     4.850    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.576ns (27.008%)  route 4.259ns (72.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.679     5.130    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     5.254 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.581     5.835    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X0Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.509     4.850    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 1.572ns (28.204%)  route 4.003ns (71.796%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.440     4.888    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.124     5.012 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.563     5.575    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X1Y46          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.519     4.860    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 1.572ns (28.204%)  route 4.003ns (71.796%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.440     4.888    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.124     5.012 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.563     5.575    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X1Y46          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.519     4.860    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 1.572ns (28.204%)  route 4.003ns (71.796%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.440     4.888    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.124     5.012 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.563     5.575    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X1Y46          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.519     4.860    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_next_scene_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_scene_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.290ns (59.650%)  route 0.196ns (40.350%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          LDCE                         0.000     0.000 r  FSM_sequential_next_scene_reg[0]/G
    SLICE_X2Y55          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  FSM_sequential_next_scene_reg[0]/Q
                         net (fo=1, routed)           0.196     0.441    next_scene[0]
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.045     0.486 r  FSM_sequential_scene[0]_i_1/O
                         net (fo=1, routed)           0.000     0.486    FSM_sequential_scene[0]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  FSM_sequential_scene_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.863     1.991    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  FSM_sequential_scene_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_next_scene_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_scene_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.290ns (56.202%)  route 0.226ns (43.798%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          LDCE                         0.000     0.000 r  FSM_sequential_next_scene_reg[1]/G
    SLICE_X2Y55          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  FSM_sequential_next_scene_reg[1]/Q
                         net (fo=1, routed)           0.226     0.471    next_scene[1]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.045     0.516 r  FSM_sequential_scene[1]_i_1/O
                         net (fo=1, routed)           0.000     0.516    FSM_sequential_scene[1]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  FSM_sequential_scene_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FSM_sequential_scene_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_next_scene_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_scene_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.289ns (49.814%)  route 0.291ns (50.186%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          LDCE                         0.000     0.000 r  FSM_sequential_next_scene_reg[2]/G
    SLICE_X2Y55          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  FSM_sequential_next_scene_reg[2]/Q
                         net (fo=1, routed)           0.291     0.536    next_scene[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.044     0.580 r  FSM_sequential_scene[2]_i_1/O
                         net (fo=1, routed)           0.000     0.580    FSM_sequential_scene[2]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  FSM_sequential_scene_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FSM_sequential_scene_reg[2]/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.325ns (47.229%)  route 0.363ns (52.771%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[2]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.181     0.181 r  VGA_Ctrl/pixel_cnt_reg[2]/Q
                         net (fo=25, routed)          0.209     0.390    VGA_Ctrl/Q[0]
    SLICE_X10Y53         LUT6 (Prop_lut6_I2_O)        0.099     0.489 r  VGA_Ctrl/mousepixel[1]_i_3/O
                         net (fo=2, routed)           0.154     0.643    Mouse_Ctrl/MD1/minusOp2_out[2]
    SLICE_X10Y54         LUT5 (Prop_lut5_I1_O)        0.045     0.688 r  Mouse_Ctrl/MD1/mousepixel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.688    Mouse_Ctrl/MD1/mousepixel[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.833     1.961    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.325ns (42.604%)  route 0.438ns (57.396%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[2]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.181     0.181 r  VGA_Ctrl/pixel_cnt_reg[2]/Q
                         net (fo=25, routed)          0.232     0.413    VGA_Ctrl/Q[0]
    SLICE_X10Y53         LUT6 (Prop_lut6_I1_O)        0.099     0.512 r  VGA_Ctrl/mousepixel[1]_i_5/O
                         net (fo=2, routed)           0.206     0.718    Mouse_Ctrl/MD1/minusOp2_out[1]
    SLICE_X10Y54         LUT5 (Prop_lut5_I3_O)        0.045     0.763 r  Mouse_Ctrl/MD1/mousepixel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.763    Mouse_Ctrl/MD1/mousepixel[1]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.833     1.961    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.608ns (60.655%)  route 0.394ns (39.345%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=34, routed)          0.179     0.373    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X9Y53          LUT6 (Prop_lut6_I3_O)        0.045     0.418 r  VGA_Ctrl/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.418    Mouse_Ctrl/MD1/S[1]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.573 r  Mouse_Ctrl/MD1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.573    Mouse_Ctrl/MD1/_inferred__1/i__carry_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.612 r  Mouse_Ctrl/MD1/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.612    Mouse_Ctrl/MD1/_inferred__1/i__carry__0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.677 f  Mouse_Ctrl/MD1/_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.216     0.892    Mouse_Ctrl/MD1/_inferred__1/i__carry__1_n_1
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.110     1.002 r  Mouse_Ctrl/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     1.002    Mouse_Ctrl/MD1/enable_mouse_display_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.833     1.961    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.217ns (14.160%)  route 1.313ns (85.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.313     1.530    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y47          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.867     1.994    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.562ns  (logic 0.220ns (14.094%)  route 1.342ns (85.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.342     1.562    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X1Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.863     1.991    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.265ns (16.237%)  route 1.368ns (83.763%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.368     1.588    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X1Y54          LUT4 (Prop_lut4_I0_O)        0.045     1.633 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.633    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.863     1.991    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.262ns (15.568%)  route 1.419ns (84.432%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.419     1.635    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.045     1.680 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.680    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.867     1.994    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C





