// Seed: 2343188555
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_4) begin
    id_18 <= id_11;
  end
  id_21(
      .id_0((id_8)),
      .id_1(),
      .id_2(1'b0 - 1),
      .id_3(id_7 ? 1 == id_20 : 1),
      .id_4(1'b0),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_17),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(1'b0),
      .id_12(1),
      .id_13(id_18),
      .id_14(1),
      .id_15(1),
      .id_16(1),
      .id_17(1),
      .id_18(id_7),
      .id_19(id_3),
      .id_20(1),
      .id_21(1 < 1)
  ); module_0();
endmodule
