<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control.vhd" target="rtwreport_document_frame" id="linkToText_plain">PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\IP_Core_SS_Switch_and_PWM\PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-09-21 17:37:40</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1e-08</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1e-08</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1e-08</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- SS0_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- SS1_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- SS2_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- SS3_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- SS4_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- SS5_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- SS6_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- SS7_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- SS8_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- SS9_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- SS10_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- SS11_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- SS12_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- SS13_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- SS14_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- SS15_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="40">   40   </a><span class="CT">-- SS16_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="41">   41   </a><span class="CT">-- SS17_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="42">   42   </a><span class="CT">-- SS18_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="43">   43   </a><span class="CT">-- SS19_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- SS20_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="45">   45   </a><span class="CT">-- SS21_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="46">   46   </a><span class="CT">-- SS22_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="47">   47   </a><span class="CT">-- SS23_OUT                      ce_out        1e-08</span>
</span><span><a class="LN" id="48">   48   </a><span class="CT">-- PWM_en_rd_AXI                 ce_out        1e-08</span>
</span><span><a class="LN" id="49">   49   </a><span class="CT">-- PWM_f_carrier_kHz_rd_AXI      ce_out        1e-08</span>
</span><span><a class="LN" id="50">   50   </a><span class="CT">-- PWM_T_carrier_us_rd_AXI       ce_out        1e-08</span>
</span><span><a class="LN" id="51">   51   </a><span class="CT">-- PWM_min_pulse_width_rd_AXI    ce_out        1e-08</span>
</span><span><a class="LN" id="52">   52   </a><span class="CT">-- PWM_enb_out                   ce_out        1e-08</span>
</span><span><a class="LN" id="53">   53   </a><span class="CT">-- Mode_rd_AXI                   ce_out        1e-08</span>
</span><span><a class="LN" id="54">   54   </a><span class="CT">-- Triangular_Max                ce_out        1e-08</span>
</span><span><a class="LN" id="55">   55   </a><span class="CT">-- Triangular_Min                ce_out        1e-08</span>
</span><span><a class="LN" id="56">   56   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="57">   57   </a><span class="CT">-- </span>
</span><span><a class="LN" id="58">   58   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a>
</span><span><a class="LN" id="61">   61   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="62">   62   </a><span class="CT">-- </span>
</span><span><a class="LN" id="63">   63   </a><span class="CT">-- Module: PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control</span>
</span><span><a class="LN" id="64">   64   </a><span class="CT">-- Source Path: IP_Core_SS_Switch_and_PWM/PWM_and_Switching_Signal_Control</span>
</span><span><a class="LN" id="65">   65   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="66">   66   </a><span class="CT">-- </span>
</span><span><a class="LN" id="67">   67   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="68">   68   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="69">   69   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="70">   70   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72">   72   </a><span class="KW">ENTITY</span> PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control <span class="KW">IS</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="74">   74   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="75">   75   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="76">   76   </a>        PWM_en_AXI                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="77">   77   </a>        Mode_AXI                          :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="78">   78   </a>        Scal_f_carrier_AXI                :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="79">   79   </a>        Scal_T_carrier_AXI                :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="80">   80   </a>        PWM_min_pulse_width_AXI           :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="81">   81   </a>        m_u1_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="82">   82   </a>        m_u2_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="83">   83   </a>        m_u3_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="84">   84   </a>        m_u4_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="85">   85   </a>        m_u5_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="86">   86   </a>        m_u6_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="87">   87   </a>        m_u7_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="88">   88   </a>        m_u8_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="89">   89   </a>        m_u9_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="90">   90   </a>        m_u10_norm                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="91">   91   </a>        m_u11_norm                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="92">   92   </a>        m_u12_norm                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="93">   93   </a>        m_u1_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="94">   94   </a>        m_u2_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="95">   95   </a>        m_u3_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="96">   96   </a>        m_u4_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="97">   97   </a>        m_u5_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="98">   98   </a>        m_u6_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="99">   99   </a>        m_u7_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="100">  100   </a>        m_u8_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="101">  101   </a>        m_u9_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="102">  102   </a>        m_u10_norm_AXI                    :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="103">  103   </a>        m_u11_norm_AXI                    :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="104">  104   </a>        m_u12_norm_AXI                    :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="105">  105   </a>        SS0_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="106">  106   </a>        SS1_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="107">  107   </a>        SS2_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="108">  108   </a>        SS3_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="109">  109   </a>        SS4_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="110">  110   </a>        SS5_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="111">  111   </a>        TriState_HB1_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="112">  112   </a>        TriState_HB2_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="113">  113   </a>        TriState_HB3_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="114">  114   </a>        SS6_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="115">  115   </a>        SS7_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="116">  116   </a>        SS8_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="117">  117   </a>        SS9_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="118">  118   </a>        SS10_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="119">  119   </a>        SS11_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="120">  120   </a>        TriState_HB4_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="121">  121   </a>        TriState_HB5_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="122">  122   </a>        TriState_HB6_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="123">  123   </a>        SS12_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="124">  124   </a>        SS13_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="125">  125   </a>        SS14_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="126">  126   </a>        SS15_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="127">  127   </a>        SS16_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="128">  128   </a>        SS17_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="129">  129   </a>        TriState_HB7_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="130">  130   </a>        TriState_HB8_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="131">  131   </a>        TriState_HB9_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="132">  132   </a>        SS18_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="133">  133   </a>        SS19_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="134">  134   </a>        SS20_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="135">  135   </a>        SS21_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="136">  136   </a>        SS22_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="137">  137   </a>        SS23_IN_External                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="138">  138   </a>        TriState_HB10_AXI                 :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="139">  139   </a>        TriState_HB11_AXI                 :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="140">  140   </a>        TriState_HB12_AXI                 :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="141">  141   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="142">  142   </a>        SS0_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="143">  143   </a>        SS1_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="144">  144   </a>        SS2_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="145">  145   </a>        SS3_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="146">  146   </a>        SS4_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="147">  147   </a>        SS5_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="148">  148   </a>        SS6_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="149">  149   </a>        SS7_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="150">  150   </a>        SS8_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="151">  151   </a>        SS9_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="152">  152   </a>        SS10_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="153">  153   </a>        SS11_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="154">  154   </a>        SS12_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="155">  155   </a>        SS13_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="156">  156   </a>        SS14_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="157">  157   </a>        SS15_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="158">  158   </a>        SS16_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="159">  159   </a>        SS17_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="160">  160   </a>        SS18_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="161">  161   </a>        SS19_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="162">  162   </a>        SS20_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="163">  163   </a>        SS21_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="164">  164   </a>        SS22_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="165">  165   </a>        SS23_OUT                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="166">  166   </a>        PWM_en_rd_AXI                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="167">  167   </a>        PWM_f_carrier_kHz_rd_AXI          :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="168">  168   </a>        PWM_T_carrier_us_rd_AXI           :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="169">  169   </a>        PWM_min_pulse_width_rd_AXI        :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="170">  170   </a>        PWM_enb_out                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="171">  171   </a>        Mode_rd_AXI                       :   <span class="KW">OUT</span>   std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="172">  172   </a>        Triangular_Max                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="173">  173   </a>        Triangular_Min                    :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="174">  174   </a>        );
</span><span><a class="LN" id="175">  175   </a><span class="KW">END</span> PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control;
</span><span><a class="LN" id="176">  176   </a>
</span><span><a class="LN" id="177">  177   </a>
</span><span><a class="LN" id="178">  178   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control <span class="KW">IS</span>
</span><span><a class="LN" id="179">  179   </a>
</span><span><a class="LN" id="180">  180   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_GenPWM
</span><span><a class="LN" id="182">  182   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="183">  183   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="184">  184   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="185">  185   </a>          PWM_en_AXI                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="186">  186   </a>          f_carrier_kHz_AXI               :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="187">  187   </a>          T_carrier_us_AXI                :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="188">  188   </a>          min_pulse_width_AXI             :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="189">  189   </a>          U1_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="190">  190   </a>          U2_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="191">  191   </a>          U3_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="192">  192   </a>          U4_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="193">  193   </a>          U5_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="194">  194   </a>          U6_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="195">  195   </a>          U7_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="196">  196   </a>          U8_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="197">  197   </a>          U9_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="198">  198   </a>          U10_norm                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="199">  199   </a>          U11_norm                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="200">  200   </a>          U12_norm                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="201">  201   </a>          S1                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="202">  202   </a>          S2                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="203">  203   </a>          S3                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="204">  204   </a>          S4                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="205">  205   </a>          S5                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="206">  206   </a>          S6                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="207">  207   </a>          S7                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="208">  208   </a>          S8                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="209">  209   </a>          S9                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="210">  210   </a>          S10                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="211">  211   </a>          S11                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="212">  212   </a>          S12                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="213">  213   </a>          S13                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="214">  214   </a>          S14                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="215">  215   </a>          S15                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="216">  216   </a>          S16                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="217">  217   </a>          S17                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="218">  218   </a>          S18                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="219">  219   </a>          S19                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="220">  220   </a>          S20                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="221">  221   </a>          S21                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="222">  222   </a>          S22                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="223">  223   </a>          S23                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="224">  224   </a>          S24                             :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="225">  225   </a>          PWM_en_rd_AXI                   :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="226">  226   </a>          f_carrier_kHz_rd_AXI            :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="227">  227   </a>          T_carrier_us_rd_AXI             :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="228">  228   </a>          min_pulse_width_rd_AXI          :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="229">  229   </a>          enb_out                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="230">  230   </a>          Triangle_Max                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="231">  231   </a>          Triangle_Min                    :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="232">  232   </a>          );
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="234">  234   </a>
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch
</span><span><a class="LN" id="236">  236   </a>    <span class="KW">PORT</span>( Switch_AXI                      :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="237">  237   </a>          SS0_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="238">  238   </a>          SS1_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="239">  239   </a>          SS2_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="240">  240   </a>          SS3_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="241">  241   </a>          SS4_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="242">  242   </a>          SS5_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="243">  243   </a>          SS0_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="244">  244   </a>          SS1_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="245">  245   </a>          SS2_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="246">  246   </a>          SS3_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="247">  247   </a>          SS4_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="248">  248   </a>          SS5_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="249">  249   </a>          TriState_HB1_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="250">  250   </a>          TriState_HB2_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="251">  251   </a>          TriState_HB3_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="252">  252   </a>          SS6_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="253">  253   </a>          SS7_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="254">  254   </a>          SS8_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="255">  255   </a>          SS9_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="256">  256   </a>          SS10_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="257">  257   </a>          SS11_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="258">  258   </a>          SS6_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="259">  259   </a>          SS7_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="260">  260   </a>          SS8_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="261">  261   </a>          SS9_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="262">  262   </a>          SS10_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="263">  263   </a>          SS11_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="264">  264   </a>          TriState_HB4_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="265">  265   </a>          TriState_HB5_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="266">  266   </a>          TriState_HB6_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="267">  267   </a>          SS12_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="268">  268   </a>          SS13_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="269">  269   </a>          SS14_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="270">  270   </a>          SS15_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="271">  271   </a>          SS16_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="272">  272   </a>          SS17_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="273">  273   </a>          SS12_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="274">  274   </a>          SS13_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="275">  275   </a>          SS14_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="276">  276   </a>          SS15_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="277">  277   </a>          SS16_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="278">  278   </a>          SS17_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="279">  279   </a>          TriState_HB7_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="280">  280   </a>          TriState_HB8_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="281">  281   </a>          TriState_HB9_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="282">  282   </a>          SS18_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="283">  283   </a>          SS19_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="284">  284   </a>          SS20_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="285">  285   </a>          SS21_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="286">  286   </a>          SS22_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="287">  287   </a>          SS23_IN_PWM                     :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="288">  288   </a>          SS18_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="289">  289   </a>          SS19_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="290">  290   </a>          SS20_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="291">  291   </a>          SS21_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="292">  292   </a>          SS22_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="293">  293   </a>          SS23_IN_External                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="294">  294   </a>          TriState_HB10_AXI               :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="295">  295   </a>          TriState_HB11_AXI               :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="296">  296   </a>          TriState_HB12_AXI               :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="297">  297   </a>          SS0_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="298">  298   </a>          SS1_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="299">  299   </a>          SS2_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="300">  300   </a>          SS3_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="301">  301   </a>          SS4_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="302">  302   </a>          SS5_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="303">  303   </a>          SS6_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="304">  304   </a>          SS7_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="305">  305   </a>          SS8_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="306">  306   </a>          SS9_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="307">  307   </a>          SS10_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="308">  308   </a>          SS11_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="309">  309   </a>          SS12_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="310">  310   </a>          SS13_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="311">  311   </a>          SS14_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="312">  312   </a>          SS15_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="313">  313   </a>          SS16_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="314">  314   </a>          SS17_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="315">  315   </a>          SS18_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="316">  316   </a>          SS19_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="317">  317   </a>          SS20_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="318">  318   </a>          SS21_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="319">  319   </a>          SS22_OUT                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="320">  320   </a>          SS23_OUT                        :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="321">  321   </a>          );
</span><span><a class="LN" id="322">  322   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="323">  323   </a>
</span><span><a class="LN" id="324">  324   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="325">  325   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_GenPWM
</span><span><a class="LN" id="326">  326   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_GenPWM(rtl);
</span><span><a class="LN" id="327">  327   </a>
</span><span><a class="LN" id="328">  328   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch
</span><span><a class="LN" id="329">  329   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch(rtl);
</span><span><a class="LN" id="330">  330   </a>
</span><span><a class="LN" id="331">  331   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="332">  332   </a>  <span class="KW">SIGNAL</span> Mode_AXI_unsigned                : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="333">  333   </a>  <span class="KW">SIGNAL</span> m_u1_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="334">  334   </a>  <span class="KW">SIGNAL</span> m_u1_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="335">  335   </a>  <span class="KW">SIGNAL</span> Switch7_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="336">  336   </a>  <span class="KW">SIGNAL</span> m_u2_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="337">  337   </a>  <span class="KW">SIGNAL</span> m_u2_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="338">  338   </a>  <span class="KW">SIGNAL</span> Switch8_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="339">  339   </a>  <span class="KW">SIGNAL</span> m_u3_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="340">  340   </a>  <span class="KW">SIGNAL</span> m_u3_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="341">  341   </a>  <span class="KW">SIGNAL</span> Switch9_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="342">  342   </a>  <span class="KW">SIGNAL</span> m_u4_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="343">  343   </a>  <span class="KW">SIGNAL</span> m_u4_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="344">  344   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="345">  345   </a>  <span class="KW">SIGNAL</span> m_u5_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="346">  346   </a>  <span class="KW">SIGNAL</span> m_u5_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="347">  347   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="348">  348   </a>  <span class="KW">SIGNAL</span> m_u6_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="349">  349   </a>  <span class="KW">SIGNAL</span> m_u6_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="350">  350   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="351">  351   </a>  <span class="KW">SIGNAL</span> m_u7_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="352">  352   </a>  <span class="KW">SIGNAL</span> m_u7_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="353">  353   </a>  <span class="KW">SIGNAL</span> Switch10_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="354">  354   </a>  <span class="KW">SIGNAL</span> m_u8_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="355">  355   </a>  <span class="KW">SIGNAL</span> m_u8_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="356">  356   </a>  <span class="KW">SIGNAL</span> Switch11_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="357">  357   </a>  <span class="KW">SIGNAL</span> m_u9_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="358">  358   </a>  <span class="KW">SIGNAL</span> m_u9_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="359">  359   </a>  <span class="KW">SIGNAL</span> Switch12_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="360">  360   </a>  <span class="KW">SIGNAL</span> m_u10_norm_AXI_signed            : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="361">  361   </a>  <span class="KW">SIGNAL</span> m_u10_norm_signed                : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="362">  362   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="363">  363   </a>  <span class="KW">SIGNAL</span> m_u11_norm_AXI_signed            : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="364">  364   </a>  <span class="KW">SIGNAL</span> m_u11_norm_signed                : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="365">  365   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="366">  366   </a>  <span class="KW">SIGNAL</span> m_u12_norm_AXI_signed            : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="367">  367   </a>  <span class="KW">SIGNAL</span> m_u12_norm_signed                : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="368">  368   </a>  <span class="KW">SIGNAL</span> Switch6_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="369">  369   </a>  <span class="KW">SIGNAL</span> GenPWM_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="370">  370   </a>  <span class="KW">SIGNAL</span> GenPWM_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="371">  371   </a>  <span class="KW">SIGNAL</span> GenPWM_out3                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="372">  372   </a>  <span class="KW">SIGNAL</span> GenPWM_out4                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="373">  373   </a>  <span class="KW">SIGNAL</span> GenPWM_out5                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="374">  374   </a>  <span class="KW">SIGNAL</span> GenPWM_out6                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="375">  375   </a>  <span class="KW">SIGNAL</span> GenPWM_out7                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="376">  376   </a>  <span class="KW">SIGNAL</span> GenPWM_out8                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="377">  377   </a>  <span class="KW">SIGNAL</span> GenPWM_out9                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="378">  378   </a>  <span class="KW">SIGNAL</span> GenPWM_out10                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="379">  379   </a>  <span class="KW">SIGNAL</span> GenPWM_out11                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="380">  380   </a>  <span class="KW">SIGNAL</span> GenPWM_out12                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="381">  381   </a>  <span class="KW">SIGNAL</span> GenPWM_out13                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="382">  382   </a>  <span class="KW">SIGNAL</span> GenPWM_out14                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="383">  383   </a>  <span class="KW">SIGNAL</span> GenPWM_out15                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="384">  384   </a>  <span class="KW">SIGNAL</span> GenPWM_out16                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="385">  385   </a>  <span class="KW">SIGNAL</span> GenPWM_out17                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="386">  386   </a>  <span class="KW">SIGNAL</span> GenPWM_out18                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="387">  387   </a>  <span class="KW">SIGNAL</span> GenPWM_out19                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="388">  388   </a>  <span class="KW">SIGNAL</span> GenPWM_out20                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="389">  389   </a>  <span class="KW">SIGNAL</span> GenPWM_out21                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="390">  390   </a>  <span class="KW">SIGNAL</span> GenPWM_out22                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="391">  391   </a>  <span class="KW">SIGNAL</span> GenPWM_out23                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="392">  392   </a>  <span class="KW">SIGNAL</span> GenPWM_out24                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="393">  393   </a>  <span class="KW">SIGNAL</span> GenPWM_out25                     : std_logic;
</span><span><a class="LN" id="394">  394   </a>  <span class="KW">SIGNAL</span> GenPWM_out26                     : std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="395">  395   </a>  <span class="KW">SIGNAL</span> GenPWM_out27                     : std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="396">  396   </a>  <span class="KW">SIGNAL</span> GenPWM_out28                     : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="397">  397   </a>  <span class="KW">SIGNAL</span> GenPWM_out29                     : std_logic;
</span><span><a class="LN" id="398">  398   </a>  <span class="KW">SIGNAL</span> GenPWM_out30                     : std_logic;
</span><span><a class="LN" id="399">  399   </a>  <span class="KW">SIGNAL</span> GenPWM_out31                     : std_logic;
</span><span><a class="LN" id="400">  400   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out1   : std_logic;
</span><span><a class="LN" id="401">  401   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out2   : std_logic;
</span><span><a class="LN" id="402">  402   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out3   : std_logic;
</span><span><a class="LN" id="403">  403   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out4   : std_logic;
</span><span><a class="LN" id="404">  404   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out5   : std_logic;
</span><span><a class="LN" id="405">  405   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out6   : std_logic;
</span><span><a class="LN" id="406">  406   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out7   : std_logic;
</span><span><a class="LN" id="407">  407   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out8   : std_logic;
</span><span><a class="LN" id="408">  408   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out9   : std_logic;
</span><span><a class="LN" id="409">  409   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out10  : std_logic;
</span><span><a class="LN" id="410">  410   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out11  : std_logic;
</span><span><a class="LN" id="411">  411   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out12  : std_logic;
</span><span><a class="LN" id="412">  412   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out13  : std_logic;
</span><span><a class="LN" id="413">  413   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out14  : std_logic;
</span><span><a class="LN" id="414">  414   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out15  : std_logic;
</span><span><a class="LN" id="415">  415   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out16  : std_logic;
</span><span><a class="LN" id="416">  416   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out17  : std_logic;
</span><span><a class="LN" id="417">  417   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out18  : std_logic;
</span><span><a class="LN" id="418">  418   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out19  : std_logic;
</span><span><a class="LN" id="419">  419   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out20  : std_logic;
</span><span><a class="LN" id="420">  420   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out21  : std_logic;
</span><span><a class="LN" id="421">  421   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out22  : std_logic;
</span><span><a class="LN" id="422">  422   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out23  : std_logic;
</span><span><a class="LN" id="423">  423   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out24  : std_logic;
</span><span><a class="LN" id="424">  424   </a>
</span><span><a class="LN" id="425">  425   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="426">  426   </a>  <span class="CT">-- This PWM block can be replaced by an SVM,</span>
</span><span><a class="LN" id="427">  427   </a>  <span class="CT">-- if required.</span>
</span><span><a class="LN" id="428">  428   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="429">  429   </a>  <span class="CT">-- - The PWM frequency must be between 100 Hz and 100 kHz, otherwise the counter end values must be extended/checked.</span>
</span><span><a class="LN" id="430">  430   </a>  <span class="CT">-- - Asymetrical Regular Sampled is used regarding to Grahame Holmes. </span>
</span><span><a class="LN" id="431">  431   </a>  <span class="CT">-- - An up-down-counter is used.</span>
</span><span><a class="LN" id="432">  432   </a>  <span class="CT">-- - A flag for 1 cycle is outputet at the counter maximum and minimum value for triggering subsequent blocks or interrupts.</span>
</span><span><a class="LN" id="433">  433   </a>  <span class="CT">-- - TriState flags can be used to set both switches of one phase-leg to an off-state.</span>
</span><span><a class="LN" id="434">  434   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="435">  435   </a>  <span class="CT">-- Set pulse width in percent</span>
</span><span><a class="LN" id="436">  436   </a>
</span><span><a class="LN" id="437" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  437   </a>  u_GenPWM : PWM_and_SS_control_V4_ip_src_GenPWM
</span><span><a class="LN" id="438" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  438   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="439" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  439   </a>              reset =&gt; reset,
</span><span><a class="LN" id="440" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  440   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="441" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  441   </a>              PWM_en_AXI =&gt; PWM_en_AXI,
</span><span><a class="LN" id="442" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  442   </a>              f_carrier_kHz_AXI =&gt; Scal_f_carrier_AXI,  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="443" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  443   </a>              T_carrier_us_AXI =&gt; Scal_T_carrier_AXI,  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="444" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  444   </a>              min_pulse_width_AXI =&gt; PWM_min_pulse_width_AXI,  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="445" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  445   </a>              U1_norm =&gt; std_logic_vector(Switch7_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="446" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  446   </a>              U2_norm =&gt; std_logic_vector(Switch8_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="447" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  447   </a>              U3_norm =&gt; std_logic_vector(Switch9_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="448" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  448   </a>              U4_norm =&gt; std_logic_vector(Switch1_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="449" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  449   </a>              U5_norm =&gt; std_logic_vector(Switch2_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="450" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  450   </a>              U6_norm =&gt; std_logic_vector(Switch3_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="451" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  451   </a>              U7_norm =&gt; std_logic_vector(Switch10_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="452" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  452   </a>              U8_norm =&gt; std_logic_vector(Switch11_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="453" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  453   </a>              U9_norm =&gt; std_logic_vector(Switch12_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="454" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  454   </a>              U10_norm =&gt; std_logic_vector(Switch4_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="455" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  455   </a>              U11_norm =&gt; std_logic_vector(Switch5_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="456" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  456   </a>              U12_norm =&gt; std_logic_vector(Switch6_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="457" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  457   </a>              S1 =&gt; GenPWM_out1,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="458" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  458   </a>              S2 =&gt; GenPWM_out2,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="459" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  459   </a>              S3 =&gt; GenPWM_out3,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="460" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  460   </a>              S4 =&gt; GenPWM_out4,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="461" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  461   </a>              S5 =&gt; GenPWM_out5,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="462" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  462   </a>              S6 =&gt; GenPWM_out6,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="463" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  463   </a>              S7 =&gt; GenPWM_out7,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="464" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  464   </a>              S8 =&gt; GenPWM_out8,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="465" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  465   </a>              S9 =&gt; GenPWM_out9,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="466" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  466   </a>              S10 =&gt; GenPWM_out10,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="467" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  467   </a>              S11 =&gt; GenPWM_out11,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="468" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  468   </a>              S12 =&gt; GenPWM_out12,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="469" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  469   </a>              S13 =&gt; GenPWM_out13,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="470" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  470   </a>              S14 =&gt; GenPWM_out14,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="471" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  471   </a>              S15 =&gt; GenPWM_out15,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="472" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  472   </a>              S16 =&gt; GenPWM_out16,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="473" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  473   </a>              S17 =&gt; GenPWM_out17,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="474" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  474   </a>              S18 =&gt; GenPWM_out18,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="475" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  475   </a>              S19 =&gt; GenPWM_out19,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="476" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  476   </a>              S20 =&gt; GenPWM_out20,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="477" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  477   </a>              S21 =&gt; GenPWM_out21,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="478" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  478   </a>              S22 =&gt; GenPWM_out22,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="479" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  479   </a>              S23 =&gt; GenPWM_out23,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="480" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  480   </a>              S24 =&gt; GenPWM_out24,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="481" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  481   </a>              PWM_en_rd_AXI =&gt; GenPWM_out25,
</span><span><a class="LN" id="482" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  482   </a>              f_carrier_kHz_rd_AXI =&gt; GenPWM_out26,  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="483" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  483   </a>              T_carrier_us_rd_AXI =&gt; GenPWM_out27,  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="484" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  484   </a>              min_pulse_width_rd_AXI =&gt; GenPWM_out28,  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="485" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  485   </a>              enb_out =&gt; GenPWM_out29,
</span><span><a class="LN" id="486" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  486   </a>              Triangle_Max =&gt; GenPWM_out30,
</span><span><a class="LN" id="487" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  487   </a>              Triangle_Min =&gt; GenPWM_out31
</span><span><a class="LN" id="488" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:371')" name="code2model">  488   </a>              );
</span><span><a class="LN" id="489">  489   </a>
</span><span><a class="LN" id="490" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  490   </a>  u_VSI_Control_Signal_Switch : PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch
</span><span><a class="LN" id="491" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  491   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( Switch_AXI =&gt; Mode_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="492" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  492   </a>              SS0_IN_PWM =&gt; GenPWM_out1,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="493" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  493   </a>              SS1_IN_PWM =&gt; GenPWM_out2,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="494" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  494   </a>              SS2_IN_PWM =&gt; GenPWM_out3,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="495" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  495   </a>              SS3_IN_PWM =&gt; GenPWM_out4,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="496" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  496   </a>              SS4_IN_PWM =&gt; GenPWM_out5,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="497" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  497   </a>              SS5_IN_PWM =&gt; GenPWM_out6,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="498" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  498   </a>              SS0_IN_External =&gt; SS0_IN_External,
</span><span><a class="LN" id="499" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  499   </a>              SS1_IN_External =&gt; SS1_IN_External,
</span><span><a class="LN" id="500" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  500   </a>              SS2_IN_External =&gt; SS2_IN_External,
</span><span><a class="LN" id="501" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  501   </a>              SS3_IN_External =&gt; SS3_IN_External,
</span><span><a class="LN" id="502" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  502   </a>              SS4_IN_External =&gt; SS4_IN_External,
</span><span><a class="LN" id="503" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  503   </a>              SS5_IN_External =&gt; SS5_IN_External,
</span><span><a class="LN" id="504" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  504   </a>              TriState_HB1_AXI =&gt; TriState_HB1_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="505" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  505   </a>              TriState_HB2_AXI =&gt; TriState_HB2_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="506" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  506   </a>              TriState_HB3_AXI =&gt; TriState_HB3_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="507" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  507   </a>              SS6_IN_PWM =&gt; GenPWM_out7,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="508" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  508   </a>              SS7_IN_PWM =&gt; GenPWM_out8,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="509" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  509   </a>              SS8_IN_PWM =&gt; GenPWM_out9,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="510" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  510   </a>              SS9_IN_PWM =&gt; GenPWM_out10,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="511" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  511   </a>              SS10_IN_PWM =&gt; GenPWM_out11,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="512" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  512   </a>              SS11_IN_PWM =&gt; GenPWM_out12,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="513" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  513   </a>              SS6_IN_External =&gt; SS6_IN_External,
</span><span><a class="LN" id="514" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  514   </a>              SS7_IN_External =&gt; SS7_IN_External,
</span><span><a class="LN" id="515" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  515   </a>              SS8_IN_External =&gt; SS8_IN_External,
</span><span><a class="LN" id="516" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  516   </a>              SS9_IN_External =&gt; SS9_IN_External,
</span><span><a class="LN" id="517" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  517   </a>              SS10_IN_External =&gt; SS10_IN_External,
</span><span><a class="LN" id="518" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  518   </a>              SS11_IN_External =&gt; SS11_IN_External,
</span><span><a class="LN" id="519" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  519   </a>              TriState_HB4_AXI =&gt; TriState_HB4_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="520" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  520   </a>              TriState_HB5_AXI =&gt; TriState_HB5_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="521" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  521   </a>              TriState_HB6_AXI =&gt; TriState_HB6_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="522" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  522   </a>              SS12_IN_PWM =&gt; GenPWM_out13,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="523" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  523   </a>              SS13_IN_PWM =&gt; GenPWM_out14,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="524" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  524   </a>              SS14_IN_PWM =&gt; GenPWM_out15,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="525" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  525   </a>              SS15_IN_PWM =&gt; GenPWM_out16,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="526" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  526   </a>              SS16_IN_PWM =&gt; GenPWM_out17,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="527" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  527   </a>              SS17_IN_PWM =&gt; GenPWM_out18,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="528" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  528   </a>              SS12_IN_External =&gt; SS12_IN_External,
</span><span><a class="LN" id="529" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  529   </a>              SS13_IN_External =&gt; SS13_IN_External,
</span><span><a class="LN" id="530" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  530   </a>              SS14_IN_External =&gt; SS14_IN_External,
</span><span><a class="LN" id="531" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  531   </a>              SS15_IN_External =&gt; SS15_IN_External,
</span><span><a class="LN" id="532" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  532   </a>              SS16_IN_External =&gt; SS16_IN_External,
</span><span><a class="LN" id="533" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  533   </a>              SS17_IN_External =&gt; SS17_IN_External,
</span><span><a class="LN" id="534" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  534   </a>              TriState_HB7_AXI =&gt; TriState_HB7_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="535" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  535   </a>              TriState_HB8_AXI =&gt; TriState_HB8_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="536" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  536   </a>              TriState_HB9_AXI =&gt; TriState_HB9_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="537" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  537   </a>              SS18_IN_PWM =&gt; GenPWM_out19,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="538" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  538   </a>              SS19_IN_PWM =&gt; GenPWM_out20,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="539" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  539   </a>              SS20_IN_PWM =&gt; GenPWM_out21,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="540" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  540   </a>              SS21_IN_PWM =&gt; GenPWM_out22,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="541" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  541   </a>              SS22_IN_PWM =&gt; GenPWM_out23,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="542" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  542   </a>              SS23_IN_PWM =&gt; GenPWM_out24,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="543" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  543   </a>              SS18_IN_External =&gt; SS18_IN_External,
</span><span><a class="LN" id="544" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  544   </a>              SS19_IN_External =&gt; SS19_IN_External,
</span><span><a class="LN" id="545" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  545   </a>              SS20_IN_External =&gt; SS20_IN_External,
</span><span><a class="LN" id="546" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  546   </a>              SS21_IN_External =&gt; SS21_IN_External,
</span><span><a class="LN" id="547" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  547   </a>              SS22_IN_External =&gt; SS22_IN_External,
</span><span><a class="LN" id="548" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  548   </a>              SS23_IN_External =&gt; SS23_IN_External,
</span><span><a class="LN" id="549" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  549   </a>              TriState_HB10_AXI =&gt; TriState_HB10_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="550" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  550   </a>              TriState_HB11_AXI =&gt; TriState_HB11_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="551" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  551   </a>              TriState_HB12_AXI =&gt; TriState_HB12_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="552" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  552   </a>              SS0_OUT =&gt; VSI_Control_Signal_Switch_out1,
</span><span><a class="LN" id="553" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  553   </a>              SS1_OUT =&gt; VSI_Control_Signal_Switch_out2,
</span><span><a class="LN" id="554" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  554   </a>              SS2_OUT =&gt; VSI_Control_Signal_Switch_out3,
</span><span><a class="LN" id="555" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  555   </a>              SS3_OUT =&gt; VSI_Control_Signal_Switch_out4,
</span><span><a class="LN" id="556" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  556   </a>              SS4_OUT =&gt; VSI_Control_Signal_Switch_out5,
</span><span><a class="LN" id="557" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  557   </a>              SS5_OUT =&gt; VSI_Control_Signal_Switch_out6,
</span><span><a class="LN" id="558" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  558   </a>              SS6_OUT =&gt; VSI_Control_Signal_Switch_out7,
</span><span><a class="LN" id="559" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  559   </a>              SS7_OUT =&gt; VSI_Control_Signal_Switch_out8,
</span><span><a class="LN" id="560" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  560   </a>              SS8_OUT =&gt; VSI_Control_Signal_Switch_out9,
</span><span><a class="LN" id="561" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  561   </a>              SS9_OUT =&gt; VSI_Control_Signal_Switch_out10,
</span><span><a class="LN" id="562" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  562   </a>              SS10_OUT =&gt; VSI_Control_Signal_Switch_out11,
</span><span><a class="LN" id="563" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  563   </a>              SS11_OUT =&gt; VSI_Control_Signal_Switch_out12,
</span><span><a class="LN" id="564" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  564   </a>              SS12_OUT =&gt; VSI_Control_Signal_Switch_out13,
</span><span><a class="LN" id="565" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  565   </a>              SS13_OUT =&gt; VSI_Control_Signal_Switch_out14,
</span><span><a class="LN" id="566" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  566   </a>              SS14_OUT =&gt; VSI_Control_Signal_Switch_out15,
</span><span><a class="LN" id="567" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  567   </a>              SS15_OUT =&gt; VSI_Control_Signal_Switch_out16,
</span><span><a class="LN" id="568" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  568   </a>              SS16_OUT =&gt; VSI_Control_Signal_Switch_out17,
</span><span><a class="LN" id="569" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  569   </a>              SS17_OUT =&gt; VSI_Control_Signal_Switch_out18,
</span><span><a class="LN" id="570" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  570   </a>              SS18_OUT =&gt; VSI_Control_Signal_Switch_out19,
</span><span><a class="LN" id="571" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  571   </a>              SS19_OUT =&gt; VSI_Control_Signal_Switch_out20,
</span><span><a class="LN" id="572" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  572   </a>              SS20_OUT =&gt; VSI_Control_Signal_Switch_out21,
</span><span><a class="LN" id="573" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  573   </a>              SS21_OUT =&gt; VSI_Control_Signal_Switch_out22,
</span><span><a class="LN" id="574" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  574   </a>              SS22_OUT =&gt; VSI_Control_Signal_Switch_out23,
</span><span><a class="LN" id="575" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  575   </a>              SS23_OUT =&gt; VSI_Control_Signal_Switch_out24
</span><span><a class="LN" id="576" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:8')" name="code2model">  576   </a>              );
</span><span><a class="LN" id="577">  577   </a>
</span><span><a class="LN" id="578">  578   </a>  Mode_AXI_unsigned &lt;= unsigned(Mode_AXI);
</span><span><a class="LN" id="579">  579   </a>
</span><span><a class="LN" id="580">  580   </a>  m_u1_norm_AXI_signed &lt;= signed(m_u1_norm_AXI);
</span><span><a class="LN" id="581">  581   </a>
</span><span><a class="LN" id="582">  582   </a>  m_u1_norm_signed &lt;= signed(m_u1_norm);
</span><span><a class="LN" id="583">  583   </a>
</span><span><a class="LN" id="584">  584   </a>
</span><span><a class="LN" id="585" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:221')" name="code2model">  585   </a>  Switch7_out1 &lt;= m_u1_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="586" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:221')" name="code2model">  586   </a>      m_u1_norm_signed;
</span><span><a class="LN" id="587">  587   </a>
</span><span><a class="LN" id="588">  588   </a>  m_u2_norm_AXI_signed &lt;= signed(m_u2_norm_AXI);
</span><span><a class="LN" id="589">  589   </a>
</span><span><a class="LN" id="590">  590   </a>  m_u2_norm_signed &lt;= signed(m_u2_norm);
</span><span><a class="LN" id="591">  591   </a>
</span><span><a class="LN" id="592">  592   </a>
</span><span><a class="LN" id="593" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:222')" name="code2model">  593   </a>  Switch8_out1 &lt;= m_u2_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="594" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:222')" name="code2model">  594   </a>      m_u2_norm_signed;
</span><span><a class="LN" id="595">  595   </a>
</span><span><a class="LN" id="596">  596   </a>  m_u3_norm_AXI_signed &lt;= signed(m_u3_norm_AXI);
</span><span><a class="LN" id="597">  597   </a>
</span><span><a class="LN" id="598">  598   </a>  m_u3_norm_signed &lt;= signed(m_u3_norm);
</span><span><a class="LN" id="599">  599   </a>
</span><span><a class="LN" id="600">  600   </a>
</span><span><a class="LN" id="601" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:223')" name="code2model">  601   </a>  Switch9_out1 &lt;= m_u3_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="602" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:223')" name="code2model">  602   </a>      m_u3_norm_signed;
</span><span><a class="LN" id="603">  603   </a>
</span><span><a class="LN" id="604">  604   </a>  m_u4_norm_AXI_signed &lt;= signed(m_u4_norm_AXI);
</span><span><a class="LN" id="605">  605   </a>
</span><span><a class="LN" id="606">  606   </a>  m_u4_norm_signed &lt;= signed(m_u4_norm);
</span><span><a class="LN" id="607">  607   </a>
</span><span><a class="LN" id="608">  608   </a>
</span><span><a class="LN" id="609" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1094')" name="code2model">  609   </a>  Switch1_out1 &lt;= m_u4_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="610" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1094')" name="code2model">  610   </a>      m_u4_norm_signed;
</span><span><a class="LN" id="611">  611   </a>
</span><span><a class="LN" id="612">  612   </a>  m_u5_norm_AXI_signed &lt;= signed(m_u5_norm_AXI);
</span><span><a class="LN" id="613">  613   </a>
</span><span><a class="LN" id="614">  614   </a>  m_u5_norm_signed &lt;= signed(m_u5_norm);
</span><span><a class="LN" id="615">  615   </a>
</span><span><a class="LN" id="616">  616   </a>
</span><span><a class="LN" id="617" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1095')" name="code2model">  617   </a>  Switch2_out1 &lt;= m_u5_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="618" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1095')" name="code2model">  618   </a>      m_u5_norm_signed;
</span><span><a class="LN" id="619">  619   </a>
</span><span><a class="LN" id="620">  620   </a>  m_u6_norm_AXI_signed &lt;= signed(m_u6_norm_AXI);
</span><span><a class="LN" id="621">  621   </a>
</span><span><a class="LN" id="622">  622   </a>  m_u6_norm_signed &lt;= signed(m_u6_norm);
</span><span><a class="LN" id="623">  623   </a>
</span><span><a class="LN" id="624">  624   </a>
</span><span><a class="LN" id="625" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1096')" name="code2model">  625   </a>  Switch3_out1 &lt;= m_u6_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="626" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1096')" name="code2model">  626   </a>      m_u6_norm_signed;
</span><span><a class="LN" id="627">  627   </a>
</span><span><a class="LN" id="628">  628   </a>  m_u7_norm_AXI_signed &lt;= signed(m_u7_norm_AXI);
</span><span><a class="LN" id="629">  629   </a>
</span><span><a class="LN" id="630">  630   </a>  m_u7_norm_signed &lt;= signed(m_u7_norm);
</span><span><a class="LN" id="631">  631   </a>
</span><span><a class="LN" id="632">  632   </a>
</span><span><a class="LN" id="633" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1112')" name="code2model">  633   </a>  Switch10_out1 &lt;= m_u7_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="634" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1112')" name="code2model">  634   </a>      m_u7_norm_signed;
</span><span><a class="LN" id="635">  635   </a>
</span><span><a class="LN" id="636">  636   </a>  m_u8_norm_AXI_signed &lt;= signed(m_u8_norm_AXI);
</span><span><a class="LN" id="637">  637   </a>
</span><span><a class="LN" id="638">  638   </a>  m_u8_norm_signed &lt;= signed(m_u8_norm);
</span><span><a class="LN" id="639">  639   </a>
</span><span><a class="LN" id="640">  640   </a>
</span><span><a class="LN" id="641" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1113')" name="code2model">  641   </a>  Switch11_out1 &lt;= m_u8_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="642" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1113')" name="code2model">  642   </a>      m_u8_norm_signed;
</span><span><a class="LN" id="643">  643   </a>
</span><span><a class="LN" id="644">  644   </a>  m_u9_norm_AXI_signed &lt;= signed(m_u9_norm_AXI);
</span><span><a class="LN" id="645">  645   </a>
</span><span><a class="LN" id="646">  646   </a>  m_u9_norm_signed &lt;= signed(m_u9_norm);
</span><span><a class="LN" id="647">  647   </a>
</span><span><a class="LN" id="648">  648   </a>
</span><span><a class="LN" id="649" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1114')" name="code2model">  649   </a>  Switch12_out1 &lt;= m_u9_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="650" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1114')" name="code2model">  650   </a>      m_u9_norm_signed;
</span><span><a class="LN" id="651">  651   </a>
</span><span><a class="LN" id="652">  652   </a>  m_u10_norm_AXI_signed &lt;= signed(m_u10_norm_AXI);
</span><span><a class="LN" id="653">  653   </a>
</span><span><a class="LN" id="654">  654   </a>  m_u10_norm_signed &lt;= signed(m_u10_norm);
</span><span><a class="LN" id="655">  655   </a>
</span><span><a class="LN" id="656">  656   </a>
</span><span><a class="LN" id="657" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1109')" name="code2model">  657   </a>  Switch4_out1 &lt;= m_u10_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="658" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1109')" name="code2model">  658   </a>      m_u10_norm_signed;
</span><span><a class="LN" id="659">  659   </a>
</span><span><a class="LN" id="660">  660   </a>  m_u11_norm_AXI_signed &lt;= signed(m_u11_norm_AXI);
</span><span><a class="LN" id="661">  661   </a>
</span><span><a class="LN" id="662">  662   </a>  m_u11_norm_signed &lt;= signed(m_u11_norm);
</span><span><a class="LN" id="663">  663   </a>
</span><span><a class="LN" id="664">  664   </a>
</span><span><a class="LN" id="665" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1110')" name="code2model">  665   </a>  Switch5_out1 &lt;= m_u11_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="666" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1110')" name="code2model">  666   </a>      m_u11_norm_signed;
</span><span><a class="LN" id="667">  667   </a>
</span><span><a class="LN" id="668">  668   </a>  m_u12_norm_AXI_signed &lt;= signed(m_u12_norm_AXI);
</span><span><a class="LN" id="669">  669   </a>
</span><span><a class="LN" id="670">  670   </a>  m_u12_norm_signed &lt;= signed(m_u12_norm);
</span><span><a class="LN" id="671">  671   </a>
</span><span><a class="LN" id="672">  672   </a>
</span><span><a class="LN" id="673" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1111')" name="code2model">  673   </a>  Switch6_out1 &lt;= m_u12_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="674" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:1111')" name="code2model">  674   </a>      m_u12_norm_signed;
</span><span><a class="LN" id="675">  675   </a>
</span><span><a class="LN" id="676">  676   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="677">  677   </a>
</span><span><a class="LN" id="678">  678   </a>  SS0_OUT &lt;= VSI_Control_Signal_Switch_out1;
</span><span><a class="LN" id="679">  679   </a>
</span><span><a class="LN" id="680">  680   </a>  SS1_OUT &lt;= VSI_Control_Signal_Switch_out2;
</span><span><a class="LN" id="681">  681   </a>
</span><span><a class="LN" id="682">  682   </a>  SS2_OUT &lt;= VSI_Control_Signal_Switch_out3;
</span><span><a class="LN" id="683">  683   </a>
</span><span><a class="LN" id="684">  684   </a>  SS3_OUT &lt;= VSI_Control_Signal_Switch_out4;
</span><span><a class="LN" id="685">  685   </a>
</span><span><a class="LN" id="686">  686   </a>  SS4_OUT &lt;= VSI_Control_Signal_Switch_out5;
</span><span><a class="LN" id="687">  687   </a>
</span><span><a class="LN" id="688">  688   </a>  SS5_OUT &lt;= VSI_Control_Signal_Switch_out6;
</span><span><a class="LN" id="689">  689   </a>
</span><span><a class="LN" id="690">  690   </a>  SS6_OUT &lt;= VSI_Control_Signal_Switch_out7;
</span><span><a class="LN" id="691">  691   </a>
</span><span><a class="LN" id="692">  692   </a>  SS7_OUT &lt;= VSI_Control_Signal_Switch_out8;
</span><span><a class="LN" id="693">  693   </a>
</span><span><a class="LN" id="694">  694   </a>  SS8_OUT &lt;= VSI_Control_Signal_Switch_out9;
</span><span><a class="LN" id="695">  695   </a>
</span><span><a class="LN" id="696">  696   </a>  SS9_OUT &lt;= VSI_Control_Signal_Switch_out10;
</span><span><a class="LN" id="697">  697   </a>
</span><span><a class="LN" id="698">  698   </a>  SS10_OUT &lt;= VSI_Control_Signal_Switch_out11;
</span><span><a class="LN" id="699">  699   </a>
</span><span><a class="LN" id="700">  700   </a>  SS11_OUT &lt;= VSI_Control_Signal_Switch_out12;
</span><span><a class="LN" id="701">  701   </a>
</span><span><a class="LN" id="702">  702   </a>  SS12_OUT &lt;= VSI_Control_Signal_Switch_out13;
</span><span><a class="LN" id="703">  703   </a>
</span><span><a class="LN" id="704">  704   </a>  SS13_OUT &lt;= VSI_Control_Signal_Switch_out14;
</span><span><a class="LN" id="705">  705   </a>
</span><span><a class="LN" id="706">  706   </a>  SS14_OUT &lt;= VSI_Control_Signal_Switch_out15;
</span><span><a class="LN" id="707">  707   </a>
</span><span><a class="LN" id="708">  708   </a>  SS15_OUT &lt;= VSI_Control_Signal_Switch_out16;
</span><span><a class="LN" id="709">  709   </a>
</span><span><a class="LN" id="710">  710   </a>  SS16_OUT &lt;= VSI_Control_Signal_Switch_out17;
</span><span><a class="LN" id="711">  711   </a>
</span><span><a class="LN" id="712">  712   </a>  SS17_OUT &lt;= VSI_Control_Signal_Switch_out18;
</span><span><a class="LN" id="713">  713   </a>
</span><span><a class="LN" id="714">  714   </a>  SS18_OUT &lt;= VSI_Control_Signal_Switch_out19;
</span><span><a class="LN" id="715">  715   </a>
</span><span><a class="LN" id="716">  716   </a>  SS19_OUT &lt;= VSI_Control_Signal_Switch_out20;
</span><span><a class="LN" id="717">  717   </a>
</span><span><a class="LN" id="718">  718   </a>  SS20_OUT &lt;= VSI_Control_Signal_Switch_out21;
</span><span><a class="LN" id="719">  719   </a>
</span><span><a class="LN" id="720">  720   </a>  SS21_OUT &lt;= VSI_Control_Signal_Switch_out22;
</span><span><a class="LN" id="721">  721   </a>
</span><span><a class="LN" id="722">  722   </a>  SS22_OUT &lt;= VSI_Control_Signal_Switch_out23;
</span><span><a class="LN" id="723">  723   </a>
</span><span><a class="LN" id="724">  724   </a>  SS23_OUT &lt;= VSI_Control_Signal_Switch_out24;
</span><span><a class="LN" id="725">  725   </a>
</span><span><a class="LN" id="726">  726   </a>  PWM_en_rd_AXI &lt;= GenPWM_out25;
</span><span><a class="LN" id="727">  727   </a>
</span><span><a class="LN" id="728">  728   </a>  PWM_f_carrier_kHz_rd_AXI &lt;= GenPWM_out26;
</span><span><a class="LN" id="729">  729   </a>
</span><span><a class="LN" id="730">  730   </a>  PWM_T_carrier_us_rd_AXI &lt;= GenPWM_out27;
</span><span><a class="LN" id="731">  731   </a>
</span><span><a class="LN" id="732">  732   </a>  PWM_min_pulse_width_rd_AXI &lt;= GenPWM_out28;
</span><span><a class="LN" id="733">  733   </a>
</span><span><a class="LN" id="734">  734   </a>  PWM_enb_out &lt;= GenPWM_out29;
</span><span><a class="LN" id="735">  735   </a>
</span><span><a class="LN" id="736">  736   </a>  Mode_rd_AXI &lt;= Mode_AXI;
</span><span><a class="LN" id="737">  737   </a>
</span><span><a class="LN" id="738">  738   </a>  Triangular_Max &lt;= GenPWM_out30;
</span><span><a class="LN" id="739">  739   </a>
</span><span><a class="LN" id="740">  740   </a>  Triangular_Min &lt;= GenPWM_out31;
</span><span><a class="LN" id="741">  741   </a>
</span><span><a class="LN" id="742">  742   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="743">  743   </a>
</span><span><a class="LN" id="744">  744   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
