{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654826369592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654826369592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:59:29 2022 " "Processing started: Thu Jun 09 22:59:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654826369592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654826369592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nRisc -c nRisc " "Command: quartus_map --read_settings_files=on --write_settings_files=off nRisc -c nRisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654826369592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654826370139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nrisc.v 1 1 " "Using design file nrisc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nRisc " "Found entity 1: nRisc" {  } { { "nrisc.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nRisc " "Elaborating entity \"nRisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654826370248 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_Module " "Elaborating entity \"pc\" for hierarchy \"pc:pc_Module\"" {  } { { "nrisc.v" "pc_Module" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradores.v 1 1 " "Using design file registradores.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:registradores_Module " "Elaborating entity \"registradores\" for hierarchy \"registradores:registradores_Module\"" {  } { { "nrisc.v" "registradores_Module" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370295 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor2para8.v 1 1 " "Using design file extensor2para8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extensor2para8 " "Found entity 1: extensor2para8" {  } { { "extensor2para8.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/extensor2para8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor2para8 extensor2para8:extensor2para8_Module " "Elaborating entity \"extensor2para8\" for hierarchy \"extensor2para8:extensor2para8_Module\"" {  } { { "nrisc.v" "extensor2para8_Module" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor6para8.v 1 1 " "Using design file extensor6para8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extensor6para8 " "Found entity 1: extensor6para8" {  } { { "extensor6para8.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/extensor6para8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor6para8 extensor6para8:extensor6para8_Module " "Elaborating entity \"extensor6para8\" for hierarchy \"extensor6para8:extensor6para8_Module\"" {  } { { "nrisc.v" "extensor6para8_Module" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxzero.v 1 1 " "Using design file muxzero.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Muxzero " "Found entity 1: Muxzero" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370357 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxzero Muxzero:Muxzero_Module " "Elaborating entity \"Muxzero\" for hierarchy \"Muxzero:Muxzero_Module\"" {  } { { "nrisc.v" "Muxzero_Module" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370357 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out muxzero.v(11) " "Verilog HDL Always Construct warning at muxzero.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370357 "|nRisc|Muxzero:Muxzero_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] muxzero.v(11) " "Inferred latch for \"out\[0\]\" at muxzero.v(11)" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370357 "|nRisc|Muxzero:Muxzero_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] muxzero.v(11) " "Inferred latch for \"out\[1\]\" at muxzero.v(11)" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370357 "|nRisc|Muxzero:Muxzero_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] muxzero.v(11) " "Inferred latch for \"out\[2\]\" at muxzero.v(11)" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370357 "|nRisc|Muxzero:Muxzero_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] muxzero.v(11) " "Inferred latch for \"out\[3\]\" at muxzero.v(11)" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370357 "|nRisc|Muxzero:Muxzero_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] muxzero.v(11) " "Inferred latch for \"out\[4\]\" at muxzero.v(11)" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370357 "|nRisc|Muxzero:Muxzero_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] muxzero.v(11) " "Inferred latch for \"out\[5\]\" at muxzero.v(11)" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370357 "|nRisc|Muxzero:Muxzero_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] muxzero.v(11) " "Inferred latch for \"out\[6\]\" at muxzero.v(11)" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370357 "|nRisc|Muxzero:Muxzero_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] muxzero.v(11) " "Inferred latch for \"out\[7\]\" at muxzero.v(11)" {  } { { "muxzero.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/muxzero.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370357 "|nRisc|Muxzero:Muxzero_Module"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controle.v(72) " "Verilog HDL warning at controle.v(72): extended using \"x\" or \"z\"" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654826370373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controle.v 1 1 " "Using design file controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle_Module " "Elaborating entity \"Controle\" for hierarchy \"Controle:controle_Module\"" {  } { { "nrisc.v" "controle_Module" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(72) " "Verilog HDL assignment warning at controle.v(72): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "controle.v(134) " "Verilog HDL warning at controle.v(134): ignoring unsupported system task" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 134 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump controle.v(16) " "Verilog HDL Always Construct warning at controle.v(16): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoReg controle.v(16) " "Verilog HDL Always Construct warning at controle.v(16): inferring latch(es) for variable \"memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead controle.v(16) " "Verilog HDL Always Construct warning at controle.v(16): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite controle.v(16) " "Verilog HDL Always Construct warning at controle.v(16): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAsrc controle.v(16) " "Verilog HDL Always Construct warning at controle.v(16): inferring latch(es) for variable \"ULAsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite controle.v(16) " "Verilog HDL Always Construct warning at controle.v(16): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "beq controle.v(16) " "Verilog HDL Always Construct warning at controle.v(16): inferring latch(es) for variable \"beq\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "atr controle.v(16) " "Verilog HDL Always Construct warning at controle.v(16): inferring latch(es) for variable \"atr\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAop controle.v(16) " "Verilog HDL Always Construct warning at controle.v(16): inferring latch(es) for variable \"ULAop\", which holds its previous value in one or more paths through the always construct" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[0\] controle.v(16) " "Inferred latch for \"ULAop\[0\]\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[1\] controle.v(16) " "Inferred latch for \"ULAop\[1\]\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[2\] controle.v(16) " "Inferred latch for \"ULAop\[2\]\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "atr controle.v(16) " "Inferred latch for \"atr\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beq controle.v(16) " "Inferred latch for \"beq\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite controle.v(16) " "Inferred latch for \"regWrite\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAsrc controle.v(16) " "Inferred latch for \"ULAsrc\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite controle.v(16) " "Inferred latch for \"memWrite\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead controle.v(16) " "Inferred latch for \"memRead\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoReg controle.v(16) " "Inferred latch for \"memtoReg\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump controle.v(16) " "Inferred latch for \"jump\" at controle.v(16)" {  } { { "controle.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/controle.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370373 "|nRisc|Controle:controle_Module"}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux mux.v " "Entity \"Mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1654826370389 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.v 1 1 " "Using design file mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:Mux_REGtoULA " "Elaborating entity \"Mux\" for hierarchy \"Mux:Mux_REGtoULA\"" {  } { { "nrisc.v" "Mux_REGtoULA" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370389 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux.v(8) " "Verilog HDL Always Construct warning at mux.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654826370389 "|nRisc|Mux:Mux_REGtoULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux.v(8) " "Inferred latch for \"out\[0\]\" at mux.v(8)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370389 "|nRisc|Mux:Mux_REGtoULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux.v(8) " "Inferred latch for \"out\[1\]\" at mux.v(8)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370389 "|nRisc|Mux:Mux_REGtoULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux.v(8) " "Inferred latch for \"out\[2\]\" at mux.v(8)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370389 "|nRisc|Mux:Mux_REGtoULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux.v(8) " "Inferred latch for \"out\[3\]\" at mux.v(8)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370389 "|nRisc|Mux:Mux_REGtoULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux.v(8) " "Inferred latch for \"out\[4\]\" at mux.v(8)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370389 "|nRisc|Mux:Mux_REGtoULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux.v(8) " "Inferred latch for \"out\[5\]\" at mux.v(8)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370389 "|nRisc|Mux:Mux_REGtoULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux.v(8) " "Inferred latch for \"out\[6\]\" at mux.v(8)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370389 "|nRisc|Mux:Mux_REGtoULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux.v(8) " "Inferred latch for \"out\[7\]\" at mux.v(8)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654826370389 "|nRisc|Mux:Mux_REGtoULA"}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_Module " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_Module\"" {  } { { "nrisc.v" "ULA_Module" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ula.v(17) " "Verilog HDL assignment warning at ula.v(17): truncated value with size 32 to match size of target (8)" {  } { { "ula.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/ula.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654826370404 "|nRisc|ULA:ULA_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ula.v(19) " "Verilog HDL assignment warning at ula.v(19): truncated value with size 32 to match size of target (8)" {  } { { "ula.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/ula.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654826370404 "|nRisc|ULA:ULA_Module"}
{ "Warning" "WSGN_SEARCH_FILE" "somadorpc.v 1 1 " "Using design file somadorpc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somadorPC " "Found entity 1: somadorPC" {  } { { "somadorpc.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/somadorpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370435 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorPC somadorPC:somadorPC_Module " "Elaborating entity \"somadorPC\" for hierarchy \"somadorPC:somadorPC_Module\"" {  } { { "nrisc.v" "somadorPC_Module" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 somadorpc.v(12) " "Verilog HDL assignment warning at somadorpc.v(12): truncated value with size 32 to match size of target (8)" {  } { { "somadorpc.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/somadorpc.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654826370435 "|nRisc|somadorPC:somadorPC_Module"}
{ "Warning" "WSGN_SEARCH_FILE" "memdados.v 1 1 " "Using design file memdados.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memDados " "Found entity 1: memDados" {  } { { "memdados.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/memdados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370451 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memDados memDados:Memoria " "Elaborating entity \"memDados\" for hierarchy \"memDados:Memoria\"" {  } { { "nrisc.v" "Memoria" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "meminst.v 1 1 " "Using design file meminst.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memInst " "Found entity 1: memInst" {  } { { "meminst.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/meminst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654826370467 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654826370467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memInst memInst:MemoriaInstrucao " "Elaborating entity \"memInst\" for hierarchy \"memInst:MemoriaInstrucao\"" {  } { { "nrisc.v" "MemoriaInstrucao" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654826370482 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "inst meminst.v(29) " "Verilog HDL warning at meminst.v(29): initial value for variable inst should be constant" {  } { { "meminst.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/meminst.v" 29 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1654826370482 "|nRisc|memInst:MemoriaInstrucao"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst 0 meminst.v(25) " "Net \"inst\" at meminst.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "meminst.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/meminst.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654826370482 "|nRisc|memInst:MemoriaInstrucao"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/output_files/nRisc.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/output_files/nRisc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1654826370842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654826371006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654826371006 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "nrisc.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654826371074 "|nRisc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "nrisc.v" "" { Text "C:/altera/13.0sp1/QuartusProjects/Git-Verilog/nRisc/nrisc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654826371074 "|nRisc|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1654826371074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654826371075 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654826371075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654826371075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654826371120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:59:31 2022 " "Processing ended: Thu Jun 09 22:59:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654826371120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654826371120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654826371120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654826371120 ""}
