TimeQuest Timing Analyzer report for DE2_Audio_Example
Thu Mar 22 15:53:40 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'SW[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'avconf:inst1|mI2C_CTRL_CLK'
 14. Slow Model Setup: 'avconf:inst1|LUT_INDEX[1]'
 15. Slow Model Hold: 'avconf:inst1|LUT_INDEX[1]'
 16. Slow Model Hold: 'SW[0]'
 17. Slow Model Hold: 'CLOCK_50'
 18. Slow Model Hold: 'avconf:inst1|mI2C_CTRL_CLK'
 19. Slow Model Minimum Pulse Width: 'SW[0]'
 20. Slow Model Minimum Pulse Width: 'avconf:inst1|mI2C_CTRL_CLK'
 21. Slow Model Minimum Pulse Width: 'avconf:inst1|LUT_INDEX[1]'
 22. Slow Model Minimum Pulse Width: 'CLOCK_50'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'SW[0]'
 35. Fast Model Setup: 'CLOCK_50'
 36. Fast Model Setup: 'avconf:inst1|mI2C_CTRL_CLK'
 37. Fast Model Setup: 'avconf:inst1|LUT_INDEX[1]'
 38. Fast Model Hold: 'avconf:inst1|LUT_INDEX[1]'
 39. Fast Model Hold: 'CLOCK_50'
 40. Fast Model Hold: 'SW[0]'
 41. Fast Model Hold: 'avconf:inst1|mI2C_CTRL_CLK'
 42. Fast Model Minimum Pulse Width: 'SW[0]'
 43. Fast Model Minimum Pulse Width: 'avconf:inst1|mI2C_CTRL_CLK'
 44. Fast Model Minimum Pulse Width: 'avconf:inst1|LUT_INDEX[1]'
 45. Fast Model Minimum Pulse Width: 'CLOCK_50'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Progagation Delay
 58. Minimum Progagation Delay
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; DE2_Audio_Example                                  ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------+--------------------------------------------------+
; Clock Name                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                         ; Targets                                          ;
+----------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------+--------------------------------------------------+
; avconf:inst1|LUT_INDEX[1]                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                ; { avconf:inst1|LUT_INDEX[1] }                    ;
; avconf:inst1|mI2C_CTRL_CLK                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                ; { avconf:inst1|mI2C_CTRL_CLK }                   ;
; CLOCK_50                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                ; { CLOCK_50 }                                     ;
; inst|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|Audio_Clock|altpll_component|pll|inclk[0] ; { inst|Audio_Clock|altpll_component|pll|clk[0] } ;
; SW[0]                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                ; { SW[0] }                                        ;
+----------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                              ;
+-------------+-----------------+----------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                 ; Note                    ;
+-------------+-----------------+----------------------------+-------------------------+
; 52.78 MHz   ; 52.78 MHz       ; CLOCK_50                   ;                         ;
; 237.19 MHz  ; 237.19 MHz      ; avconf:inst1|mI2C_CTRL_CLK ;                         ;
; 284.74 MHz  ; 284.74 MHz      ; SW[0]                      ;                         ;
; 1666.67 MHz ; 403.23 MHz      ; avconf:inst1|LUT_INDEX[1]  ; limit due to hold check ;
+-------------+-----------------+----------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow Model Setup Summary                             ;
+----------------------------+---------+---------------+
; Clock                      ; Slack   ; End Point TNS ;
+----------------------------+---------+---------------+
; SW[0]                      ; -13.502 ; -388.899      ;
; CLOCK_50                   ; -8.244  ; -434.349      ;
; avconf:inst1|mI2C_CTRL_CLK ; -3.216  ; -132.820      ;
; avconf:inst1|LUT_INDEX[1]  ; -1.761  ; -24.386       ;
+----------------------------+---------+---------------+


+-----------------------------------------------------+
; Slow Model Hold Summary                             ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; avconf:inst1|LUT_INDEX[1]  ; -1.240 ; -16.066       ;
; SW[0]                      ; 0.203  ; 0.000         ;
; CLOCK_50                   ; 0.211  ; 0.000         ;
; avconf:inst1|mI2C_CTRL_CLK ; 0.391  ; 0.000         ;
+----------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; SW[0]                      ; -1.380 ; -1.380        ;
; avconf:inst1|mI2C_CTRL_CLK ; -0.500 ; -56.000       ;
; avconf:inst1|LUT_INDEX[1]  ; 0.500  ; 0.000         ;
; CLOCK_50                   ; 7.873  ; 0.000         ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SW[0]'                                                                                                                                                                             ;
+---------+---------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.502 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.001      ; 14.163     ;
; -13.488 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 14.160     ;
; -13.463 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.001      ; 14.124     ;
; -13.449 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 14.121     ;
; -13.446 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 14.118     ;
; -13.419 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.001      ; 14.080     ;
; -13.417 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 14.089     ;
; -13.414 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.133      ; 14.097     ;
; -13.405 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.100      ; 14.066     ;
; -13.400 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.144      ; 14.094     ;
; -13.395 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.003      ; 14.061     ;
; -13.392 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.001      ; 14.053     ;
; -13.391 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 14.063     ;
; -13.381 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.014      ; 14.058     ;
; -13.380 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 14.052     ;
; -13.375 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.133      ; 14.058     ;
; -13.366 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.100      ; 14.027     ;
; -13.364 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.001      ; 14.025     ;
; -13.361 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.144      ; 14.055     ;
; -13.358 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.144      ; 14.052     ;
; -13.356 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.003      ; 14.022     ;
; -13.352 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 14.024     ;
; -13.349 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 14.021     ;
; -13.345 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 14.015     ;
; -13.345 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 14.017     ;
; -13.342 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.014      ; 14.019     ;
; -13.339 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.014      ; 14.016     ;
; -13.331 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.133      ; 14.014     ;
; -13.331 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.122      ; 14.012     ;
; -13.329 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.144      ; 14.023     ;
; -13.322 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.100      ; 13.983     ;
; -13.320 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 13.992     ;
; -13.315 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[5] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 13.987     ;
; -13.312 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.003      ; 13.978     ;
; -13.310 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.014      ; 13.987     ;
; -13.307 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 13.979     ;
; -13.306 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 13.976     ;
; -13.304 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.133      ; 13.987     ;
; -13.301 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.110      ; 13.972     ;
; -13.298 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.110      ; 13.958     ;
; -13.295 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.100      ; 13.956     ;
; -13.292 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.144      ; 13.986     ;
; -13.292 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.122      ; 13.973     ;
; -13.289 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.122      ; 13.970     ;
; -13.287 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.121      ; 13.969     ;
; -13.286 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.001      ; 13.947     ;
; -13.285 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.003      ; 13.951     ;
; -13.284 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.121      ; 13.955     ;
; -13.283 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 13.955     ;
; -13.276 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.133      ; 13.959     ;
; -13.273 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.014      ; 13.950     ;
; -13.267 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.100      ; 13.928     ;
; -13.262 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 13.932     ;
; -13.262 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.110      ; 13.933     ;
; -13.260 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.122      ; 13.941     ;
; -13.259 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.110      ; 13.919     ;
; -13.257 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.004      ; 13.928     ;
; -13.257 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.144      ; 13.951     ;
; -13.257 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.003      ; 13.923     ;
; -13.253 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[8] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.008      ; 13.921     ;
; -13.249 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.001      ; 13.910     ;
; -13.248 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 13.920     ;
; -13.248 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.121      ; 13.930     ;
; -13.245 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.121      ; 13.927     ;
; -13.245 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.121      ; 13.916     ;
; -13.243 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.015      ; 13.925     ;
; -13.242 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.121      ; 13.913     ;
; -13.238 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.014      ; 13.915     ;
; -13.235 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 13.907     ;
; -13.235 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 13.905     ;
; -13.227 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[5] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.144      ; 13.921     ;
; -13.223 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.122      ; 13.904     ;
; -13.219 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.144      ; 13.913     ;
; -13.218 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[5] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 13.890     ;
; -13.218 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.110      ; 13.889     ;
; -13.218 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.004      ; 13.889     ;
; -13.217 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.139      ; 13.908     ;
; -13.217 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.001      ; 13.878     ;
; -13.216 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[6] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.001      ; 13.877     ;
; -13.216 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.121      ; 13.898     ;
; -13.215 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.110      ; 13.875     ;
; -13.213 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.121      ; 13.884     ;
; -13.210 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 13.882     ;
; -13.208 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[5] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.014      ; 13.885     ;
; -13.207 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.111      ; 13.877     ;
; -13.204 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[4] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.012      ; 13.876     ;
; -13.204 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.015      ; 13.886     ;
; -13.203 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.150      ; 13.905     ;
; -13.202 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.131      ; 13.677     ;
; -13.201 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.015      ; 13.883     ;
; -13.200 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.014      ; 13.877     ;
; -13.199 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.117      ; 13.834     ;
; -13.198 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.133      ; 13.881     ;
; -13.191 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.110      ; 13.862     ;
; -13.189 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.100      ; 13.850     ;
; -13.188 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.968      ; 13.831     ;
; -13.188 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.122      ; 13.869     ;
; -13.188 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.110      ; 13.848     ;
; -13.188 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.142      ; 13.674     ;
; -13.185 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ; CLOCK_50     ; SW[0]       ; 0.500        ; 1.128      ; 13.831     ;
+---------+---------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.244 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 7.754      ;
; -8.113 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 7.623      ;
; -8.060 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.928     ; 7.597      ;
; -7.929 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.928     ; 7.466      ;
; -7.918 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.929     ; 7.454      ;
; -7.888 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.029     ; 7.324      ;
; -7.809 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 7.313      ;
; -7.787 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.929     ; 7.323      ;
; -7.757 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.029     ; 7.193      ;
; -7.694 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.933     ; 7.226      ;
; -7.638 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 7.142      ;
; -7.638 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 7.142      ;
; -7.636 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 7.146      ;
; -7.636 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.934     ; 7.167      ;
; -7.598 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.047     ; 7.016      ;
; -7.589 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 7.093      ;
; -7.573 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.943     ; 7.095      ;
; -7.564 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.939     ; 7.090      ;
; -7.563 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.933     ; 7.095      ;
; -7.560 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 7.064      ;
; -7.548 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.083     ; 6.930      ;
; -7.502 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 7.006      ;
; -7.493 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 7.003      ;
; -7.488 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.935     ; 7.018      ;
; -7.467 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.047     ; 6.885      ;
; -7.465 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.934     ; 6.996      ;
; -7.465 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.934     ; 6.996      ;
; -7.464 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 6.974      ;
; -7.455 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.911     ; 7.009      ;
; -7.452 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.928     ; 6.989      ;
; -7.449 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.924     ; 6.990      ;
; -7.445 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.082     ; 6.828      ;
; -7.442 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.943     ; 6.964      ;
; -7.430 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 6.940      ;
; -7.427 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 6.931      ;
; -7.421 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.035     ; 6.851      ;
; -7.417 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.083     ; 6.799      ;
; -7.416 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.934     ; 6.947      ;
; -7.393 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.939     ; 6.919      ;
; -7.393 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.939     ; 6.919      ;
; -7.387 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.934     ; 6.918      ;
; -7.349 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.946     ; 6.868      ;
; -7.344 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.939     ; 6.870      ;
; -7.329 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.934     ; 6.860      ;
; -7.324 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.911     ; 6.878      ;
; -7.318 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.924     ; 6.859      ;
; -7.317 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.935     ; 6.847      ;
; -7.317 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.935     ; 6.847      ;
; -7.315 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.939     ; 6.841      ;
; -7.314 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.082     ; 6.697      ;
; -7.310 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.929     ; 6.846      ;
; -7.309 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.928     ; 6.846      ;
; -7.280 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.029     ; 6.716      ;
; -7.280 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.928     ; 6.817      ;
; -7.273 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 6.783      ;
; -7.268 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.935     ; 6.798      ;
; -7.257 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.939     ; 6.783      ;
; -7.254 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.934     ; 6.785      ;
; -7.250 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.035     ; 6.680      ;
; -7.250 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.035     ; 6.680      ;
; -7.249 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 6.753      ;
; -7.246 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.928     ; 6.783      ;
; -7.239 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.935     ; 6.769      ;
; -7.220 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 6.730      ;
; -7.218 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.946     ; 6.737      ;
; -7.212 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 6.716      ;
; -7.211 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 6.721      ;
; -7.205 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 6.715      ;
; -7.203 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.053     ; 6.615      ;
; -7.201 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.035     ; 6.631      ;
; -7.187 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 6.691      ;
; -7.182 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.939     ; 6.708      ;
; -7.181 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.935     ; 6.711      ;
; -7.173 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 6.683      ;
; -7.172 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.035     ; 6.602      ;
; -7.167 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.929     ; 6.703      ;
; -7.158 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 6.668      ;
; -7.143 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.949     ; 6.659      ;
; -7.138 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.929     ; 6.674      ;
; -7.137 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.029     ; 6.573      ;
; -7.135 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.089     ; 6.511      ;
; -7.115 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.083     ; 6.497      ;
; -7.114 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.035     ; 6.544      ;
; -7.108 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.029     ; 6.544      ;
; -7.106 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.935     ; 6.636      ;
; -7.104 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.929     ; 6.640      ;
; -7.089 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.928     ; 6.626      ;
; -7.086 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.933     ; 6.618      ;
; -7.076 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.934     ; 6.607      ;
; -7.074 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.029     ; 6.510      ;
; -7.067 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.955     ; 6.577      ;
; -7.039 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.035     ; 6.469      ;
; -7.039 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.934     ; 6.570      ;
; -7.037 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.088     ; 6.414      ;
; -7.036 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.928     ; 6.573      ;
; -7.032 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.053     ; 6.444      ;
; -7.032 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -1.053     ; 6.444      ;
; -7.031 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.961     ; 6.535      ;
; -7.027 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.917     ; 6.575      ;
; -7.027 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.928     ; 6.564      ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'avconf:inst1|mI2C_CTRL_CLK'                                                                                                                                                          ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.216 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.014      ; 4.266      ;
; -3.189 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 4.225      ;
; -3.155 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.979     ; 2.212      ;
; -3.155 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.979     ; 2.212      ;
; -3.155 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.979     ; 2.212      ;
; -3.155 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.979     ; 2.212      ;
; -3.088 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.014      ; 4.138      ;
; -3.070 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.993     ; 2.113      ;
; -2.999 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.993     ; 2.042      ;
; -2.928 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.993     ; 1.971      ;
; -2.927 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[4]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.010      ; 3.973      ;
; -2.927 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[7]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.010      ; 3.973      ;
; -2.927 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[6]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.010      ; 3.973      ;
; -2.924 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[10]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.014      ; 3.974      ;
; -2.924 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[12]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.014      ; 3.974      ;
; -2.916 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 3.965      ;
; -2.916 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[5]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 3.965      ;
; -2.903 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[3]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.019      ; 3.958      ;
; -2.903 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[15]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.019      ; 3.958      ;
; -2.903 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[13]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.019      ; 3.958      ;
; -2.888 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[8]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.014      ; 3.938      ;
; -2.888 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.014      ; 3.938      ;
; -2.888 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[14]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.014      ; 3.938      ;
; -2.867 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[11]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.015      ; 3.918      ;
; -2.867 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[9]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.015      ; 3.918      ;
; -2.857 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.993     ; 1.900      ;
; -2.822 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.014      ; 3.872      ;
; -2.822 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[22]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.014      ; 3.872      ;
; -2.751 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.786      ;
; -2.660 ; avconf:inst1|I2C_Controller:u0|SD[22]        ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.695      ;
; -2.554 ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.590      ;
; -2.552 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.587      ;
; -2.403 ; avconf:inst1|I2C_Controller:u0|SD[13]        ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.439      ;
; -2.339 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.374      ;
; -2.273 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.309      ;
; -2.255 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[4]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.989      ; 5.280      ;
; -2.255 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[7]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.989      ; 5.280      ;
; -2.255 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[6]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.989      ; 5.280      ;
; -2.252 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[10]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.993      ; 5.281      ;
; -2.252 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[12]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.993      ; 5.281      ;
; -2.244 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.992      ; 5.272      ;
; -2.244 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[5]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.992      ; 5.272      ;
; -2.238 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.274      ;
; -2.231 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[3]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.998      ; 5.265      ;
; -2.231 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[15]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.998      ; 5.265      ;
; -2.231 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[13]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.998      ; 5.265      ;
; -2.226 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.262      ;
; -2.216 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[8]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.993      ; 5.245      ;
; -2.216 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.993      ; 5.245      ;
; -2.216 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[14]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.993      ; 5.245      ;
; -2.195 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[11]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.994      ; 5.225      ;
; -2.195 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[9]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.994      ; 5.225      ;
; -2.185 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[10]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.220      ;
; -2.185 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[0]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.220      ;
; -2.185 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[9]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.220      ;
; -2.185 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[2]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.220      ;
; -2.185 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[6]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.220      ;
; -2.185 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[13]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.220      ;
; -2.168 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[22]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.204      ;
; -2.168 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[14]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.204      ;
; -2.168 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[12]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.204      ;
; -2.150 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.993      ; 5.179      ;
; -2.150 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_DATA[22]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.993      ; 5.179      ;
; -2.124 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[10]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.159      ;
; -2.124 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[0]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.159      ;
; -2.124 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[9]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.159      ;
; -2.124 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[2]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.159      ;
; -2.124 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[6]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.159      ;
; -2.124 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[13]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.159      ;
; -2.110 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[10]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.145      ;
; -2.110 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[0]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.145      ;
; -2.110 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[9]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.145      ;
; -2.110 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[2]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.145      ;
; -2.110 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[6]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.145      ;
; -2.110 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[13]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.145      ;
; -2.107 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[22]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.143      ;
; -2.107 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[14]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.143      ;
; -2.107 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[12]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.143      ;
; -2.093 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[22]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.129      ;
; -2.093 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[14]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.129      ;
; -2.093 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[12]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.129      ;
; -2.070 ; avconf:inst1|I2C_Controller:u0|SD[6]         ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.106      ;
; -2.025 ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|mI2C_DATA[22]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 1.993      ; 5.054      ;
; -2.015 ; avconf:inst1|I2C_Controller:u0|SD[11]        ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.051      ;
; -1.955 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.991      ;
; -1.955 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.991      ;
; -1.955 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.991      ;
; -1.955 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.991      ;
; -1.955 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.991      ;
; -1.955 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.991      ;
; -1.931 ; avconf:inst1|I2C_Controller:u0|SD[0]         ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.967      ;
; -1.927 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.963      ;
; -1.913 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.949      ;
; -1.913 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.949      ;
; -1.913 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.949      ;
; -1.913 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.949      ;
; -1.913 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.949      ;
; -1.913 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.949      ;
; -1.898 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[4]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.933      ;
; -1.898 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[11]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.933      ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'avconf:inst1|LUT_INDEX[1]'                                                                                                                    ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -1.761 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.988      ; 4.777      ;
; -1.664 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.000      ; 2.721      ;
; -1.637 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.995      ; 2.660      ;
; -1.619 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.030      ; 4.675      ;
; -1.601 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.001      ; 2.630      ;
; -1.594 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.853      ; 2.629      ;
; -1.593 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.902      ; 2.684      ;
; -1.583 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.010      ; 4.661      ;
; -1.579 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.017      ; 2.664      ;
; -1.575 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.988      ; 4.591      ;
; -1.574 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.847      ; 4.742      ;
; -1.555 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.871      ; 4.615      ;
; -1.543 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.030      ; 4.599      ;
; -1.540 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.881      ; 4.570      ;
; -1.525 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.871      ; 4.585      ;
; -1.496 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.030      ; 4.552      ;
; -1.494 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.010      ; 4.572      ;
; -1.466 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.993      ; 4.516      ;
; -1.444 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.993      ; 4.494      ;
; -1.435 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.036      ; 2.528      ;
; -1.433 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.003      ; 2.764      ;
; -1.427 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.001      ; 2.490      ;
; -1.420 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.030      ; 4.476      ;
; -1.420 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.871      ; 4.480      ;
; -1.416 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.988      ; 4.432      ;
; -1.409 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.994      ; 4.431      ;
; -1.405 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.846      ; 4.433      ;
; -1.391 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.993      ; 4.441      ;
; -1.370 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.847      ; 4.538      ;
; -1.363 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.887      ; 2.571      ;
; -1.351 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.847      ; 4.519      ;
; -1.332 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.029      ; 4.418      ;
; -1.331 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.881      ; 4.361      ;
; -1.330 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.846      ; 4.358      ;
; -1.329 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.037      ; 2.423      ;
; -1.315 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.980      ; 2.353      ;
; -1.301 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.888      ; 2.338      ;
; -1.295 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.037      ; 2.358      ;
; -1.283 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.871      ; 4.343      ;
; -1.270 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.846      ; 4.298      ;
; -1.265 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.847      ; 4.433      ;
; -1.261 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.846      ; 4.289      ;
; -1.259 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.878      ; 2.326      ;
; -1.232 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.994      ; 4.254      ;
; -1.229 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.895      ; 4.313      ;
; -1.221 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.994      ; 4.243      ;
; -1.220 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.029      ; 4.306      ;
; -1.212 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.994      ; 4.234      ;
; -1.211 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.996      ; 4.535      ;
; -1.211 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.973      ; 4.242      ;
; -1.204 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.994      ; 4.260      ;
; -1.201 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.895      ; 4.285      ;
; -1.199 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.895      ; 4.283      ;
; -1.197 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.988      ; 4.213      ;
; -1.195 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.973      ; 4.226      ;
; -1.182 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.030      ; 4.269      ;
; -1.172 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.994      ; 4.228      ;
; -1.162 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.973      ; 4.193      ;
; -1.156 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.895      ; 4.240      ;
; -1.155 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.973      ; 4.186      ;
; -1.106 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.029      ; 4.192      ;
; -1.096 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.996      ; 4.420      ;
; -1.089 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.993      ; 4.139      ;
; -1.078 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.010      ; 4.156      ;
; -1.076 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.030      ; 4.163      ;
; -1.065 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.030      ; 4.152      ;
; -1.057 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.994      ; 4.113      ;
; -1.046 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.010      ; 4.124      ;
; -1.016 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.854      ; 2.191      ;
; -1.011 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.029      ; 4.097      ;
; -1.008 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.881      ; 4.038      ;
; -1.003 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.994      ; 4.059      ;
; -0.998 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 3.030      ; 4.085      ;
; -0.948 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.881      ; 3.978      ;
; -0.868 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.880      ; 4.069      ;
; -0.829 ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.996      ; 4.153      ;
; -0.815 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.996      ; 4.139      ;
; -0.626 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.880      ; 3.827      ;
; -0.589 ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.880      ; 3.790      ;
; -0.370 ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.880      ; 3.571      ;
; 0.200  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 4.003      ; 3.581      ;
; 0.219  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 4.008      ; 3.596      ;
; 0.265  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 4.025      ; 3.578      ;
; 0.271  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 4.045      ; 3.550      ;
; 0.328  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 3.886      ; 3.497      ;
; 0.375  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 3.896      ; 3.420      ;
; 0.399  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 3.910      ; 3.450      ;
; 0.441  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 4.009      ; 3.346      ;
; 0.445  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 3.861      ; 3.348      ;
; 0.452  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 4.011      ; 3.637      ;
; 0.454  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 3.862      ; 3.479      ;
; 0.457  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 4.044      ; 3.394      ;
; 0.505  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 4.009      ; 3.316      ;
; 0.618  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 4.045      ; 3.234      ;
; 0.632  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 3.988      ; 3.164      ;
; 0.651  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 3.895      ; 3.315      ;
; 0.700  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 4.003      ; 3.581      ;
; 0.719  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 4.008      ; 3.596      ;
; 0.765  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 4.025      ; 3.578      ;
; 0.771  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 4.045      ; 3.550      ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'avconf:inst1|LUT_INDEX[1]'                                                                                                                     ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -1.240 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 4.009      ; 3.019      ;
; -1.144 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 4.044      ; 3.150      ;
; -1.125 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 4.011      ; 3.136      ;
; -1.123 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 4.045      ; 3.172      ;
; -1.116 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 4.045      ; 3.179      ;
; -1.075 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 4.008      ; 3.183      ;
; -1.074 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.988      ; 3.164      ;
; -1.051 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.910      ; 3.109      ;
; -1.051 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 4.009      ; 3.208      ;
; -0.970 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 4.025      ; 3.305      ;
; -0.951 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 4.003      ; 3.302      ;
; -0.870 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.895      ; 3.275      ;
; -0.868 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.861      ; 3.243      ;
; -0.815 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.896      ; 3.331      ;
; -0.807 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.862      ; 3.305      ;
; -0.786 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.886      ; 3.350      ;
; -0.740 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 4.009      ; 3.019      ;
; -0.644 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 4.044      ; 3.150      ;
; -0.625 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 4.011      ; 3.136      ;
; -0.623 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 4.045      ; 3.172      ;
; -0.616 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 4.045      ; 3.179      ;
; -0.575 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 4.008      ; 3.183      ;
; -0.574 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 3.988      ; 3.164      ;
; -0.551 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 3.910      ; 3.109      ;
; -0.551 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 4.009      ; 3.208      ;
; -0.470 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 4.025      ; 3.305      ;
; -0.451 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 4.003      ; 3.302      ;
; -0.370 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 3.895      ; 3.275      ;
; -0.368 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 3.861      ; 3.243      ;
; -0.315 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 3.896      ; 3.331      ;
; -0.307 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 3.862      ; 3.305      ;
; -0.286 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 3.886      ; 3.350      ;
; 0.562  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.030      ; 3.592      ;
; 0.624  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.029      ; 3.653      ;
; 0.631  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.994      ; 3.625      ;
; 0.663  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.994      ; 3.657      ;
; 0.691  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.880      ; 3.571      ;
; 0.736  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.996      ; 3.732      ;
; 0.790  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.993      ; 3.783      ;
; 0.802  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.994      ; 3.796      ;
; 0.809  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.030      ; 3.839      ;
; 0.820  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.895      ; 3.715      ;
; 0.832  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.895      ; 3.727      ;
; 0.848  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.994      ; 3.842      ;
; 0.879  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.030      ; 3.909      ;
; 0.882  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.973      ; 3.855      ;
; 0.887  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.029      ; 3.916      ;
; 0.906  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.880      ; 3.786      ;
; 0.910  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.880      ; 3.790      ;
; 0.913  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.996      ; 3.909      ;
; 0.918  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.847      ; 3.765      ;
; 0.926  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.881      ; 3.807      ;
; 0.933  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.973      ; 3.906      ;
; 0.938  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 0.854      ; 1.792      ;
; 0.977  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.010      ; 3.987      ;
; 0.983  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.895      ; 3.878      ;
; 0.994  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.996      ; 3.990      ;
; 1.005  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.993      ; 3.998      ;
; 1.006  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.881      ; 3.887      ;
; 1.008  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.973      ; 3.981      ;
; 1.013  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.010      ; 4.023      ;
; 1.016  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.846      ; 3.862      ;
; 1.019  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.871      ; 3.890      ;
; 1.032  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.029      ; 4.061      ;
; 1.043  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.030      ; 4.073      ;
; 1.055  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.988      ; 4.043      ;
; 1.064  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.881      ; 3.945      ;
; 1.071  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.847      ; 3.918      ;
; 1.081  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.993      ; 4.074      ;
; 1.114  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.010      ; 4.124      ;
; 1.116  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.030      ; 4.146      ;
; 1.119  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.994      ; 4.113      ;
; 1.122  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.030      ; 4.152      ;
; 1.137  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.846      ; 3.983      ;
; 1.140  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.010      ; 4.150      ;
; 1.146  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.994      ; 4.140      ;
; 1.153  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.880      ; 4.033      ;
; 1.156  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.001      ; 2.157      ;
; 1.157  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.871      ; 4.028      ;
; 1.163  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.029      ; 4.192      ;
; 1.169  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.030      ; 4.199      ;
; 1.176  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.994      ; 4.170      ;
; 1.217  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.973      ; 4.190      ;
; 1.225  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.988      ; 4.213      ;
; 1.249  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.994      ; 4.243      ;
; 1.253  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.001      ; 2.254      ;
; 1.255  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.037      ; 2.292      ;
; 1.264  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 3.030      ; 4.294      ;
; 1.273  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.036      ; 2.309      ;
; 1.276  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 0.980      ; 2.256      ;
; 1.280  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.846      ; 4.126      ;
; 1.294  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.988      ; 4.282      ;
; 1.319  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.871      ; 4.190      ;
; 1.321  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.037      ; 2.358      ;
; 1.333  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.996      ; 4.329      ;
; 1.371  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.017      ; 2.388      ;
; 1.387  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 0.995      ; 2.382      ;
; 1.390  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.895      ; 4.285      ;
; 1.448  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 0.878      ; 2.326      ;
; 1.448  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.993      ; 4.441      ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SW[0]'                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.203 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; SW[0]        ; SW[0]       ; 0.000        ; 3.794      ; 3.997      ;
; 0.249 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.818      ; 4.067      ;
; 0.249 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; SW[0]        ; SW[0]       ; 0.000        ; 3.784      ; 4.033      ;
; 0.264 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; SW[0]        ; SW[0]       ; 0.000        ; 3.818      ; 4.082      ;
; 0.296 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; SW[0]        ; SW[0]       ; 0.000        ; 3.817      ; 4.113      ;
; 0.303 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; SW[0]        ; SW[0]       ; 0.000        ; 3.823      ; 4.126      ;
; 0.309 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; SW[0]        ; SW[0]       ; 0.000        ; 3.815      ; 4.124      ;
; 0.311 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.764      ; 4.075      ;
; 0.350 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; SW[0]        ; SW[0]       ; 0.000        ; 3.795      ; 4.145      ;
; 0.355 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; SW[0]        ; SW[0]       ; 0.000        ; 3.693      ; 4.048      ;
; 0.363 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ; SW[0]        ; SW[0]       ; 0.000        ; 3.801      ; 4.164      ;
; 0.367 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; SW[0]        ; SW[0]       ; 0.000        ; 3.794      ; 4.161      ;
; 0.368 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.782      ; 4.150      ;
; 0.416 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.663      ; 4.079      ;
; 0.417 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.664      ; 4.081      ;
; 0.433 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.678      ; 4.111      ;
; 0.438 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.690      ; 4.128      ;
; 0.506 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] ; SW[0]        ; SW[0]       ; 0.000        ; 3.682      ; 4.188      ;
; 0.508 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; SW[0]        ; SW[0]       ; 0.000        ; 3.652      ; 4.160      ;
; 0.518 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; SW[0]        ; SW[0]       ; 0.000        ; 3.694      ; 4.212      ;
; 0.527 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] ; SW[0]        ; SW[0]       ; 0.000        ; 3.671      ; 4.198      ;
; 0.534 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.646      ; 4.180      ;
; 0.535 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.681      ; 4.216      ;
; 0.539 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] ; SW[0]        ; SW[0]       ; 0.000        ; 3.693      ; 4.232      ;
; 0.542 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; SW[0]        ; SW[0]       ; 0.000        ; 3.687      ; 4.229      ;
; 0.543 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] ; SW[0]        ; SW[0]       ; 0.000        ; 3.682      ; 4.225      ;
; 0.543 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; SW[0]        ; SW[0]       ; 0.000        ; 3.688      ; 4.231      ;
; 0.575 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ; SW[0]        ; SW[0]       ; 0.000        ; 3.659      ; 4.234      ;
; 0.614 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; SW[0]        ; SW[0]       ; 0.000        ; 3.668      ; 4.282      ;
; 0.621 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; SW[0]        ; SW[0]       ; 0.000        ; 3.685      ; 4.306      ;
; 0.703 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; SW[0]        ; SW[0]       ; -0.500       ; 3.794      ; 3.997      ;
; 0.749 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.818      ; 4.067      ;
; 0.749 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; SW[0]        ; SW[0]       ; -0.500       ; 3.784      ; 4.033      ;
; 0.764 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; SW[0]        ; SW[0]       ; -0.500       ; 3.818      ; 4.082      ;
; 0.796 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; SW[0]        ; SW[0]       ; -0.500       ; 3.817      ; 4.113      ;
; 0.803 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; SW[0]        ; SW[0]       ; -0.500       ; 3.823      ; 4.126      ;
; 0.809 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; SW[0]        ; SW[0]       ; -0.500       ; 3.815      ; 4.124      ;
; 0.811 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.764      ; 4.075      ;
; 0.850 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; SW[0]        ; SW[0]       ; -0.500       ; 3.795      ; 4.145      ;
; 0.855 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; SW[0]        ; SW[0]       ; -0.500       ; 3.693      ; 4.048      ;
; 0.863 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ; SW[0]        ; SW[0]       ; -0.500       ; 3.801      ; 4.164      ;
; 0.867 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; SW[0]        ; SW[0]       ; -0.500       ; 3.794      ; 4.161      ;
; 0.868 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.782      ; 4.150      ;
; 0.916 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.663      ; 4.079      ;
; 0.917 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.664      ; 4.081      ;
; 0.933 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.678      ; 4.111      ;
; 0.938 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.690      ; 4.128      ;
; 1.006 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] ; SW[0]        ; SW[0]       ; -0.500       ; 3.682      ; 4.188      ;
; 1.008 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; SW[0]        ; SW[0]       ; -0.500       ; 3.652      ; 4.160      ;
; 1.018 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; SW[0]        ; SW[0]       ; -0.500       ; 3.694      ; 4.212      ;
; 1.027 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] ; SW[0]        ; SW[0]       ; -0.500       ; 3.671      ; 4.198      ;
; 1.034 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.646      ; 4.180      ;
; 1.035 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.681      ; 4.216      ;
; 1.039 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] ; SW[0]        ; SW[0]       ; -0.500       ; 3.693      ; 4.232      ;
; 1.042 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; SW[0]        ; SW[0]       ; -0.500       ; 3.687      ; 4.229      ;
; 1.043 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] ; SW[0]        ; SW[0]       ; -0.500       ; 3.682      ; 4.225      ;
; 1.043 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; SW[0]        ; SW[0]       ; -0.500       ; 3.688      ; 4.231      ;
; 1.075 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ; SW[0]        ; SW[0]       ; -0.500       ; 3.659      ; 4.234      ;
; 1.114 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; SW[0]        ; SW[0]       ; -0.500       ; 3.668      ; 4.282      ;
; 1.121 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; SW[0]        ; SW[0]       ; -0.500       ; 3.685      ; 4.306      ;
; 2.806 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[27] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.141      ; 3.447      ;
; 2.945 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[27] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.142      ; 3.587      ;
; 2.986 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[25] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.141      ; 3.627      ;
; 3.006 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.141      ; 3.647      ;
; 3.023 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.011      ; 3.534      ;
; 3.034 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[30] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.113      ; 3.647      ;
; 3.046 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[20] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.132      ; 3.678      ;
; 3.048 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.141      ; 3.689      ;
; 3.065 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.011      ; 3.576      ;
; 3.077 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[30] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.113      ; 3.690      ;
; 3.087 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[11] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.995      ; 3.582      ;
; 3.099 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.102      ; 3.701      ;
; 3.118 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[11] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.995      ; 3.613      ;
; 3.138 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.102      ; 3.740      ;
; 3.155 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[26] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.141      ; 3.796      ;
; 3.161 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[15] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.134      ; 3.795      ;
; 3.185 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.113      ; 3.798      ;
; 3.194 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.112      ; 3.806      ;
; 3.204 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[25] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.141      ; 3.845      ;
; 3.216 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[19] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.131      ; 3.847      ;
; 3.224 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.113      ; 3.837      ;
; 3.236 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.112      ; 3.848      ;
; 3.239 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.012      ; 3.751      ;
; 3.250 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[20] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.132      ; 3.882      ;
; 3.253 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[10] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.081      ; 3.834      ;
; 3.254 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[24] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.006      ; 3.760      ;
; 3.255 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.102      ; 3.857      ;
; 3.257 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[27] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.970      ; 3.727      ;
; 3.258 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[25] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.970      ; 3.728      ;
; 3.263 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.112      ; 3.875      ;
; 3.263 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[12] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.081      ; 3.844      ;
; 3.271 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[12] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.081      ; 3.852      ;
; 3.273 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[15] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.134      ; 3.907      ;
; 3.276 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.141      ; 3.917      ;
; 3.281 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.012      ; 3.793      ;
; 3.288 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.135      ; 3.923      ;
; 3.288 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[24] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.006      ; 3.794      ;
; 3.288 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[28] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.970      ; 3.758      ;
; 3.295 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[24] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.141      ; 3.936      ;
; 3.297 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; -0.500       ; 1.102      ; 3.899      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.211 ; avconf:inst1|mI2C_CTRL_CLK                                                                                                                                                                                                   ; avconf:inst1|mI2C_CTRL_CLK                                                                                                                                                                                                   ; avconf:inst1|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.682      ; 3.409      ;
; 0.391 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[0]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[0]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|done_adc_channel_sync                                                                                                                                                                                  ; Audio_Controller:inst|done_adc_channel_sync                                                                                                                                                                                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                        ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                        ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|done_dac_channel_sync                                                                                                                                                                                  ; Audio_Controller:inst|done_dac_channel_sync                                                                                                                                                                                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                      ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                      ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                             ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                             ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                             ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                             ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[17]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[18]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[15]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[16]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[26]                                                                                                                                                              ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[27]                                                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                             ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                             ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[17]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[18]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                             ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                             ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[20]                                                                                                                                                              ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[21]                                                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[12]                                                                                                                                                              ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[13]                                                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                             ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                             ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[3]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[13]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[14]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[20]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[21]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                             ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                             ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[26]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[27]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[16]                                                                                                                                                              ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[17]                                                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[26]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[27]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[20]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[21]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[11]                                                                                                                                                              ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[12]                                                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[13]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[14]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[16]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[17]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[19]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[20]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                             ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[18]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[19]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[10]                                                                                                                                                              ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[11]                                                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[19]                                                                                                                                                              ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[20]                                                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[16]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[17]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; avconf:inst1|mI2C_CLK_DIV[15]                                                                                                                                                                                                ; avconf:inst1|mI2C_CLK_DIV[15]                                                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[11]                                                                                                                                                              ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[12]                                                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[0]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[1]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0]    ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[0]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[1]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[3]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[19]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[20]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.535 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[25]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[26]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[27]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[28]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; Audio_Controller:inst|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                          ; Audio_Controller:inst|done_adc_channel_sync                                                                                                                                                                                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; Audio_Controller:inst|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                          ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.539 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0]   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[29]                                                                                                                                                              ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[30]                                                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'avconf:inst1|mI2C_CTRL_CLK'                                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.391 ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:inst1|I2C_Controller:u0|ACK1          ; avconf:inst1|I2C_Controller:u0|ACK1          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:inst1|I2C_Controller:u0|ACK3          ; avconf:inst1|I2C_Controller:u0|ACK3          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:inst1|I2C_Controller:u0|ACK2          ; avconf:inst1|I2C_Controller:u0|ACK2          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.424 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.015      ; 1.955      ;
; 0.495 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.015      ; 2.026      ;
; 0.566 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.015      ; 2.097      ;
; 0.566 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.008      ; 4.090      ;
; 0.566 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[22]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.008      ; 4.090      ;
; 0.611 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.008      ; 4.135      ;
; 0.611 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[11]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.009      ; 4.136      ;
; 0.611 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[9]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.009      ; 4.136      ;
; 0.632 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[8]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.008      ; 4.156      ;
; 0.632 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.008      ; 4.156      ;
; 0.632 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[14]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.008      ; 4.156      ;
; 0.637 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.015      ; 2.168      ;
; 0.647 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[3]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.013      ; 4.176      ;
; 0.647 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[15]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.013      ; 4.176      ;
; 0.647 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[13]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.013      ; 4.176      ;
; 0.648 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 2.994      ; 4.158      ;
; 0.648 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 2.994      ; 4.158      ;
; 0.648 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 2.994      ; 4.158      ;
; 0.648 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_GO                         ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 2.994      ; 4.158      ;
; 0.660 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.007      ; 4.183      ;
; 0.660 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[5]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.007      ; 4.183      ;
; 0.668 ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[10]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.008      ; 4.192      ;
; 0.668 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[12]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.008      ; 4.192      ;
; 0.671 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[4]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.004      ; 4.191      ;
; 0.671 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[7]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.004      ; 4.191      ;
; 0.671 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[6]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.004      ; 4.191      ;
; 0.672 ; avconf:inst1|LUT_DATA[5]                     ; avconf:inst1|mI2C_DATA[5]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.854     ; 0.084      ;
; 0.673 ; avconf:inst1|LUT_DATA[0]                     ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.855     ; 0.084      ;
; 0.695 ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.961      ;
; 0.695 ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.961      ;
; 0.695 ; avconf:inst1|LUT_DATA[9]                     ; avconf:inst1|mI2C_DATA[9]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.877     ; 0.084      ;
; 0.696 ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.962      ;
; 0.696 ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.962      ;
; 0.700 ; avconf:inst1|LUT_DATA[15]                    ; avconf:inst1|mI2C_DATA[15]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.882     ; 0.084      ;
; 0.701 ; avconf:inst1|LUT_DATA[13]                    ; avconf:inst1|mI2C_DATA[13]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.883     ; 0.084      ;
; 0.720 ; avconf:inst1|LUT_DATA[10]                    ; avconf:inst1|mI2C_DATA[10]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.902     ; 0.084      ;
; 0.739 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 3.008      ; 4.263      ;
; 0.783 ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.049      ;
; 0.793 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|ACK1          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.059      ;
; 0.798 ; avconf:inst1|LUT_DATA[1]                     ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.980     ; 0.084      ;
; 0.808 ; avconf:inst1|LUT_DATA[3]                     ; avconf:inst1|mI2C_DATA[3]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.990     ; 0.084      ;
; 0.810 ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.079      ;
; 0.817 ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; avconf:inst1|LUT_DATA[8]                     ; avconf:inst1|mI2C_DATA[8]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -1.000     ; 0.084      ;
; 0.819 ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.085      ;
; 0.819 ; avconf:inst1|LUT_DATA[2]                     ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -1.001     ; 0.084      ;
; 0.819 ; avconf:inst1|LUT_DATA[12]                    ; avconf:inst1|mI2C_DATA[12]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -1.001     ; 0.084      ;
; 0.821 ; avconf:inst1|LUT_DATA[14]                    ; avconf:inst1|mI2C_DATA[14]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -1.003     ; 0.084      ;
; 0.826 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.092      ;
; 0.833 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; avconf:inst1|LUT_DATA[11]                    ; avconf:inst1|mI2C_DATA[11]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -1.016     ; 0.084      ;
; 0.836 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.102      ;
; 0.840 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.106      ;
; 0.842 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.109      ;
; 0.846 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.112      ;
; 0.852 ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.118      ;
; 0.856 ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; avconf:inst1|LUT_DATA[4]                     ; avconf:inst1|mI2C_DATA[4]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -1.040     ; 0.084      ;
; 0.859 ; avconf:inst1|LUT_DATA[7]                     ; avconf:inst1|mI2C_DATA[7]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -1.041     ; 0.084      ;
; 0.859 ; avconf:inst1|LUT_DATA[6]                     ; avconf:inst1|mI2C_DATA[6]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -1.041     ; 0.084      ;
; 0.924 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.015      ; 1.955      ;
; 0.946 ; avconf:inst1|mI2C_GO                         ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.212      ;
; 0.946 ; avconf:inst1|mI2C_GO                         ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.212      ;
; 0.946 ; avconf:inst1|mI2C_GO                         ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.212      ;
; 0.946 ; avconf:inst1|mI2C_GO                         ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.212      ;
; 0.946 ; avconf:inst1|mI2C_GO                         ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.212      ;
; 0.946 ; avconf:inst1|mI2C_GO                         ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.212      ;
; 0.995 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.015      ; 2.026      ;
; 1.012 ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|I2C_Controller:u0|SD[0]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.014     ; 1.264      ;
; 1.015 ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|I2C_Controller:u0|SD[2]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.015     ; 1.266      ;
; 1.054 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|ACK3          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.320      ;
; 1.055 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|ACK2          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.321      ;
; 1.066 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.015      ; 2.097      ;
; 1.066 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.008      ; 4.090      ;
; 1.066 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[22]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.008      ; 4.090      ;
; 1.092 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.357      ;
; 1.111 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.008      ; 4.135      ;
; 1.111 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[11]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.009      ; 4.136      ;
; 1.111 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[9]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.009      ; 4.136      ;
; 1.132 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[8]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.008      ; 4.156      ;
; 1.132 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.008      ; 4.156      ;
; 1.132 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[14]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.008      ; 4.156      ;
; 1.137 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.015      ; 2.168      ;
; 1.145 ; avconf:inst1|mI2C_DATA[5]                    ; avconf:inst1|I2C_Controller:u0|SD[5]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.014     ; 1.397      ;
; 1.147 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[3]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.013      ; 4.176      ;
; 1.147 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[15]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.013      ; 4.176      ;
; 1.147 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[13]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 3.013      ; 4.176      ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SW[0]'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; SW[0]|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|Mux65~0clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|Mux65~0clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|Mux65~0clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|Mux65~0clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|Mux65~0|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|Mux65~0|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|Mux65~0|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|Mux65~0|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[0]|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[0]|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[10]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[10]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[11]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[11]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[12]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[12]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[13]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[13]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[14]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[14]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[15]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[15]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[16]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[16]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[17]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[17]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[18]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[18]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[19]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[19]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[1]|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[1]|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[20]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[20]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[21]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[21]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[22]|datac                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'avconf:inst1|mI2C_CTRL_CLK'                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[7]                    ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'avconf:inst1|LUT_INDEX[1]'                                                                      ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[0]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[0]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[10]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[10]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[15]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[15]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[5]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[5]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[9]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[9]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~1|datac           ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; AUD_ADCDAT  ; CLOCK_50                   ; 5.046 ; 5.046 ; Rise       ; CLOCK_50                   ;
; AUD_ADCLRCK ; CLOCK_50                   ; 5.292 ; 5.292 ; Rise       ; CLOCK_50                   ;
; AUD_BCLK    ; CLOCK_50                   ; 5.387 ; 5.387 ; Rise       ; CLOCK_50                   ;
; AUD_DACLRCK ; CLOCK_50                   ; 5.276 ; 5.276 ; Rise       ; CLOCK_50                   ;
; KEY[*]      ; CLOCK_50                   ; 6.611 ; 6.611 ; Rise       ; CLOCK_50                   ;
;  KEY[0]     ; CLOCK_50                   ; 6.611 ; 6.611 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; CLOCK_50                   ; 8.192 ; 8.192 ; Rise       ; CLOCK_50                   ;
;  SW[0]      ; CLOCK_50                   ; 5.383 ; 5.383 ; Rise       ; CLOCK_50                   ;
;  SW[1]      ; CLOCK_50                   ; 8.192 ; 8.192 ; Rise       ; CLOCK_50                   ;
;  SW[2]      ; CLOCK_50                   ; 7.417 ; 7.417 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; SW[0]                      ; 3.284 ; 3.284 ; Fall       ; SW[0]                      ;
;  SW[0]      ; SW[0]                      ; 1.756 ; 1.756 ; Fall       ; SW[0]                      ;
;  SW[1]      ; SW[0]                      ; 3.284 ; 3.284 ; Fall       ; SW[0]                      ;
;  SW[2]      ; SW[0]                      ; 2.436 ; 2.436 ; Fall       ; SW[0]                      ;
; I2C_SDAT    ; avconf:inst1|mI2C_CTRL_CLK ; 5.454 ; 5.454 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:inst1|mI2C_CTRL_CLK ; 6.727 ; 6.727 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:inst1|mI2C_CTRL_CLK ; 6.727 ; 6.727 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; AUD_ADCDAT  ; CLOCK_50                   ; -4.816 ; -4.816 ; Rise       ; CLOCK_50                   ;
; AUD_ADCLRCK ; CLOCK_50                   ; -5.062 ; -5.062 ; Rise       ; CLOCK_50                   ;
; AUD_BCLK    ; CLOCK_50                   ; -5.157 ; -5.157 ; Rise       ; CLOCK_50                   ;
; AUD_DACLRCK ; CLOCK_50                   ; -5.046 ; -5.046 ; Rise       ; CLOCK_50                   ;
; KEY[*]      ; CLOCK_50                   ; -4.043 ; -4.043 ; Rise       ; CLOCK_50                   ;
;  KEY[0]     ; CLOCK_50                   ; -4.043 ; -4.043 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; CLOCK_50                   ; -0.437 ; -0.437 ; Rise       ; CLOCK_50                   ;
;  SW[0]      ; CLOCK_50                   ; -1.757 ; -1.757 ; Rise       ; CLOCK_50                   ;
;  SW[1]      ; CLOCK_50                   ; -0.437 ; -0.437 ; Rise       ; CLOCK_50                   ;
;  SW[2]      ; CLOCK_50                   ; -1.929 ; -1.929 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; SW[0]                      ; 0.437  ; 0.437  ; Fall       ; SW[0]                      ;
;  SW[0]      ; SW[0]                      ; -0.203 ; -0.203 ; Fall       ; SW[0]                      ;
;  SW[1]      ; SW[0]                      ; 0.437  ; 0.437  ; Fall       ; SW[0]                      ;
;  SW[2]      ; SW[0]                      ; 0.266  ; 0.266  ; Fall       ; SW[0]                      ;
; I2C_SDAT    ; avconf:inst1|mI2C_CTRL_CLK ; -3.765 ; -3.765 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:inst1|mI2C_CTRL_CLK ; -4.743 ; -4.743 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:inst1|mI2C_CTRL_CLK ; -4.743 ; -4.743 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+
; AUD_DACDAT ; CLOCK_50                   ; 9.331  ; 9.331  ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; CLOCK_50                   ; 31.125 ; 31.125 ; Rise       ; CLOCK_50                                     ;
;  LEDR[1]   ; CLOCK_50                   ; 28.711 ; 28.711 ; Rise       ; CLOCK_50                                     ;
;  LEDR[2]   ; CLOCK_50                   ; 29.603 ; 29.603 ; Rise       ; CLOCK_50                                     ;
;  LEDR[3]   ; CLOCK_50                   ; 29.587 ; 29.587 ; Rise       ; CLOCK_50                                     ;
;  LEDR[4]   ; CLOCK_50                   ; 30.024 ; 30.024 ; Rise       ; CLOCK_50                                     ;
;  LEDR[5]   ; CLOCK_50                   ; 29.610 ; 29.610 ; Rise       ; CLOCK_50                                     ;
;  LEDR[6]   ; CLOCK_50                   ; 30.339 ; 30.339 ; Rise       ; CLOCK_50                                     ;
;  LEDR[7]   ; CLOCK_50                   ; 30.097 ; 30.097 ; Rise       ; CLOCK_50                                     ;
;  LEDR[9]   ; CLOCK_50                   ; 31.125 ; 31.125 ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; SW[0]                      ; 17.560 ; 17.560 ; Rise       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 15.146 ; 15.146 ; Rise       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 16.038 ; 16.038 ; Rise       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 16.022 ; 16.022 ; Rise       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 16.459 ; 16.459 ; Rise       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 16.045 ; 16.045 ; Rise       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 16.774 ; 16.774 ; Rise       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 16.532 ; 16.532 ; Rise       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 17.560 ; 17.560 ; Rise       ; SW[0]                                        ;
; LEDR[*]    ; SW[0]                      ; 20.921 ; 20.921 ; Fall       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 18.507 ; 18.507 ; Fall       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 19.399 ; 19.399 ; Fall       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 19.383 ; 19.383 ; Fall       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 19.820 ; 19.820 ; Fall       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 19.406 ; 19.406 ; Fall       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 20.135 ; 20.135 ; Fall       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 19.893 ; 19.893 ; Fall       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 20.921 ; 20.921 ; Fall       ; SW[0]                                        ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 9.548  ; 9.548  ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SDAT   ; avconf:inst1|mI2C_CTRL_CLK ; 8.986  ; 8.986  ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 5.349  ;        ; Fall       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; AUD_XCK    ; CLOCK_50                   ; 2.969  ;        ; Rise       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                   ;        ; 2.969  ; Fall       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+
; AUD_DACDAT ; CLOCK_50                   ; 9.331  ; 9.331  ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; CLOCK_50                   ; 12.773 ; 12.773 ; Rise       ; CLOCK_50                                     ;
;  LEDR[1]   ; CLOCK_50                   ; 12.773 ; 12.773 ; Rise       ; CLOCK_50                                     ;
;  LEDR[2]   ; CLOCK_50                   ; 13.665 ; 13.665 ; Rise       ; CLOCK_50                                     ;
;  LEDR[3]   ; CLOCK_50                   ; 13.374 ; 13.374 ; Rise       ; CLOCK_50                                     ;
;  LEDR[4]   ; CLOCK_50                   ; 13.368 ; 13.368 ; Rise       ; CLOCK_50                                     ;
;  LEDR[5]   ; CLOCK_50                   ; 13.133 ; 13.133 ; Rise       ; CLOCK_50                                     ;
;  LEDR[6]   ; CLOCK_50                   ; 13.557 ; 13.557 ; Rise       ; CLOCK_50                                     ;
;  LEDR[7]   ; CLOCK_50                   ; 13.696 ; 13.696 ; Rise       ; CLOCK_50                                     ;
;  LEDR[9]   ; CLOCK_50                   ; 14.724 ; 14.724 ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; SW[0]                      ; 10.501 ; 10.501 ; Rise       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 10.501 ; 10.501 ; Rise       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 11.393 ; 11.393 ; Rise       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 11.102 ; 11.102 ; Rise       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 11.096 ; 11.096 ; Rise       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 10.861 ; 10.861 ; Rise       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 11.267 ; 11.267 ; Rise       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 11.385 ; 11.385 ; Rise       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 12.413 ; 12.413 ; Rise       ; SW[0]                                        ;
; LEDR[*]    ; SW[0]                      ; 10.501 ; 10.501 ; Fall       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 10.501 ; 10.501 ; Fall       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 11.393 ; 11.393 ; Fall       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 11.102 ; 11.102 ; Fall       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 11.096 ; 11.096 ; Fall       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 10.861 ; 10.861 ; Fall       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 11.267 ; 11.267 ; Fall       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 11.385 ; 11.385 ; Fall       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 12.413 ; 12.413 ; Fall       ; SW[0]                                        ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 8.411  ; 5.349  ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SDAT   ; avconf:inst1|mI2C_CTRL_CLK ; 8.986  ; 8.986  ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 5.349  ;        ; Fall       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; AUD_XCK    ; CLOCK_50                   ; 2.969  ;        ; Rise       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                   ;        ; 2.969  ; Fall       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[1]      ; LEDR[1]     ; 17.955 ; 17.955 ; 17.955 ; 17.955 ;
; SW[1]      ; LEDR[2]     ; 18.847 ; 18.847 ; 18.847 ; 18.847 ;
; SW[1]      ; LEDR[3]     ; 18.831 ; 18.831 ; 18.831 ; 18.831 ;
; SW[1]      ; LEDR[4]     ; 19.268 ; 19.268 ; 19.268 ; 19.268 ;
; SW[1]      ; LEDR[5]     ; 18.854 ; 18.854 ; 18.854 ; 18.854 ;
; SW[1]      ; LEDR[6]     ; 19.583 ; 19.583 ; 19.583 ; 19.583 ;
; SW[1]      ; LEDR[7]     ; 19.341 ; 19.341 ; 19.341 ; 19.341 ;
; SW[1]      ; LEDR[9]     ; 20.369 ; 20.369 ; 20.369 ; 20.369 ;
; SW[2]      ; LEDR[1]     ; 17.180 ; 17.180 ; 17.180 ; 17.180 ;
; SW[2]      ; LEDR[2]     ; 18.072 ; 18.072 ; 18.072 ; 18.072 ;
; SW[2]      ; LEDR[3]     ; 18.056 ; 18.056 ; 18.056 ; 18.056 ;
; SW[2]      ; LEDR[4]     ; 18.493 ; 18.493 ; 18.493 ; 18.493 ;
; SW[2]      ; LEDR[5]     ; 18.079 ; 18.079 ; 18.079 ; 18.079 ;
; SW[2]      ; LEDR[6]     ; 18.808 ; 18.808 ; 18.808 ; 18.808 ;
; SW[2]      ; LEDR[7]     ; 18.566 ; 18.566 ; 18.566 ; 18.566 ;
; SW[2]      ; LEDR[9]     ; 19.594 ; 19.594 ; 19.594 ; 19.594 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[1]      ; LEDR[1]     ; 8.158  ; 8.865  ; 8.865  ; 8.158  ;
; SW[1]      ; LEDR[2]     ; 9.050  ; 9.115  ; 9.115  ; 9.050  ;
; SW[1]      ; LEDR[3]     ; 8.759  ; 8.933  ; 8.933  ; 8.759  ;
; SW[1]      ; LEDR[4]     ; 8.753  ; 8.753  ; 8.753  ; 8.753  ;
; SW[1]      ; LEDR[5]     ; 8.518  ; 8.518  ; 8.518  ; 8.518  ;
; SW[1]      ; LEDR[6]     ; 8.942  ; 8.979  ; 8.979  ; 8.942  ;
; SW[1]      ; LEDR[7]     ; 9.081  ; 9.146  ; 9.146  ; 9.081  ;
; SW[1]      ; LEDR[9]     ; 10.109 ; 10.174 ; 10.174 ; 10.109 ;
; SW[2]      ; LEDR[1]     ; 9.860  ; 9.860  ; 9.860  ; 9.860  ;
; SW[2]      ; LEDR[2]     ; 10.752 ; 10.752 ; 10.752 ; 10.752 ;
; SW[2]      ; LEDR[3]     ; 10.461 ; 10.461 ; 10.461 ; 10.461 ;
; SW[2]      ; LEDR[4]     ; 10.455 ; 10.455 ; 10.455 ; 10.455 ;
; SW[2]      ; LEDR[5]     ; 10.220 ; 10.220 ; 10.220 ; 10.220 ;
; SW[2]      ; LEDR[6]     ; 10.644 ; 10.644 ; 10.644 ; 10.644 ;
; SW[2]      ; LEDR[7]     ; 10.783 ; 10.783 ; 10.783 ; 10.783 ;
; SW[2]      ; LEDR[9]     ; 11.811 ; 11.811 ; 11.811 ; 11.811 ;
+------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------+
; Fast Model Setup Summary                            ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; SW[0]                      ; -6.175 ; -177.317      ;
; CLOCK_50                   ; -3.370 ; -168.513      ;
; avconf:inst1|mI2C_CTRL_CLK ; -1.284 ; -33.894       ;
; avconf:inst1|LUT_INDEX[1]  ; -0.264 ; -2.622        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast Model Hold Summary                             ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; avconf:inst1|LUT_INDEX[1]  ; -0.856 ; -12.227       ;
; CLOCK_50                   ; -0.344 ; -0.344        ;
; SW[0]                      ; -0.156 ; -1.811        ;
; avconf:inst1|mI2C_CTRL_CLK ; -0.134 ; -1.008        ;
+----------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; SW[0]                      ; -1.380 ; -1.380        ;
; avconf:inst1|mI2C_CTRL_CLK ; -0.500 ; -56.000       ;
; avconf:inst1|LUT_INDEX[1]  ; 0.500  ; 0.000         ;
; CLOCK_50                   ; 7.873  ; 0.000         ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SW[0]'                                                                                                                                                                            ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.175 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.708      ;
; -6.166 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.699      ;
; -6.163 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.706      ;
; -6.151 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.694      ;
; -6.147 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.680      ;
; -6.141 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.414      ; 6.668      ;
; -6.139 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.669      ;
; -6.135 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.678      ;
; -6.132 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.414      ; 6.659      ;
; -6.130 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.438      ; 6.676      ;
; -6.130 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.663      ;
; -6.130 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.660      ;
; -6.129 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.664      ;
; -6.129 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.663      ;
; -6.129 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.672      ;
; -6.129 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.424      ; 6.666      ;
; -6.127 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.667      ;
; -6.123 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.656      ;
; -6.121 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.438      ; 6.667      ;
; -6.120 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.655      ;
; -6.120 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.654      ;
; -6.118 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.448      ; 6.674      ;
; -6.117 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.662      ;
; -6.117 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.661      ;
; -6.117 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.424      ; 6.654      ;
; -6.115 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.655      ;
; -6.114 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.657      ;
; -6.113 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.414      ; 6.640      ;
; -6.111 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.641      ;
; -6.106 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.448      ; 6.662      ;
; -6.105 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.650      ;
; -6.105 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.649      ;
; -6.102 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.438      ; 6.648      ;
; -6.101 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.424      ; 6.638      ;
; -6.101 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.636      ;
; -6.101 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.635      ;
; -6.099 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.639      ;
; -6.096 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.419      ; 6.628      ;
; -6.096 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.414      ; 6.623      ;
; -6.095 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.424      ; 6.632      ;
; -6.094 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.624      ;
; -6.093 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.633      ;
; -6.092 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.635      ;
; -6.090 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.448      ; 6.646      ;
; -6.089 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.414      ; 6.616      ;
; -6.089 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.634      ;
; -6.089 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.633      ;
; -6.087 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.617      ;
; -6.087 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.419      ; 6.619      ;
; -6.086 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.619      ;
; -6.085 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.438      ; 6.631      ;
; -6.084 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.619      ;
; -6.084 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.618      ;
; -6.084 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.448      ; 6.640      ;
; -6.084 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.429      ; 6.626      ;
; -6.083 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.628      ;
; -6.083 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.627      ;
; -6.082 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.625      ;
; -6.080 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.424      ; 6.617      ;
; -6.078 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.618      ;
; -6.078 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.438      ; 6.624      ;
; -6.077 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.612      ;
; -6.077 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.611      ;
; -6.072 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[5] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.615      ;
; -6.072 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.429      ; 6.614      ;
; -6.069 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.448      ; 6.625      ;
; -6.068 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.613      ;
; -6.068 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.612      ;
; -6.068 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.419      ; 6.600      ;
; -6.059 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.592      ;
; -6.058 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.424      ; 6.595      ;
; -6.056 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.384      ; 6.592      ;
; -6.056 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.596      ;
; -6.056 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.429      ; 6.598      ;
; -6.052 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.414      ; 6.579      ;
; -6.051 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.388      ; 6.666      ;
; -6.051 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.419      ; 6.583      ;
; -6.050 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.580      ;
; -6.050 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.429      ; 6.592      ;
; -6.048 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.439      ; 6.594      ;
; -6.048 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.581      ;
; -6.048 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.424      ; 6.585      ;
; -6.047 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.448      ; 6.603      ;
; -6.047 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.384      ; 6.583      ;
; -6.046 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.586      ;
; -6.046 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.591      ;
; -6.046 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.431      ; 6.590      ;
; -6.044 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[1] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.419      ; 6.576      ;
; -6.044 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.394      ; 6.590      ;
; -6.042 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[3] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.393      ; 6.585      ;
; -6.042 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.388      ; 6.657      ;
; -6.041 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.438      ; 6.587      ;
; -6.040 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.383      ; 6.575      ;
; -6.040 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.421      ; 6.574      ;
; -6.039 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.398      ; 6.664      ;
; -6.039 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.439      ; 6.585      ;
; -6.038 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.434      ; 6.486      ;
; -6.038 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[5] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.424      ; 6.575      ;
; -6.037 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.448      ; 6.593      ;
; -6.036 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[2] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ; CLOCK_50     ; SW[0]       ; 0.500        ; 0.425      ; 6.557      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.370 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.540      ;
; -3.306 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.476      ;
; -3.263 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.454      ;
; -3.199 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.390      ;
; -3.195 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.386      ;
; -3.169 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.341     ; 3.327      ;
; -3.166 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.329      ;
; -3.131 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.322      ;
; -3.105 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.341     ; 3.263      ;
; -3.094 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.257      ;
; -3.088 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.251      ;
; -3.078 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.248      ;
; -3.072 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.318     ; 3.253      ;
; -3.070 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.324     ; 3.245      ;
; -3.069 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.352     ; 3.216      ;
; -3.067 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.230      ;
; -3.055 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.218      ;
; -3.053 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.237      ;
; -3.013 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.325     ; 3.187      ;
; -3.010 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.180      ;
; -3.010 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.298     ; 3.211      ;
; -3.008 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.318     ; 3.189      ;
; -3.007 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.170      ;
; -3.006 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.324     ; 3.181      ;
; -3.005 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.352     ; 3.152      ;
; -2.997 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.181      ;
; -2.986 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.156      ;
; -2.985 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.148      ;
; -2.981 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.165      ;
; -2.980 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.382     ; 3.097      ;
; -2.977 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.147      ;
; -2.975 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.159      ;
; -2.971 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.162      ;
; -2.957 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.348     ; 3.108      ;
; -2.954 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.138      ;
; -2.948 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.311     ; 3.136      ;
; -2.946 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.298     ; 3.147      ;
; -2.942 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.126      ;
; -2.941 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.325     ; 3.115      ;
; -2.935 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.325     ; 3.109      ;
; -2.925 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.109      ;
; -2.919 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.103      ;
; -2.916 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.382     ; 3.033      ;
; -2.914 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.325     ; 3.088      ;
; -2.913 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.323     ; 3.089      ;
; -2.903 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.094      ;
; -2.903 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.094      ;
; -2.902 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.325     ; 3.076      ;
; -2.900 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.070      ;
; -2.898 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.082      ;
; -2.896 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.382     ; 3.013      ;
; -2.894 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.078      ;
; -2.886 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.070      ;
; -2.885 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.348     ; 3.036      ;
; -2.884 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.311     ; 3.072      ;
; -2.884 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.359     ; 3.024      ;
; -2.879 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.042      ;
; -2.879 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.348     ; 3.030      ;
; -2.879 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.070      ;
; -2.878 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.041      ;
; -2.877 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.341     ; 3.035      ;
; -2.872 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.056      ;
; -2.871 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.041      ;
; -2.870 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.331     ; 3.038      ;
; -2.870 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.061      ;
; -2.858 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.348     ; 3.009      ;
; -2.854 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.325     ; 3.028      ;
; -2.849 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 3.012      ;
; -2.849 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.323     ; 3.025      ;
; -2.846 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.348     ; 2.997      ;
; -2.841 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.011      ;
; -2.838 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.022      ;
; -2.835 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.026      ;
; -2.832 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.002      ;
; -2.832 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.382     ; 2.949      ;
; -2.832 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.325     ; 3.006      ;
; -2.831 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 3.001      ;
; -2.822 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.382     ; 2.939      ;
; -2.816 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.315     ; 3.000      ;
; -2.815 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 2.985      ;
; -2.812 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.305     ; 3.006      ;
; -2.812 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.359     ; 2.952      ;
; -2.811 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 3.002      ;
; -2.809 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.341     ; 2.967      ;
; -2.806 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.359     ; 2.946      ;
; -2.802 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 2.993      ;
; -2.798 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.389     ; 2.908      ;
; -2.798 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.331     ; 2.966      ;
; -2.798 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.348     ; 2.949      ;
; -2.793 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.308     ; 2.984      ;
; -2.792 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.331     ; 2.960      ;
; -2.786 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.329     ; 2.956      ;
; -2.785 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.359     ; 2.925      ;
; -2.785 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.341     ; 2.943      ;
; -2.783 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.336     ; 2.946      ;
; -2.780 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.318     ; 2.961      ;
; -2.778 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.324     ; 2.953      ;
; -2.777 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.352     ; 2.924      ;
; -2.776 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.348     ; 2.927      ;
; -2.776 ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; SW[0]        ; CLOCK_50    ; 0.500        ; -0.341     ; 2.934      ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'avconf:inst1|mI2C_CTRL_CLK'                                                                                                                                                          ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.284 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.182     ; 1.134      ;
; -1.284 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.182     ; 1.134      ;
; -1.284 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.182     ; 1.134      ;
; -1.284 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.182     ; 1.134      ;
; -1.119 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.195     ; 0.956      ;
; -1.084 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.195     ; 0.921      ;
; -1.054 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 2.099      ;
; -1.049 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.195     ; 0.886      ;
; -1.014 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -1.195     ; 0.851      ;
; -0.956 ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.988      ;
; -0.911 ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.956      ;
; -0.870 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[10]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.915      ;
; -0.870 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[12]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.915      ;
; -0.865 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[4]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.008      ; 1.905      ;
; -0.865 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[7]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.008      ; 1.905      ;
; -0.865 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[6]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.008      ; 1.905      ;
; -0.859 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[3]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.018      ; 1.909      ;
; -0.859 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[15]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.018      ; 1.909      ;
; -0.859 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[13]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.018      ; 1.909      ;
; -0.852 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[8]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.897      ;
; -0.852 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.897      ;
; -0.852 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[14]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.897      ;
; -0.850 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.012      ; 1.894      ;
; -0.850 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[5]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.012      ; 1.894      ;
; -0.837 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[11]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.882      ;
; -0.837 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[9]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.882      ;
; -0.810 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.855      ;
; -0.810 ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_DATA[22]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.013      ; 1.855      ;
; -0.629 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.660      ;
; -0.596 ; avconf:inst1|I2C_Controller:u0|SD[22]        ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.627      ;
; -0.550 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.581      ;
; -0.539 ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.571      ;
; -0.528 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[10]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.559      ;
; -0.528 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[0]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.559      ;
; -0.528 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[9]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.559      ;
; -0.528 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[2]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.559      ;
; -0.528 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[6]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.559      ;
; -0.528 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[13]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.559      ;
; -0.519 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[22]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.551      ;
; -0.519 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[14]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.551      ;
; -0.519 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[12]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.551      ;
; -0.500 ; avconf:inst1|I2C_Controller:u0|SD[13]        ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.532      ;
; -0.499 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[10]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.530      ;
; -0.499 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[0]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.530      ;
; -0.499 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[9]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.530      ;
; -0.499 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[2]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.530      ;
; -0.499 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[6]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.530      ;
; -0.499 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[13]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.530      ;
; -0.493 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[10]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.524      ;
; -0.493 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[0]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.524      ;
; -0.493 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[9]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.524      ;
; -0.493 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[2]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.524      ;
; -0.493 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[6]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.524      ;
; -0.493 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[13]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.524      ;
; -0.490 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[22]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.522      ;
; -0.490 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[14]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.522      ;
; -0.490 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[12]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.522      ;
; -0.484 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[22]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.516      ;
; -0.484 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[14]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.516      ;
; -0.484 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[12]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.516      ;
; -0.474 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.505      ;
; -0.453 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.485      ;
; -0.445 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.473      ;
; -0.420 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.452      ;
; -0.420 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.452      ;
; -0.405 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[4]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.436      ;
; -0.405 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[11]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.436      ;
; -0.405 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[3]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.436      ;
; -0.405 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[7]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.436      ;
; -0.405 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[8]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.436      ;
; -0.405 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[1]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.436      ;
; -0.405 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[5]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.436      ;
; -0.405 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD[15]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.436      ;
; -0.397 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.429      ;
; -0.376 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[4]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.407      ;
; -0.376 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[11]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.407      ;
; -0.376 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[3]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.407      ;
; -0.376 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[7]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.407      ;
; -0.376 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[8]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.407      ;
; -0.376 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[1]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.407      ;
; -0.376 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[5]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.407      ;
; -0.376 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD[15]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.407      ;
; -0.370 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[4]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.401      ;
; -0.370 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[11]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.401      ;
; -0.370 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[3]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.401      ;
; -0.370 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[7]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.401      ;
; -0.370 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[8]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.401      ;
; -0.370 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[1]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.401      ;
; -0.370 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[5]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.401      ;
; -0.370 ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD[15]        ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 1.401      ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'avconf:inst1|LUT_INDEX[1]'                                                                                                                    ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.264 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.345      ; 1.219      ;
; -0.236 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.344      ; 1.182      ;
; -0.233 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.282      ; 1.176      ;
; -0.228 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.310      ; 1.201      ;
; -0.227 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.346      ; 1.175      ;
; -0.221 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.353      ; 1.188      ;
; -0.183 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.346      ; 1.142      ;
; -0.177 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.344      ; 1.249      ;
; -0.158 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.362      ; 1.130      ;
; -0.130 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.305      ; 1.161      ;
; -0.123 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.363      ; 1.097      ;
; -0.121 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.539      ; 2.262      ;
; -0.113 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.363      ; 1.077      ;
; -0.110 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.332      ; 1.053      ;
; -0.096 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.558      ; 2.255      ;
; -0.093 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.298      ; 1.055      ;
; -0.078 ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.305      ; 1.033      ;
; -0.048 ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.478      ; 2.253      ;
; 0.001  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.548      ; 2.161      ;
; 0.002  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.540      ; 2.148      ;
; 0.011  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 0.283      ; 0.999      ;
; 0.050  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.548      ; 2.112      ;
; 0.053  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.539      ; 2.088      ;
; 0.057  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.500      ; 2.093      ;
; 0.065  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.558      ; 2.094      ;
; 0.073  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.493      ; 2.084      ;
; 0.079  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.493      ; 2.078      ;
; 0.081  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.539      ; 2.186      ;
; 0.092  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.540      ; 2.058      ;
; 0.095  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.477      ; 2.043      ;
; 0.095  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.478      ; 2.110      ;
; 0.098  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.558      ; 2.061      ;
; 0.100  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.541      ; 2.043      ;
; 0.103  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.539      ; 2.038      ;
; 0.105  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.540      ; 2.045      ;
; 0.114  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.558      ; 2.045      ;
; 0.115  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.500      ; 2.035      ;
; 0.117  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.477      ; 2.021      ;
; 0.119  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.558      ; 2.050      ;
; 0.119  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.478      ; 2.086      ;
; 0.119  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.478      ; 2.086      ;
; 0.121  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.493      ; 2.036      ;
; 0.129  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.541      ; 2.014      ;
; 0.134  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.557      ; 2.033      ;
; 0.140  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.493      ; 2.017      ;
; 0.142  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.558      ; 2.027      ;
; 0.145  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.527      ; 1.993      ;
; 0.147  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.477      ; 1.991      ;
; 0.147  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.541      ; 2.007      ;
; 0.150  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.557      ; 2.017      ;
; 0.155  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.539      ; 1.986      ;
; 0.166  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.477      ; 1.972      ;
; 0.168  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.541      ; 1.986      ;
; 0.169  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.541      ; 1.974      ;
; 0.191  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.505      ; 1.977      ;
; 0.193  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.557      ; 1.974      ;
; 0.209  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.527      ; 1.929      ;
; 0.214  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.505      ; 1.954      ;
; 0.215  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.505      ; 1.953      ;
; 0.228  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.558      ; 1.941      ;
; 0.239  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.541      ; 1.904      ;
; 0.245  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.548      ; 1.917      ;
; 0.248  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.548      ; 1.914      ;
; 0.253  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.527      ; 1.885      ;
; 0.254  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.557      ; 1.913      ;
; 0.256  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.527      ; 1.882      ;
; 0.265  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.505      ; 1.903      ;
; 0.266  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.540      ; 1.884      ;
; 0.273  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.541      ; 1.881      ;
; 0.275  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.558      ; 1.894      ;
; 0.276  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.539      ; 1.991      ;
; 0.285  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.541      ; 1.869      ;
; 0.332  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.539      ; 1.935      ;
; 0.345  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.500      ; 1.805      ;
; 0.350  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.500      ; 1.876      ;
; 0.376  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.500      ; 1.774      ;
; 0.389  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.539      ; 1.878      ;
; 0.460  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.500      ; 1.766      ;
; 0.478  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.500      ; 1.748      ;
; 0.557  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 1.500      ; 1.669      ;
; 0.728  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.094      ; 1.617      ;
; 0.735  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.093      ; 1.601      ;
; 0.743  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.102      ; 1.614      ;
; 0.770  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.047      ; 1.582      ;
; 0.772  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.112      ; 1.582      ;
; 0.799  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.095      ; 1.550      ;
; 0.810  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.031      ; 1.523      ;
; 0.813  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.032      ; 1.587      ;
; 0.818  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.093      ; 1.644      ;
; 0.823  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.111      ; 1.539      ;
; 0.824  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.059      ; 1.539      ;
; 0.828  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.054      ; 1.517      ;
; 0.834  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.095      ; 1.504      ;
; 0.859  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.112      ; 1.505      ;
; 0.904  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.081      ; 1.429      ;
; 0.916  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.500        ; 2.054      ; 1.505      ;
; 1.228  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.094      ; 1.617      ;
; 1.235  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.093      ; 1.601      ;
; 1.243  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.102      ; 1.614      ;
; 1.270  ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 1.000        ; 2.047      ; 1.582      ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'avconf:inst1|LUT_INDEX[1]'                                                                                                                     ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.856 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.095      ; 1.380      ;
; -0.830 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.093      ; 1.404      ;
; -0.807 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.112      ; 1.446      ;
; -0.806 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.094      ; 1.429      ;
; -0.797 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.095      ; 1.439      ;
; -0.796 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.111      ; 1.456      ;
; -0.793 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.081      ; 1.429      ;
; -0.788 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.112      ; 1.465      ;
; -0.781 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.059      ; 1.419      ;
; -0.746 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.093      ; 1.488      ;
; -0.736 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.102      ; 1.507      ;
; -0.720 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.054      ; 1.475      ;
; -0.717 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.031      ; 1.455      ;
; -0.706 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.054      ; 1.489      ;
; -0.684 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.032      ; 1.489      ;
; -0.664 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 2.047      ; 1.524      ;
; -0.356 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.095      ; 1.380      ;
; -0.330 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.093      ; 1.404      ;
; -0.307 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.112      ; 1.446      ;
; -0.306 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.094      ; 1.429      ;
; -0.297 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.095      ; 1.439      ;
; -0.296 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.111      ; 1.456      ;
; -0.293 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.081      ; 1.429      ;
; -0.288 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.112      ; 1.465      ;
; -0.281 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.059      ; 1.419      ;
; -0.246 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.093      ; 1.488      ;
; -0.236 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.102      ; 1.507      ;
; -0.220 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.054      ; 1.475      ;
; -0.217 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.031      ; 1.455      ;
; -0.206 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.054      ; 1.489      ;
; -0.184 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.032      ; 1.489      ;
; -0.164 ; avconf:inst1|LUT_INDEX[1] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1] ; -0.500       ; 2.047      ; 1.524      ;
; 0.062  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.558      ; 1.620      ;
; 0.096  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.557      ; 1.653      ;
; 0.110  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.541      ; 1.651      ;
; 0.124  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.541      ; 1.665      ;
; 0.135  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.539      ; 1.674      ;
; 0.159  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.540      ; 1.699      ;
; 0.169  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.500      ; 1.669      ;
; 0.172  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.558      ; 1.730      ;
; 0.181  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.541      ; 1.722      ;
; 0.185  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.505      ; 1.690      ;
; 0.190  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.541      ; 1.731      ;
; 0.212  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.500      ; 1.712      ;
; 0.214  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.558      ; 1.772      ;
; 0.220  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.539      ; 1.759      ;
; 0.222  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.505      ; 1.727      ;
; 0.232  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.500      ; 1.732      ;
; 0.232  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.505      ; 1.737      ;
; 0.232  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.500      ; 1.732      ;
; 0.236  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.527      ; 1.763      ;
; 0.250  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.478      ; 1.728      ;
; 0.255  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.500      ; 1.755      ;
; 0.259  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.557      ; 1.816      ;
; 0.259  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.527      ; 1.786      ;
; 0.266  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.500      ; 1.766      ;
; 0.276  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.548      ; 1.824      ;
; 0.288  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.527      ; 1.815      ;
; 0.290  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.493      ; 1.783      ;
; 0.291  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.539      ; 1.830      ;
; 0.293  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.478      ; 1.771      ;
; 0.297  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.477      ; 1.774      ;
; 0.298  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.558      ; 1.856      ;
; 0.304  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.548      ; 1.852      ;
; 0.316  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.540      ; 1.856      ;
; 0.325  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.557      ; 1.882      ;
; 0.328  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.539      ; 1.867      ;
; 0.336  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.558      ; 1.894      ;
; 0.340  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.541      ; 1.881      ;
; 0.347  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.548      ; 1.895      ;
; 0.350  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.493      ; 1.843      ;
; 0.355  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.558      ; 1.913      ;
; 0.357  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[15] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.500      ; 1.857      ;
; 0.360  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.541      ; 1.901      ;
; 0.369  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[11] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.548      ; 1.917      ;
; 0.378  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.477      ; 1.855      ;
; 0.405  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.541      ; 1.946      ;
; 0.413  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.493      ; 1.906      ;
; 0.425  ; avconf:inst1|LUT_INDEX[2] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.539      ; 1.964      ;
; 0.439  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.527      ; 1.966      ;
; 0.443  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.540      ; 1.983      ;
; 0.445  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.477      ; 1.922      ;
; 0.447  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.539      ; 1.986      ;
; 0.448  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[10] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.505      ; 1.953      ;
; 0.469  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[7]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.558      ; 2.027      ;
; 0.476  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[4]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.557      ; 2.033      ;
; 0.502  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.541      ; 2.043      ;
; 0.505  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[8]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.540      ; 2.045      ;
; 0.507  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[9]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.493      ; 2.000      ;
; 0.514  ; avconf:inst1|LUT_INDEX[3] ; avconf:inst1|LUT_DATA[5]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.477      ; 1.991      ;
; 0.535  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[6]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.558      ; 2.093      ;
; 0.548  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 0.283      ; 0.831      ;
; 0.558  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[14] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.539      ; 2.097      ;
; 0.593  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[13] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.500      ; 2.093      ;
; 0.613  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[3]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.539      ; 2.152      ;
; 0.622  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[2]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 0.346      ; 0.968      ;
; 0.632  ; avconf:inst1|LUT_INDEX[5] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.478      ; 2.110      ;
; 0.662  ; avconf:inst1|LUT_INDEX[4] ; avconf:inst1|LUT_DATA[0]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 1.478      ; 2.140      ;
; 0.681  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[1]  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 0.332      ; 1.013      ;
; 0.682  ; avconf:inst1|LUT_INDEX[0] ; avconf:inst1|LUT_DATA[12] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1] ; 0.000        ; 0.346      ; 1.028      ;
+--------+---------------------------+---------------------------+----------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.344 ; avconf:inst1|mI2C_CTRL_CLK                                                                                                                                                                                                    ; avconf:inst1|mI2C_CTRL_CLK                                                                                                                                                                                                    ; avconf:inst1|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.656      ; 1.605      ;
; 0.156  ; avconf:inst1|mI2C_CTRL_CLK                                                                                                                                                                                                    ; avconf:inst1|mI2C_CTRL_CLK                                                                                                                                                                                                    ; avconf:inst1|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.656      ; 1.605      ;
; 0.215  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[0]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[0]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0]                                                                                                                                                                 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0]                                                                                                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0]                                                                                                                                                                 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[0]                                                                                                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|done_adc_channel_sync                                                                                                                                                                                   ; Audio_Controller:inst|done_adc_channel_sync                                                                                                                                                                                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|done_dac_channel_sync                                                                                                                                                                                   ; Audio_Controller:inst|done_dac_channel_sync                                                                                                                                                                                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                               ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                           ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                    ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[17]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[18]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[15]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[16]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                               ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[17]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[18]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[13]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[14]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[26]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[27]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[20]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[21]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                               ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                               ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; avconf:inst1|mI2C_CLK_DIV[15]                                                                                                                                                                                                 ; avconf:inst1|mI2C_CLK_DIV[15]                                                                                                                                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[13]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[14]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[16]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[17]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[16]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[17]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[18]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[19]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[20]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[21]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                              ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[0]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[1]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]      ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]      ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                               ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                               ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                              ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; Audio_Controller:inst|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                           ; Audio_Controller:inst|done_adc_channel_sync                                                                                                                                                                                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0]     ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; Audio_Controller:inst|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                           ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                        ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.249  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]     ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]     ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0]    ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.255  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.255  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[4]    ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.257  ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]     ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.258  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[26]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[27]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.259  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[20]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[21]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.259  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[12]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[13]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.260  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[16]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[17]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.412      ;
; 0.261  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[2]                                                                                                                                                                 ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[3]                                                                                                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.262  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[11]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[12]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.262  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[19]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[20]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.263  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[10]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[11]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.263  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[19]                                                                                                                                                               ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[20]                                                                                                                                                               ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.263  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[26]                                                                                                                                                                ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[27]                                                                                                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SW[0]'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.156 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.099      ; 1.943      ;
; -0.152 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; SW[0]        ; SW[0]       ; 0.000        ; 2.099      ; 1.947      ;
; -0.119 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.058      ; 1.939      ;
; -0.116 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; SW[0]        ; SW[0]       ; 0.000        ; 2.075      ; 1.959      ;
; -0.114 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; SW[0]        ; SW[0]       ; 0.000        ; 2.095      ; 1.981      ;
; -0.108 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; SW[0]        ; SW[0]       ; 0.000        ; 2.099      ; 1.991      ;
; -0.101 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; SW[0]        ; SW[0]       ; 0.000        ; 2.080      ; 1.979      ;
; -0.098 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.041      ; 1.943      ;
; -0.095 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; SW[0]        ; SW[0]       ; 0.000        ; 2.100      ; 2.005      ;
; -0.087 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.069      ; 1.982      ;
; -0.082 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.025      ; 1.943      ;
; -0.080 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.025      ; 1.945      ;
; -0.073 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; SW[0]        ; SW[0]       ; 0.000        ; 2.048      ; 1.975      ;
; -0.061 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ; SW[0]        ; SW[0]       ; 0.000        ; 2.086      ; 2.025      ;
; -0.051 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.046      ; 1.995      ;
; -0.046 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; SW[0]        ; SW[0]       ; 0.000        ; 2.024      ; 1.978      ;
; -0.046 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; SW[0]        ; SW[0]       ; 0.000        ; 2.082      ; 2.036      ;
; -0.042 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.015      ; 1.973      ;
; -0.040 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; SW[0]        ; SW[0]       ; 0.000        ; 2.082      ; 2.042      ;
; -0.035 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] ; SW[0]        ; SW[0]       ; 0.000        ; 2.041      ; 2.006      ;
; -0.034 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; SW[0]        ; SW[0]       ; 0.000        ; 2.045      ; 2.011      ;
; -0.032 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; SW[0]        ; SW[0]       ; 0.000        ; 2.044      ; 2.012      ;
; -0.027 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] ; SW[0]        ; SW[0]       ; 0.000        ; 2.040      ; 2.013      ;
; -0.016 ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.040      ; 2.024      ;
; 0.002  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; SW[0]        ; SW[0]       ; 0.000        ; 2.049      ; 2.051      ;
; 0.006  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ; SW[0]        ; SW[0]       ; 0.000        ; 2.028      ; 2.034      ;
; 0.010  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] ; SW[0]        ; SW[0]       ; 0.000        ; 2.048      ; 2.058      ;
; 0.013  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; SW[0]        ; SW[0]       ; 0.000        ; 2.035      ; 2.048      ;
; 0.021  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] ; SW[0]        ; SW[0]       ; 0.000        ; 2.035      ; 2.056      ;
; 0.036  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; SW[0]        ; SW[0]       ; 0.000        ; 2.044      ; 2.080      ;
; 0.344  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.099      ; 1.943      ;
; 0.348  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; SW[0]        ; SW[0]       ; -0.500       ; 2.099      ; 1.947      ;
; 0.381  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.058      ; 1.939      ;
; 0.384  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; SW[0]        ; SW[0]       ; -0.500       ; 2.075      ; 1.959      ;
; 0.386  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; SW[0]        ; SW[0]       ; -0.500       ; 2.095      ; 1.981      ;
; 0.392  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; SW[0]        ; SW[0]       ; -0.500       ; 2.099      ; 1.991      ;
; 0.399  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; SW[0]        ; SW[0]       ; -0.500       ; 2.080      ; 1.979      ;
; 0.402  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.041      ; 1.943      ;
; 0.405  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; SW[0]        ; SW[0]       ; -0.500       ; 2.100      ; 2.005      ;
; 0.413  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.069      ; 1.982      ;
; 0.418  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.025      ; 1.943      ;
; 0.420  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.025      ; 1.945      ;
; 0.427  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; SW[0]        ; SW[0]       ; -0.500       ; 2.048      ; 1.975      ;
; 0.439  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ; SW[0]        ; SW[0]       ; -0.500       ; 2.086      ; 2.025      ;
; 0.449  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.046      ; 1.995      ;
; 0.454  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; SW[0]        ; SW[0]       ; -0.500       ; 2.024      ; 1.978      ;
; 0.454  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; SW[0]        ; SW[0]       ; -0.500       ; 2.082      ; 2.036      ;
; 0.458  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.015      ; 1.973      ;
; 0.460  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; SW[0]        ; SW[0]       ; -0.500       ; 2.082      ; 2.042      ;
; 0.465  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] ; SW[0]        ; SW[0]       ; -0.500       ; 2.041      ; 2.006      ;
; 0.466  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; SW[0]        ; SW[0]       ; -0.500       ; 2.045      ; 2.011      ;
; 0.468  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; SW[0]        ; SW[0]       ; -0.500       ; 2.044      ; 2.012      ;
; 0.473  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] ; SW[0]        ; SW[0]       ; -0.500       ; 2.040      ; 2.013      ;
; 0.484  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.040      ; 2.024      ;
; 0.502  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; SW[0]        ; SW[0]       ; -0.500       ; 2.049      ; 2.051      ;
; 0.506  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ; SW[0]        ; SW[0]       ; -0.500       ; 2.028      ; 2.034      ;
; 0.510  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] ; SW[0]        ; SW[0]       ; -0.500       ; 2.048      ; 2.058      ;
; 0.513  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; SW[0]        ; SW[0]       ; -0.500       ; 2.035      ; 2.048      ;
; 0.521  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] ; SW[0]        ; SW[0]       ; -0.500       ; 2.035      ; 2.056      ;
; 0.536  ; SW[0]                                                           ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; SW[0]        ; SW[0]       ; -0.500       ; 2.044      ; 2.080      ;
; 1.578  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[27] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.520      ;
; 1.644  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[27] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.441      ; 1.585      ;
; 1.646  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[25] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.588      ;
; 1.652  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.594      ;
; 1.671  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.613      ;
; 1.672  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.390      ; 1.562      ;
; 1.691  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.390      ; 1.581      ;
; 1.705  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[26] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.647      ;
; 1.706  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[20] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.436      ; 1.642      ;
; 1.707  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[11] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.382      ; 1.589      ;
; 1.709  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[30] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.424      ; 1.633      ;
; 1.716  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[11] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.382      ; 1.598      ;
; 1.725  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[30] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.424      ; 1.649      ;
; 1.732  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.417      ; 1.649      ;
; 1.740  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[27] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.366      ; 1.606      ;
; 1.743  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[15] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.439      ; 1.682      ;
; 1.743  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[25] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.685      ;
; 1.743  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[25] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.366      ; 1.609      ;
; 1.744  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.417      ; 1.661      ;
; 1.753  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[19] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.435      ; 1.688      ;
; 1.758  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.424      ; 1.682      ;
; 1.763  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.424      ; 1.687      ;
; 1.769  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.417      ; 1.686      ;
; 1.770  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.424      ; 1.694      ;
; 1.772  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[24] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.714      ;
; 1.776  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[31]  ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.440      ; 1.716      ;
; 1.782  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.724      ;
; 1.782  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.424      ; 1.706      ;
; 1.784  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[28] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.366      ; 1.650      ;
; 1.786  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[24] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.387      ; 1.673      ;
; 1.787  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[24] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.729      ;
; 1.788  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.417      ; 1.705      ;
; 1.789  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[15] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.439      ; 1.728      ;
; 1.790  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[26] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.441      ; 1.731      ;
; 1.793  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[31] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.391      ; 1.684      ;
; 1.794  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[29] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.736      ;
; 1.795  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[30] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.442      ; 1.737      ;
; 1.796  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[31]  ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.388      ; 1.684      ;
; 1.796  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[9]  ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.381      ; 1.677      ;
; 1.799  ; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[24] ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; CLOCK_50     ; SW[0]       ; -0.500       ; 0.387      ; 1.686      ;
+--------+-----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'avconf:inst1|mI2C_CTRL_CLK'                                                                                                                                                           ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.134 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 1.908      ;
; -0.081 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 1.961      ;
; -0.081 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[22]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 1.961      ;
; -0.054 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[11]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 1.988      ;
; -0.054 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[9]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 1.988      ;
; -0.041 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.748      ; 2.000      ;
; -0.041 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[5]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.748      ; 2.000      ;
; -0.039 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[8]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 2.003      ;
; -0.039 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 2.003      ;
; -0.039 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[14]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 2.003      ;
; -0.039 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.736      ; 1.990      ;
; -0.039 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.736      ; 1.990      ;
; -0.039 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.736      ; 1.990      ;
; -0.039 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_GO                         ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.736      ; 1.990      ;
; -0.033 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 2.009      ;
; -0.032 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[3]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.754      ; 2.015      ;
; -0.032 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[15]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.754      ; 2.015      ;
; -0.032 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[13]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.754      ; 2.015      ;
; -0.026 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[4]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.744      ; 2.011      ;
; -0.026 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[7]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.744      ; 2.011      ;
; -0.026 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[6]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.744      ; 2.011      ;
; -0.021 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[10]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 2.021      ;
; -0.021 ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[12]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.749      ; 2.021      ;
; 0.030  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.554      ; 0.877      ;
; 0.065  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.554      ; 0.912      ;
; 0.100  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.554      ; 0.947      ;
; 0.135  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.554      ; 0.982      ;
; 0.173  ; avconf:inst1|LUT_DATA[5]                     ; avconf:inst1|mI2C_DATA[5]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.283     ; 0.042      ;
; 0.174  ; avconf:inst1|LUT_DATA[0]                     ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.284     ; 0.042      ;
; 0.188  ; avconf:inst1|LUT_DATA[9]                     ; avconf:inst1|mI2C_DATA[9]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.298     ; 0.042      ;
; 0.190  ; avconf:inst1|LUT_DATA[15]                    ; avconf:inst1|mI2C_DATA[15]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.300     ; 0.042      ;
; 0.190  ; avconf:inst1|LUT_DATA[13]                    ; avconf:inst1|mI2C_DATA[13]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.300     ; 0.042      ;
; 0.200  ; avconf:inst1|LUT_DATA[10]                    ; avconf:inst1|mI2C_DATA[10]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.310     ; 0.042      ;
; 0.215  ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|I2C_Controller:u0|SDO           ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:inst1|I2C_Controller:u0|ACK1          ; avconf:inst1|I2C_Controller:u0|ACK1          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:inst1|I2C_Controller:u0|ACK3          ; avconf:inst1|I2C_Controller:u0|ACK3          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:inst1|I2C_Controller:u0|ACK2          ; avconf:inst1|I2C_Controller:u0|ACK2          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|I2C_Controller:u0|SCLK          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.222  ; avconf:inst1|LUT_DATA[1]                     ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.332     ; 0.042      ;
; 0.229  ; avconf:inst1|LUT_DATA[3]                     ; avconf:inst1|mI2C_DATA[3]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.339     ; 0.042      ;
; 0.234  ; avconf:inst1|LUT_DATA[14]                    ; avconf:inst1|mI2C_DATA[14]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.344     ; 0.042      ;
; 0.235  ; avconf:inst1|LUT_DATA[8]                     ; avconf:inst1|mI2C_DATA[8]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.345     ; 0.042      ;
; 0.236  ; avconf:inst1|LUT_DATA[2]                     ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.346     ; 0.042      ;
; 0.236  ; avconf:inst1|LUT_DATA[12]                    ; avconf:inst1|mI2C_DATA[12]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.346     ; 0.042      ;
; 0.243  ; avconf:inst1|LUT_DATA[11]                    ; avconf:inst1|mI2C_DATA[11]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.353     ; 0.042      ;
; 0.257  ; avconf:inst1|LUT_DATA[4]                     ; avconf:inst1|mI2C_DATA[4]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 0.042      ;
; 0.258  ; avconf:inst1|LUT_DATA[7]                     ; avconf:inst1|mI2C_DATA[7]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.368     ; 0.042      ;
; 0.258  ; avconf:inst1|LUT_DATA[6]                     ; avconf:inst1|mI2C_DATA[6]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.368     ; 0.042      ;
; 0.326  ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.478      ;
; 0.330  ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.482      ;
; 0.330  ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.482      ;
; 0.330  ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.482      ;
; 0.330  ; avconf:inst1|I2C_Controller:u0|END           ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.482      ;
; 0.364  ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|LUT_INDEX[3]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.749      ; 1.908      ;
; 0.369  ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|ACK1          ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.378  ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|LUT_INDEX[2]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.532      ;
; 0.383  ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.535      ;
; 0.385  ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.537      ;
; 0.386  ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.538      ;
; 0.419  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.749      ; 1.961      ;
; 0.419  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[22]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.749      ; 1.961      ;
; 0.421  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.182      ; 1.755      ;
; 0.421  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.182      ; 1.755      ;
; 0.421  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.182      ; 1.755      ;
; 0.421  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mI2C_GO                         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.182      ; 1.755      ;
; 0.438  ; avconf:inst1|LUT_INDEX[5]                    ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.195      ; 1.785      ;
; 0.446  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[11]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.749      ; 1.988      ;
; 0.446  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[9]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.749      ; 1.988      ;
; 0.450  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|LUT_INDEX[0]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.195      ; 1.797      ;
; 0.459  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.748      ; 2.000      ;
; 0.459  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[5]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.748      ; 2.000      ;
; 0.461  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[8]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.749      ; 2.003      ;
; 0.461  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[2]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.749      ; 2.003      ;
; 0.461  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[14]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.749      ; 2.003      ;
; 0.461  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mSetup_ST.0000                  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.736      ; 1.990      ;
; 0.461  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mSetup_ST.0001                  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.736      ; 1.990      ;
; 0.461  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mSetup_ST.0010                  ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.736      ; 1.990      ;
; 0.461  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_GO                         ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.736      ; 1.990      ;
; 0.467  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mI2C_DATA[1]                    ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.195      ; 1.814      ;
; 0.467  ; avconf:inst1|LUT_INDEX[4]                    ; avconf:inst1|mI2C_DATA[22]                   ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; 1.195      ; 1.814      ;
; 0.467  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.749      ; 2.009      ;
; 0.468  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[3]                    ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.754      ; 2.015      ;
; 0.468  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[15]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.754      ; 2.015      ;
; 0.468  ; avconf:inst1|LUT_INDEX[1]                    ; avconf:inst1|mI2C_DATA[13]                   ; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; -0.500       ; 1.754      ; 2.015      ;
; 0.471  ; avconf:inst1|mI2C_DATA[0]                    ; avconf:inst1|I2C_Controller:u0|SD[0]         ; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 0.000        ; -0.013     ; 0.610      ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SW[0]'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; SW[0]|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|Mux65~0clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|Mux65~0clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|Mux65~0clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|Mux65~0clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|Mux65~0|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|Mux65~0|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|Mux65~0|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|Mux65~0|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[0]|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[0]|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[10]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[10]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[11]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[11]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[12]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[12]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[13]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[13]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[14]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[14]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[15]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[15]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[16]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[16]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[17]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[17]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[18]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[18]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[19]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[19]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[1]|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[1]|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[20]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[20]|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[21]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[21]|datac                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; inst3|inst4|shifted_AWGN[22]|datac                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'avconf:inst1|mI2C_CTRL_CLK'                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:inst1|mI2C_CTRL_CLK ; Rise       ; avconf:inst1|mI2C_DATA[7]                    ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'avconf:inst1|LUT_INDEX[1]'                                                                      ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; avconf:inst1|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[0]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[0]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[10]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[10]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[15]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[15]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[5]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[5]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[9]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|LUT_DATA[9]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Fall       ; inst1|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:inst1|LUT_INDEX[1] ; Rise       ; inst1|Mux2~1|datac           ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; AUD_ADCDAT  ; CLOCK_50                   ; 2.743 ; 2.743 ; Rise       ; CLOCK_50                   ;
; AUD_ADCLRCK ; CLOCK_50                   ; 2.864 ; 2.864 ; Rise       ; CLOCK_50                   ;
; AUD_BCLK    ; CLOCK_50                   ; 2.926 ; 2.926 ; Rise       ; CLOCK_50                   ;
; AUD_DACLRCK ; CLOCK_50                   ; 2.867 ; 2.867 ; Rise       ; CLOCK_50                   ;
; KEY[*]      ; CLOCK_50                   ; 3.532 ; 3.532 ; Rise       ; CLOCK_50                   ;
;  KEY[0]     ; CLOCK_50                   ; 3.532 ; 3.532 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; CLOCK_50                   ; 3.419 ; 3.419 ; Rise       ; CLOCK_50                   ;
;  SW[0]      ; CLOCK_50                   ; 2.148 ; 2.148 ; Rise       ; CLOCK_50                   ;
;  SW[1]      ; CLOCK_50                   ; 3.419 ; 3.419 ; Rise       ; CLOCK_50                   ;
;  SW[2]      ; CLOCK_50                   ; 3.049 ; 3.049 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; SW[0]                      ; 1.188 ; 1.188 ; Fall       ; SW[0]                      ;
;  SW[0]      ; SW[0]                      ; 0.506 ; 0.506 ; Fall       ; SW[0]                      ;
;  SW[1]      ; SW[0]                      ; 1.188 ; 1.188 ; Fall       ; SW[0]                      ;
;  SW[2]      ; SW[0]                      ; 0.827 ; 0.827 ; Fall       ; SW[0]                      ;
; I2C_SDAT    ; avconf:inst1|mI2C_CTRL_CLK ; 2.846 ; 2.846 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:inst1|mI2C_CTRL_CLK ; 3.563 ; 3.563 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:inst1|mI2C_CTRL_CLK ; 3.563 ; 3.563 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; AUD_ADCDAT  ; CLOCK_50                   ; -2.623 ; -2.623 ; Rise       ; CLOCK_50                   ;
; AUD_ADCLRCK ; CLOCK_50                   ; -2.744 ; -2.744 ; Rise       ; CLOCK_50                   ;
; AUD_BCLK    ; CLOCK_50                   ; -2.806 ; -2.806 ; Rise       ; CLOCK_50                   ;
; AUD_DACLRCK ; CLOCK_50                   ; -2.747 ; -2.747 ; Rise       ; CLOCK_50                   ;
; KEY[*]      ; CLOCK_50                   ; -2.258 ; -2.258 ; Rise       ; CLOCK_50                   ;
;  KEY[0]     ; CLOCK_50                   ; -2.258 ; -2.258 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; CLOCK_50                   ; 0.173  ; 0.173  ; Rise       ; CLOCK_50                   ;
;  SW[0]      ; CLOCK_50                   ; -0.391 ; -0.391 ; Rise       ; CLOCK_50                   ;
;  SW[1]      ; CLOCK_50                   ; 0.173  ; 0.173  ; Rise       ; CLOCK_50                   ;
;  SW[2]      ; CLOCK_50                   ; -0.465 ; -0.465 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; SW[0]                      ; 0.443  ; 0.443  ; Fall       ; SW[0]                      ;
;  SW[0]      ; SW[0]                      ; 0.156  ; 0.156  ; Fall       ; SW[0]                      ;
;  SW[1]      ; SW[0]                      ; 0.443  ; 0.443  ; Fall       ; SW[0]                      ;
;  SW[2]      ; SW[0]                      ; 0.353  ; 0.353  ; Fall       ; SW[0]                      ;
; I2C_SDAT    ; avconf:inst1|mI2C_CTRL_CLK ; -2.111 ; -2.111 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:inst1|mI2C_CTRL_CLK ; -2.656 ; -2.656 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:inst1|mI2C_CTRL_CLK ; -2.656 ; -2.656 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+
; AUD_DACDAT ; CLOCK_50                   ; 5.142  ; 5.142  ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; CLOCK_50                   ; 14.926 ; 14.926 ; Rise       ; CLOCK_50                                     ;
;  LEDR[1]   ; CLOCK_50                   ; 13.880 ; 13.880 ; Rise       ; CLOCK_50                                     ;
;  LEDR[2]   ; CLOCK_50                   ; 14.266 ; 14.266 ; Rise       ; CLOCK_50                                     ;
;  LEDR[3]   ; CLOCK_50                   ; 14.238 ; 14.238 ; Rise       ; CLOCK_50                                     ;
;  LEDR[4]   ; CLOCK_50                   ; 14.437 ; 14.437 ; Rise       ; CLOCK_50                                     ;
;  LEDR[5]   ; CLOCK_50                   ; 14.290 ; 14.290 ; Rise       ; CLOCK_50                                     ;
;  LEDR[6]   ; CLOCK_50                   ; 14.565 ; 14.565 ; Rise       ; CLOCK_50                                     ;
;  LEDR[7]   ; CLOCK_50                   ; 14.443 ; 14.443 ; Rise       ; CLOCK_50                                     ;
;  LEDR[9]   ; CLOCK_50                   ; 14.926 ; 14.926 ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; SW[0]                      ; 8.339  ; 8.339  ; Rise       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 7.293  ; 7.293  ; Rise       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 7.679  ; 7.679  ; Rise       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 7.651  ; 7.651  ; Rise       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 7.850  ; 7.850  ; Rise       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 7.703  ; 7.703  ; Rise       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 7.978  ; 7.978  ; Rise       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 7.856  ; 7.856  ; Rise       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 8.339  ; 8.339  ; Rise       ; SW[0]                                        ;
; LEDR[*]    ; SW[0]                      ; 9.981  ; 9.981  ; Fall       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 8.935  ; 8.935  ; Fall       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 9.321  ; 9.321  ; Fall       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 9.293  ; 9.293  ; Fall       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 9.492  ; 9.492  ; Fall       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 9.345  ; 9.345  ; Fall       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 9.620  ; 9.620  ; Fall       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 9.498  ; 9.498  ; Fall       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 9.981  ; 9.981  ; Fall       ; SW[0]                                        ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 5.055  ; 5.055  ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SDAT   ; avconf:inst1|mI2C_CTRL_CLK ; 4.884  ; 4.884  ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 2.776  ;        ; Fall       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; AUD_XCK    ; CLOCK_50                   ; 1.504  ;        ; Rise       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                   ;        ; 1.504  ; Fall       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+----------------------------+-------+-------+------------+----------------------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                              ;
+------------+----------------------------+-------+-------+------------+----------------------------------------------+
; AUD_DACDAT ; CLOCK_50                   ; 5.142 ; 5.142 ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; CLOCK_50                   ; 6.532 ; 6.532 ; Rise       ; CLOCK_50                                     ;
;  LEDR[1]   ; CLOCK_50                   ; 6.532 ; 6.532 ; Rise       ; CLOCK_50                                     ;
;  LEDR[2]   ; CLOCK_50                   ; 6.918 ; 6.918 ; Rise       ; CLOCK_50                                     ;
;  LEDR[3]   ; CLOCK_50                   ; 6.794 ; 6.794 ; Rise       ; CLOCK_50                                     ;
;  LEDR[4]   ; CLOCK_50                   ; 6.801 ; 6.801 ; Rise       ; CLOCK_50                                     ;
;  LEDR[5]   ; CLOCK_50                   ; 6.688 ; 6.688 ; Rise       ; CLOCK_50                                     ;
;  LEDR[6]   ; CLOCK_50                   ; 6.882 ; 6.882 ; Rise       ; CLOCK_50                                     ;
;  LEDR[7]   ; CLOCK_50                   ; 6.903 ; 6.903 ; Rise       ; CLOCK_50                                     ;
;  LEDR[9]   ; CLOCK_50                   ; 7.386 ; 7.386 ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; SW[0]                      ; 5.218 ; 5.218 ; Rise       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 5.218 ; 5.218 ; Rise       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 5.551 ; 5.551 ; Rise       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 5.473 ; 5.473 ; Rise       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 5.487 ; 5.487 ; Rise       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 5.374 ; 5.374 ; Rise       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 5.509 ; 5.509 ; Rise       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 5.539 ; 5.539 ; Rise       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 6.022 ; 6.022 ; Rise       ; SW[0]                                        ;
; LEDR[*]    ; SW[0]                      ; 5.218 ; 5.218 ; Fall       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 5.218 ; 5.218 ; Fall       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 5.551 ; 5.551 ; Fall       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 5.473 ; 5.473 ; Fall       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 5.487 ; 5.487 ; Fall       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 5.374 ; 5.374 ; Fall       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 5.509 ; 5.509 ; Fall       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 5.539 ; 5.539 ; Fall       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 6.022 ; 6.022 ; Fall       ; SW[0]                                        ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 4.584 ; 2.776 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SDAT   ; avconf:inst1|mI2C_CTRL_CLK ; 4.884 ; 4.884 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 2.776 ;       ; Fall       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; AUD_XCK    ; CLOCK_50                   ; 1.504 ;       ; Rise       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                   ;       ; 1.504 ; Fall       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+----------------------------+-------+-------+------------+----------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[1]      ; LEDR[1]     ; 8.484 ; 8.484 ; 8.484 ; 8.484 ;
; SW[1]      ; LEDR[2]     ; 8.870 ; 8.870 ; 8.870 ; 8.870 ;
; SW[1]      ; LEDR[3]     ; 8.842 ; 8.842 ; 8.842 ; 8.842 ;
; SW[1]      ; LEDR[4]     ; 9.041 ; 9.041 ; 9.041 ; 9.041 ;
; SW[1]      ; LEDR[5]     ; 8.894 ; 8.894 ; 8.894 ; 8.894 ;
; SW[1]      ; LEDR[6]     ; 9.169 ; 9.169 ; 9.169 ; 9.169 ;
; SW[1]      ; LEDR[7]     ; 9.047 ; 9.047 ; 9.047 ; 9.047 ;
; SW[1]      ; LEDR[9]     ; 9.530 ; 9.530 ; 9.530 ; 9.530 ;
; SW[2]      ; LEDR[1]     ; 8.114 ; 8.114 ; 8.114 ; 8.114 ;
; SW[2]      ; LEDR[2]     ; 8.500 ; 8.500 ; 8.500 ; 8.500 ;
; SW[2]      ; LEDR[3]     ; 8.472 ; 8.472 ; 8.472 ; 8.472 ;
; SW[2]      ; LEDR[4]     ; 8.671 ; 8.671 ; 8.671 ; 8.671 ;
; SW[2]      ; LEDR[5]     ; 8.524 ; 8.524 ; 8.524 ; 8.524 ;
; SW[2]      ; LEDR[6]     ; 8.799 ; 8.799 ; 8.799 ; 8.799 ;
; SW[2]      ; LEDR[7]     ; 8.677 ; 8.677 ; 8.677 ; 8.677 ;
; SW[2]      ; LEDR[9]     ; 9.160 ; 9.160 ; 9.160 ; 9.160 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[1]      ; LEDR[1]     ; 4.142 ; 4.440 ; 4.440 ; 4.142 ;
; SW[1]      ; LEDR[2]     ; 4.528 ; 4.547 ; 4.547 ; 4.528 ;
; SW[1]      ; LEDR[3]     ; 4.404 ; 4.471 ; 4.471 ; 4.404 ;
; SW[1]      ; LEDR[4]     ; 4.411 ; 4.411 ; 4.411 ; 4.411 ;
; SW[1]      ; LEDR[5]     ; 4.298 ; 4.298 ; 4.298 ; 4.298 ;
; SW[1]      ; LEDR[6]     ; 4.504 ; 4.492 ; 4.492 ; 4.504 ;
; SW[1]      ; LEDR[7]     ; 4.513 ; 4.561 ; 4.561 ; 4.513 ;
; SW[1]      ; LEDR[9]     ; 4.996 ; 5.044 ; 5.044 ; 4.996 ;
; SW[2]      ; LEDR[1]     ; 4.908 ; 4.908 ; 4.908 ; 4.908 ;
; SW[2]      ; LEDR[2]     ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; SW[2]      ; LEDR[3]     ; 5.170 ; 5.170 ; 5.170 ; 5.170 ;
; SW[2]      ; LEDR[4]     ; 5.177 ; 5.177 ; 5.177 ; 5.177 ;
; SW[2]      ; LEDR[5]     ; 5.064 ; 5.064 ; 5.064 ; 5.064 ;
; SW[2]      ; LEDR[6]     ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; SW[2]      ; LEDR[7]     ; 5.279 ; 5.279 ; 5.279 ; 5.279 ;
; SW[2]      ; LEDR[9]     ; 5.762 ; 5.762 ; 5.762 ; 5.762 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+-----------------------------+----------+---------+----------+---------+---------------------+
; Clock                       ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack            ; -13.502  ; -1.240  ; N/A      ; N/A     ; -1.380              ;
;  CLOCK_50                   ; -8.244   ; -0.344  ; N/A      ; N/A     ; 7.873               ;
;  SW[0]                      ; -13.502  ; -0.156  ; N/A      ; N/A     ; -1.380              ;
;  avconf:inst1|LUT_INDEX[1]  ; -1.761   ; -1.240  ; N/A      ; N/A     ; 0.500               ;
;  avconf:inst1|mI2C_CTRL_CLK ; -3.216   ; -0.134  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS             ; -980.454 ; -16.066 ; 0.0      ; 0.0     ; -57.38              ;
;  CLOCK_50                   ; -434.349 ; -0.344  ; N/A      ; N/A     ; 0.000               ;
;  SW[0]                      ; -388.899 ; -1.811  ; N/A      ; N/A     ; -1.380              ;
;  avconf:inst1|LUT_INDEX[1]  ; -24.386  ; -16.066 ; N/A      ; N/A     ; 0.000               ;
;  avconf:inst1|mI2C_CTRL_CLK ; -132.820 ; -1.008  ; N/A      ; N/A     ; -56.000             ;
+-----------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; AUD_ADCDAT  ; CLOCK_50                   ; 5.046 ; 5.046 ; Rise       ; CLOCK_50                   ;
; AUD_ADCLRCK ; CLOCK_50                   ; 5.292 ; 5.292 ; Rise       ; CLOCK_50                   ;
; AUD_BCLK    ; CLOCK_50                   ; 5.387 ; 5.387 ; Rise       ; CLOCK_50                   ;
; AUD_DACLRCK ; CLOCK_50                   ; 5.276 ; 5.276 ; Rise       ; CLOCK_50                   ;
; KEY[*]      ; CLOCK_50                   ; 6.611 ; 6.611 ; Rise       ; CLOCK_50                   ;
;  KEY[0]     ; CLOCK_50                   ; 6.611 ; 6.611 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; CLOCK_50                   ; 8.192 ; 8.192 ; Rise       ; CLOCK_50                   ;
;  SW[0]      ; CLOCK_50                   ; 5.383 ; 5.383 ; Rise       ; CLOCK_50                   ;
;  SW[1]      ; CLOCK_50                   ; 8.192 ; 8.192 ; Rise       ; CLOCK_50                   ;
;  SW[2]      ; CLOCK_50                   ; 7.417 ; 7.417 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; SW[0]                      ; 3.284 ; 3.284 ; Fall       ; SW[0]                      ;
;  SW[0]      ; SW[0]                      ; 1.756 ; 1.756 ; Fall       ; SW[0]                      ;
;  SW[1]      ; SW[0]                      ; 3.284 ; 3.284 ; Fall       ; SW[0]                      ;
;  SW[2]      ; SW[0]                      ; 2.436 ; 2.436 ; Fall       ; SW[0]                      ;
; I2C_SDAT    ; avconf:inst1|mI2C_CTRL_CLK ; 5.454 ; 5.454 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:inst1|mI2C_CTRL_CLK ; 6.727 ; 6.727 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:inst1|mI2C_CTRL_CLK ; 6.727 ; 6.727 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; AUD_ADCDAT  ; CLOCK_50                   ; -2.623 ; -2.623 ; Rise       ; CLOCK_50                   ;
; AUD_ADCLRCK ; CLOCK_50                   ; -2.744 ; -2.744 ; Rise       ; CLOCK_50                   ;
; AUD_BCLK    ; CLOCK_50                   ; -2.806 ; -2.806 ; Rise       ; CLOCK_50                   ;
; AUD_DACLRCK ; CLOCK_50                   ; -2.747 ; -2.747 ; Rise       ; CLOCK_50                   ;
; KEY[*]      ; CLOCK_50                   ; -2.258 ; -2.258 ; Rise       ; CLOCK_50                   ;
;  KEY[0]     ; CLOCK_50                   ; -2.258 ; -2.258 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; CLOCK_50                   ; 0.173  ; 0.173  ; Rise       ; CLOCK_50                   ;
;  SW[0]      ; CLOCK_50                   ; -0.391 ; -0.391 ; Rise       ; CLOCK_50                   ;
;  SW[1]      ; CLOCK_50                   ; 0.173  ; 0.173  ; Rise       ; CLOCK_50                   ;
;  SW[2]      ; CLOCK_50                   ; -0.465 ; -0.465 ; Rise       ; CLOCK_50                   ;
; SW[*]       ; SW[0]                      ; 0.443  ; 0.443  ; Fall       ; SW[0]                      ;
;  SW[0]      ; SW[0]                      ; 0.156  ; 0.156  ; Fall       ; SW[0]                      ;
;  SW[1]      ; SW[0]                      ; 0.443  ; 0.443  ; Fall       ; SW[0]                      ;
;  SW[2]      ; SW[0]                      ; 0.353  ; 0.353  ; Fall       ; SW[0]                      ;
; I2C_SDAT    ; avconf:inst1|mI2C_CTRL_CLK ; -2.111 ; -2.111 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:inst1|mI2C_CTRL_CLK ; -2.656 ; -2.656 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:inst1|mI2C_CTRL_CLK ; -2.656 ; -2.656 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+
; AUD_DACDAT ; CLOCK_50                   ; 9.331  ; 9.331  ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; CLOCK_50                   ; 31.125 ; 31.125 ; Rise       ; CLOCK_50                                     ;
;  LEDR[1]   ; CLOCK_50                   ; 28.711 ; 28.711 ; Rise       ; CLOCK_50                                     ;
;  LEDR[2]   ; CLOCK_50                   ; 29.603 ; 29.603 ; Rise       ; CLOCK_50                                     ;
;  LEDR[3]   ; CLOCK_50                   ; 29.587 ; 29.587 ; Rise       ; CLOCK_50                                     ;
;  LEDR[4]   ; CLOCK_50                   ; 30.024 ; 30.024 ; Rise       ; CLOCK_50                                     ;
;  LEDR[5]   ; CLOCK_50                   ; 29.610 ; 29.610 ; Rise       ; CLOCK_50                                     ;
;  LEDR[6]   ; CLOCK_50                   ; 30.339 ; 30.339 ; Rise       ; CLOCK_50                                     ;
;  LEDR[7]   ; CLOCK_50                   ; 30.097 ; 30.097 ; Rise       ; CLOCK_50                                     ;
;  LEDR[9]   ; CLOCK_50                   ; 31.125 ; 31.125 ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; SW[0]                      ; 17.560 ; 17.560 ; Rise       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 15.146 ; 15.146 ; Rise       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 16.038 ; 16.038 ; Rise       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 16.022 ; 16.022 ; Rise       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 16.459 ; 16.459 ; Rise       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 16.045 ; 16.045 ; Rise       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 16.774 ; 16.774 ; Rise       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 16.532 ; 16.532 ; Rise       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 17.560 ; 17.560 ; Rise       ; SW[0]                                        ;
; LEDR[*]    ; SW[0]                      ; 20.921 ; 20.921 ; Fall       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 18.507 ; 18.507 ; Fall       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 19.399 ; 19.399 ; Fall       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 19.383 ; 19.383 ; Fall       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 19.820 ; 19.820 ; Fall       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 19.406 ; 19.406 ; Fall       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 20.135 ; 20.135 ; Fall       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 19.893 ; 19.893 ; Fall       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 20.921 ; 20.921 ; Fall       ; SW[0]                                        ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 9.548  ; 9.548  ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SDAT   ; avconf:inst1|mI2C_CTRL_CLK ; 8.986  ; 8.986  ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 5.349  ;        ; Fall       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; AUD_XCK    ; CLOCK_50                   ; 2.969  ;        ; Rise       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                   ;        ; 2.969  ; Fall       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+----------------------------+--------+--------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+----------------------------+-------+-------+------------+----------------------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                              ;
+------------+----------------------------+-------+-------+------------+----------------------------------------------+
; AUD_DACDAT ; CLOCK_50                   ; 5.142 ; 5.142 ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; CLOCK_50                   ; 6.532 ; 6.532 ; Rise       ; CLOCK_50                                     ;
;  LEDR[1]   ; CLOCK_50                   ; 6.532 ; 6.532 ; Rise       ; CLOCK_50                                     ;
;  LEDR[2]   ; CLOCK_50                   ; 6.918 ; 6.918 ; Rise       ; CLOCK_50                                     ;
;  LEDR[3]   ; CLOCK_50                   ; 6.794 ; 6.794 ; Rise       ; CLOCK_50                                     ;
;  LEDR[4]   ; CLOCK_50                   ; 6.801 ; 6.801 ; Rise       ; CLOCK_50                                     ;
;  LEDR[5]   ; CLOCK_50                   ; 6.688 ; 6.688 ; Rise       ; CLOCK_50                                     ;
;  LEDR[6]   ; CLOCK_50                   ; 6.882 ; 6.882 ; Rise       ; CLOCK_50                                     ;
;  LEDR[7]   ; CLOCK_50                   ; 6.903 ; 6.903 ; Rise       ; CLOCK_50                                     ;
;  LEDR[9]   ; CLOCK_50                   ; 7.386 ; 7.386 ; Rise       ; CLOCK_50                                     ;
; LEDR[*]    ; SW[0]                      ; 5.218 ; 5.218 ; Rise       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 5.218 ; 5.218 ; Rise       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 5.551 ; 5.551 ; Rise       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 5.473 ; 5.473 ; Rise       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 5.487 ; 5.487 ; Rise       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 5.374 ; 5.374 ; Rise       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 5.509 ; 5.509 ; Rise       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 5.539 ; 5.539 ; Rise       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 6.022 ; 6.022 ; Rise       ; SW[0]                                        ;
; LEDR[*]    ; SW[0]                      ; 5.218 ; 5.218 ; Fall       ; SW[0]                                        ;
;  LEDR[1]   ; SW[0]                      ; 5.218 ; 5.218 ; Fall       ; SW[0]                                        ;
;  LEDR[2]   ; SW[0]                      ; 5.551 ; 5.551 ; Fall       ; SW[0]                                        ;
;  LEDR[3]   ; SW[0]                      ; 5.473 ; 5.473 ; Fall       ; SW[0]                                        ;
;  LEDR[4]   ; SW[0]                      ; 5.487 ; 5.487 ; Fall       ; SW[0]                                        ;
;  LEDR[5]   ; SW[0]                      ; 5.374 ; 5.374 ; Fall       ; SW[0]                                        ;
;  LEDR[6]   ; SW[0]                      ; 5.509 ; 5.509 ; Fall       ; SW[0]                                        ;
;  LEDR[7]   ; SW[0]                      ; 5.539 ; 5.539 ; Fall       ; SW[0]                                        ;
;  LEDR[9]   ; SW[0]                      ; 6.022 ; 6.022 ; Fall       ; SW[0]                                        ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 4.584 ; 2.776 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SDAT   ; avconf:inst1|mI2C_CTRL_CLK ; 4.884 ; 4.884 ; Rise       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; I2C_SCLK   ; avconf:inst1|mI2C_CTRL_CLK ; 2.776 ;       ; Fall       ; avconf:inst1|mI2C_CTRL_CLK                   ;
; AUD_XCK    ; CLOCK_50                   ; 1.504 ;       ; Rise       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                   ;       ; 1.504 ; Fall       ; inst|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+----------------------------+-------+-------+------------+----------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[1]      ; LEDR[1]     ; 17.955 ; 17.955 ; 17.955 ; 17.955 ;
; SW[1]      ; LEDR[2]     ; 18.847 ; 18.847 ; 18.847 ; 18.847 ;
; SW[1]      ; LEDR[3]     ; 18.831 ; 18.831 ; 18.831 ; 18.831 ;
; SW[1]      ; LEDR[4]     ; 19.268 ; 19.268 ; 19.268 ; 19.268 ;
; SW[1]      ; LEDR[5]     ; 18.854 ; 18.854 ; 18.854 ; 18.854 ;
; SW[1]      ; LEDR[6]     ; 19.583 ; 19.583 ; 19.583 ; 19.583 ;
; SW[1]      ; LEDR[7]     ; 19.341 ; 19.341 ; 19.341 ; 19.341 ;
; SW[1]      ; LEDR[9]     ; 20.369 ; 20.369 ; 20.369 ; 20.369 ;
; SW[2]      ; LEDR[1]     ; 17.180 ; 17.180 ; 17.180 ; 17.180 ;
; SW[2]      ; LEDR[2]     ; 18.072 ; 18.072 ; 18.072 ; 18.072 ;
; SW[2]      ; LEDR[3]     ; 18.056 ; 18.056 ; 18.056 ; 18.056 ;
; SW[2]      ; LEDR[4]     ; 18.493 ; 18.493 ; 18.493 ; 18.493 ;
; SW[2]      ; LEDR[5]     ; 18.079 ; 18.079 ; 18.079 ; 18.079 ;
; SW[2]      ; LEDR[6]     ; 18.808 ; 18.808 ; 18.808 ; 18.808 ;
; SW[2]      ; LEDR[7]     ; 18.566 ; 18.566 ; 18.566 ; 18.566 ;
; SW[2]      ; LEDR[9]     ; 19.594 ; 19.594 ; 19.594 ; 19.594 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[1]      ; LEDR[1]     ; 4.142 ; 4.440 ; 4.440 ; 4.142 ;
; SW[1]      ; LEDR[2]     ; 4.528 ; 4.547 ; 4.547 ; 4.528 ;
; SW[1]      ; LEDR[3]     ; 4.404 ; 4.471 ; 4.471 ; 4.404 ;
; SW[1]      ; LEDR[4]     ; 4.411 ; 4.411 ; 4.411 ; 4.411 ;
; SW[1]      ; LEDR[5]     ; 4.298 ; 4.298 ; 4.298 ; 4.298 ;
; SW[1]      ; LEDR[6]     ; 4.504 ; 4.492 ; 4.492 ; 4.504 ;
; SW[1]      ; LEDR[7]     ; 4.513 ; 4.561 ; 4.561 ; 4.513 ;
; SW[1]      ; LEDR[9]     ; 4.996 ; 5.044 ; 5.044 ; 4.996 ;
; SW[2]      ; LEDR[1]     ; 4.908 ; 4.908 ; 4.908 ; 4.908 ;
; SW[2]      ; LEDR[2]     ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; SW[2]      ; LEDR[3]     ; 5.170 ; 5.170 ; 5.170 ; 5.170 ;
; SW[2]      ; LEDR[4]     ; 5.177 ; 5.177 ; 5.177 ; 5.177 ;
; SW[2]      ; LEDR[5]     ; 5.064 ; 5.064 ; 5.064 ; 5.064 ;
; SW[2]      ; LEDR[6]     ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; SW[2]      ; LEDR[7]     ; 5.279 ; 5.279 ; 5.279 ; 5.279 ;
; SW[2]      ; LEDR[9]     ; 5.762 ; 5.762 ; 5.762 ; 5.762 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1]  ; 52       ; 52       ; 0        ; 0        ;
; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1]  ; 229      ; 0        ; 0        ; 0        ;
; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 49       ; 33       ; 0        ; 0        ;
; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 471      ; 0        ; 0        ; 0        ;
; avconf:inst1|mI2C_CTRL_CLK ; CLOCK_50                   ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 46412843 ; 0        ; 0        ; 0        ;
; SW[0]                      ; CLOCK_50                   ; 1240     ; 2290     ; 0        ; 0        ;
; CLOCK_50                   ; SW[0]                      ; 0        ; 0        ; 1722796  ; 0        ;
; SW[0]                      ; SW[0]                      ; 0        ; 0        ; 78       ; 78       ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|LUT_INDEX[1]  ; 52       ; 52       ; 0        ; 0        ;
; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|LUT_INDEX[1]  ; 229      ; 0        ; 0        ; 0        ;
; avconf:inst1|LUT_INDEX[1]  ; avconf:inst1|mI2C_CTRL_CLK ; 49       ; 33       ; 0        ; 0        ;
; avconf:inst1|mI2C_CTRL_CLK ; avconf:inst1|mI2C_CTRL_CLK ; 471      ; 0        ; 0        ; 0        ;
; avconf:inst1|mI2C_CTRL_CLK ; CLOCK_50                   ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 46412843 ; 0        ; 0        ; 0        ;
; SW[0]                      ; CLOCK_50                   ; 1240     ; 2290     ; 0        ; 0        ;
; CLOCK_50                   ; SW[0]                      ; 0        ; 0        ; 1722796  ; 0        ;
; SW[0]                      ; SW[0]                      ; 0        ; 0        ; 78       ; 78       ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 698   ; 698  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 1867  ; 1867 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Mar 22 15:53:36 2018
Info: Command: quartus_sta AudioLab -c DE2_Audio_Example
Info: qsta_default_script.tcl version: #1
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_Audio_Example.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {inst|Audio_Clock|altpll_component|pll|clk[0]} {inst|Audio_Clock|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name avconf:inst1|mI2C_CTRL_CLK avconf:inst1|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name avconf:inst1|LUT_INDEX[1] avconf:inst1|LUT_INDEX[1]
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst3|inst4|Mux65~0  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.502      -388.899 SW[0] 
    Info (332119):    -8.244      -434.349 CLOCK_50 
    Info (332119):    -3.216      -132.820 avconf:inst1|mI2C_CTRL_CLK 
    Info (332119):    -1.761       -24.386 avconf:inst1|LUT_INDEX[1] 
Info (332146): Worst-case hold slack is -1.240
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.240       -16.066 avconf:inst1|LUT_INDEX[1] 
    Info (332119):     0.203         0.000 SW[0] 
    Info (332119):     0.211         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 avconf:inst1|mI2C_CTRL_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -1.380 SW[0] 
    Info (332119):    -0.500       -56.000 avconf:inst1|mI2C_CTRL_CLK 
    Info (332119):     0.500         0.000 avconf:inst1|LUT_INDEX[1] 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst3|inst4|Mux65~0  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.175      -177.317 SW[0] 
    Info (332119):    -3.370      -168.513 CLOCK_50 
    Info (332119):    -1.284       -33.894 avconf:inst1|mI2C_CTRL_CLK 
    Info (332119):    -0.264        -2.622 avconf:inst1|LUT_INDEX[1] 
Info (332146): Worst-case hold slack is -0.856
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.856       -12.227 avconf:inst1|LUT_INDEX[1] 
    Info (332119):    -0.344        -0.344 CLOCK_50 
    Info (332119):    -0.156        -1.811 SW[0] 
    Info (332119):    -0.134        -1.008 avconf:inst1|mI2C_CTRL_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -1.380 SW[0] 
    Info (332119):    -0.500       -56.000 avconf:inst1|mI2C_CTRL_CLK 
    Info (332119):     0.500         0.000 avconf:inst1|LUT_INDEX[1] 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 569 megabytes
    Info: Processing ended: Thu Mar 22 15:53:40 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


