// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rxMetadataHandler (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_metaDataFifo_V_dout,
        rxEng_metaDataFifo_V_empty_n,
        rxEng_metaDataFifo_V_read,
        portTable2rxEng_check_rsp_V_dout,
        portTable2rxEng_check_rsp_V_empty_n,
        portTable2rxEng_check_rsp_V_read,
        rxEng_tupleBuffer_V_dout,
        rxEng_tupleBuffer_V_empty_n,
        rxEng_tupleBuffer_V_read,
        sLookup2rxEng_rsp_V_dout,
        sLookup2rxEng_rsp_V_empty_n,
        sLookup2rxEng_rsp_V_read,
        rxEng_metaHandlerEventFifo_V_din,
        rxEng_metaHandlerEventFifo_V_full_n,
        rxEng_metaHandlerEventFifo_V_write,
        rxEng_metaHandlerDropFifo_V_din,
        rxEng_metaHandlerDropFifo_V_full_n,
        rxEng_metaHandlerDropFifo_V_write,
        rxEng2sLookup_req_V_din,
        rxEng2sLookup_req_V_full_n,
        rxEng2sLookup_req_V_write,
        rxEng_fsmMetaDataFifo_V_sessio_din,
        rxEng_fsmMetaDataFifo_V_sessio_full_n,
        rxEng_fsmMetaDataFifo_V_sessio_write,
        rxEng_fsmMetaDataFifo_V_srcIpA_din,
        rxEng_fsmMetaDataFifo_V_srcIpA_full_n,
        rxEng_fsmMetaDataFifo_V_srcIpA_write,
        rxEng_fsmMetaDataFifo_V_dstIpP_din,
        rxEng_fsmMetaDataFifo_V_dstIpP_full_n,
        rxEng_fsmMetaDataFifo_V_dstIpP_write,
        rxEng_fsmMetaDataFifo_V_meta_s_din,
        rxEng_fsmMetaDataFifo_V_meta_s_full_n,
        rxEng_fsmMetaDataFifo_V_meta_s_write,
        rxEng_fsmMetaDataFifo_V_meta_a_din,
        rxEng_fsmMetaDataFifo_V_meta_a_full_n,
        rxEng_fsmMetaDataFifo_V_meta_a_write,
        rxEng_fsmMetaDataFifo_V_meta_w_din,
        rxEng_fsmMetaDataFifo_V_meta_w_full_n,
        rxEng_fsmMetaDataFifo_V_meta_w_write,
        rxEng_fsmMetaDataFifo_V_meta_l_din,
        rxEng_fsmMetaDataFifo_V_meta_l_full_n,
        rxEng_fsmMetaDataFifo_V_meta_l_write,
        rxEng_fsmMetaDataFifo_V_meta_a_1_din,
        rxEng_fsmMetaDataFifo_V_meta_a_1_full_n,
        rxEng_fsmMetaDataFifo_V_meta_a_1_write,
        rxEng_fsmMetaDataFifo_V_meta_r_din,
        rxEng_fsmMetaDataFifo_V_meta_r_full_n,
        rxEng_fsmMetaDataFifo_V_meta_r_write,
        rxEng_fsmMetaDataFifo_V_meta_s_1_din,
        rxEng_fsmMetaDataFifo_V_meta_s_1_full_n,
        rxEng_fsmMetaDataFifo_V_meta_s_1_write,
        rxEng_fsmMetaDataFifo_V_meta_f_din,
        rxEng_fsmMetaDataFifo_V_meta_f_full_n,
        rxEng_fsmMetaDataFifo_V_meta_f_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_62 = 32'b1100010;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_58 = 32'b1011000;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv19_6 = 19'b110;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [99:0] rxEng_metaDataFifo_V_dout;
input   rxEng_metaDataFifo_V_empty_n;
output   rxEng_metaDataFifo_V_read;
input  [0:0] portTable2rxEng_check_rsp_V_dout;
input   portTable2rxEng_check_rsp_V_empty_n;
output   portTable2rxEng_check_rsp_V_read;
input  [95:0] rxEng_tupleBuffer_V_dout;
input   rxEng_tupleBuffer_V_empty_n;
output   rxEng_tupleBuffer_V_read;
input  [16:0] sLookup2rxEng_rsp_V_dout;
input   sLookup2rxEng_rsp_V_empty_n;
output   sLookup2rxEng_rsp_V_read;
output  [149:0] rxEng_metaHandlerEventFifo_V_din;
input   rxEng_metaHandlerEventFifo_V_full_n;
output   rxEng_metaHandlerEventFifo_V_write;
output  [0:0] rxEng_metaHandlerDropFifo_V_din;
input   rxEng_metaHandlerDropFifo_V_full_n;
output   rxEng_metaHandlerDropFifo_V_write;
output  [96:0] rxEng2sLookup_req_V_din;
input   rxEng2sLookup_req_V_full_n;
output   rxEng2sLookup_req_V_write;
output  [15:0] rxEng_fsmMetaDataFifo_V_sessio_din;
input   rxEng_fsmMetaDataFifo_V_sessio_full_n;
output   rxEng_fsmMetaDataFifo_V_sessio_write;
output  [31:0] rxEng_fsmMetaDataFifo_V_srcIpA_din;
input   rxEng_fsmMetaDataFifo_V_srcIpA_full_n;
output   rxEng_fsmMetaDataFifo_V_srcIpA_write;
output  [15:0] rxEng_fsmMetaDataFifo_V_dstIpP_din;
input   rxEng_fsmMetaDataFifo_V_dstIpP_full_n;
output   rxEng_fsmMetaDataFifo_V_dstIpP_write;
output  [31:0] rxEng_fsmMetaDataFifo_V_meta_s_din;
input   rxEng_fsmMetaDataFifo_V_meta_s_full_n;
output   rxEng_fsmMetaDataFifo_V_meta_s_write;
output  [31:0] rxEng_fsmMetaDataFifo_V_meta_a_din;
input   rxEng_fsmMetaDataFifo_V_meta_a_full_n;
output   rxEng_fsmMetaDataFifo_V_meta_a_write;
output  [15:0] rxEng_fsmMetaDataFifo_V_meta_w_din;
input   rxEng_fsmMetaDataFifo_V_meta_w_full_n;
output   rxEng_fsmMetaDataFifo_V_meta_w_write;
output  [15:0] rxEng_fsmMetaDataFifo_V_meta_l_din;
input   rxEng_fsmMetaDataFifo_V_meta_l_full_n;
output   rxEng_fsmMetaDataFifo_V_meta_l_write;
output  [0:0] rxEng_fsmMetaDataFifo_V_meta_a_1_din;
input   rxEng_fsmMetaDataFifo_V_meta_a_1_full_n;
output   rxEng_fsmMetaDataFifo_V_meta_a_1_write;
output  [0:0] rxEng_fsmMetaDataFifo_V_meta_r_din;
input   rxEng_fsmMetaDataFifo_V_meta_r_full_n;
output   rxEng_fsmMetaDataFifo_V_meta_r_write;
output  [0:0] rxEng_fsmMetaDataFifo_V_meta_s_1_din;
input   rxEng_fsmMetaDataFifo_V_meta_s_1_full_n;
output   rxEng_fsmMetaDataFifo_V_meta_s_1_write;
output  [0:0] rxEng_fsmMetaDataFifo_V_meta_f_din;
input   rxEng_fsmMetaDataFifo_V_meta_f_full_n;
output   rxEng_fsmMetaDataFifo_V_meta_f_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_metaDataFifo_V_read;
reg portTable2rxEng_check_rsp_V_read;
reg rxEng_tupleBuffer_V_read;
reg sLookup2rxEng_rsp_V_read;
reg[149:0] rxEng_metaHandlerEventFifo_V_din;
reg rxEng_metaHandlerEventFifo_V_write;
reg[0:0] rxEng_metaHandlerDropFifo_V_din;
reg rxEng_metaHandlerDropFifo_V_write;
reg rxEng2sLookup_req_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_334_p3;
wire   [0:0] tmp_47_nbreadreq_fu_342_p3;
wire   [0:0] tmp_48_nbreadreq_fu_350_p3;
wire   [0:0] tmp_46_nbreadreq_fu_376_p3;
reg    ap_sig_bdd_86;
reg   [0:0] mh_state_load_reg_898;
reg   [0:0] tmp_reg_907;
reg   [0:0] tmp_47_reg_911;
reg   [0:0] tmp_48_reg_915;
reg   [0:0] tmp_171_reg_934;
reg   [0:0] tmp_163_reg_930;
reg   [0:0] brmerge_reg_967;
reg   [0:0] tmp_82_reg_976;
wire    rxEng_fsmMetaDataFifo_V_sessio1_status;
reg   [0:0] tmp_46_reg_985;
reg   [0:0] tmp_160_reg_994;
reg   [0:0] tmp_s_reg_999;
reg    ap_sig_bdd_158;
reg   [0:0] mh_state = 1'b0;
reg   [15:0] mh_meta_length_V = 16'b0000000000000000;
reg   [31:0] mh_meta_seqNumb_V = 32'b00000000000000000000000000000000;
reg   [31:0] mh_meta_ackNumb_V = 32'b00000000000000000000000000000000;
reg   [15:0] mh_meta_winSize_V = 16'b0000000000000000;
reg   [0:0] mh_meta_ack_V = 1'b0;
reg   [0:0] mh_meta_rst_V = 1'b0;
reg   [0:0] mh_meta_syn_V = 1'b0;
reg   [0:0] mh_meta_fin_V = 1'b0;
reg   [31:0] mh_srcIpAddress_V = 32'b00000000000000000000000000000000;
reg   [15:0] mh_dstIpPort_V = 16'b0000000000000000;
reg   [15:0] tmp_meta_length_V_reg_902;
wire   [31:0] tmp_161_fu_458_p1;
reg   [31:0] tmp_161_reg_919;
wire   [15:0] tmp_length_V_load_new_fu_500_p4;
reg   [15:0] tmp_length_V_load_new_reg_925;
wire   [0:0] tmp_163_fu_530_p3;
wire   [0:0] tmp_171_read_fu_364_p2;
reg   [95:0] tmp_1_reg_938;
wire   [31:0] p_Val2_17_fu_572_p1;
reg   [31:0] p_Val2_17_reg_943;
reg   [31:0] tmp_tuple_srcIp_V_1_reg_949;
reg   [15:0] tmp_tuple_dstPort_V_reg_955;
reg   [15:0] p_Val2_18_reg_961;
wire   [0:0] brmerge_fu_692_p2;
wire   [16:0] tmp1_fu_702_p2;
reg   [16:0] tmp1_reg_971;
wire   [0:0] tmp_82_fu_708_p2;
wire   [0:0] tmp_allowCreation_fu_726_p2;
reg   [0:0] tmp_allowCreation_reg_980;
wire   [15:0] tmp_sessionID_V_fu_738_p1;
reg   [15:0] tmp_sessionID_V_reg_989;
wire   [0:0] tmp_s_fu_750_p2;
wire   [149:0] tmp_3_fu_784_p9;
wire   [149:0] tmp_2_fu_823_p9;
wire   [0:0] tmp_50_fu_892_p2;
reg    rxEng_fsmMetaDataFifo_V_sessio1_update;
wire   [0:0] tmp_164_fu_544_p3;
wire   [0:0] tmp_165_fu_558_p3;
wire   [31:0] p_Result_s_122_fu_640_p5;
wire   [15:0] p_Result_8_fu_678_p3;
wire   [7:0] tmp_168_fu_636_p1;
wire   [7:0] p_Result_41_fu_626_p4;
wire   [7:0] p_Result_40_fu_616_p4;
wire   [7:0] p_Result_s_fu_606_p4;
wire   [7:0] p_Result_43_fu_668_p4;
wire   [7:0] p_Result_42_fu_658_p4;
wire   [16:0] tmp_90_cast_fu_698_p1;
wire   [0:0] p_tmp_155_demorgan_fu_714_p2;
wire   [0:0] p_tmp_s_fu_720_p2;
wire   [31:0] tmp_81_fu_762_p1;
wire   [31:0] p_Val2_16_fu_765_p2;
wire   [15:0] tmp_length_V_1_fu_780_p1;
wire   [15:0] tmp_address_V_1_fu_770_p4;
wire   [31:0] tmp1_cast_fu_801_p1;
wire   [31:0] p_Val2_s_fu_804_p2;
wire   [15:0] tmp_length_V_fu_819_p1;
wire   [15:0] tmp_address_V_fu_809_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_262;
reg    ap_sig_bdd_78;
reg    ap_sig_bdd_165;
reg    ap_sig_bdd_128;
reg    ap_sig_bdd_152;
reg    ap_sig_bdd_280;
reg    ap_sig_bdd_555;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_165) begin
        if (ap_sig_bdd_78) begin
            mh_state <= ap_const_lv1_0;
        end else if (ap_sig_bdd_262) begin
            mh_state <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == tmp_171_read_fu_364_p2) & (ap_const_lv1_0 == tmp_163_fu_530_p3))) begin
        brmerge_reg_967 <= brmerge_fu_692_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        mh_dstIpPort_V <= p_Result_8_fu_678_p3;
        mh_meta_ackNumb_V <= {{rxEng_metaDataFifo_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        mh_meta_ack_V <= rxEng_metaDataFifo_V_dout[ap_const_lv32_60];
        mh_meta_fin_V <= rxEng_metaDataFifo_V_dout[ap_const_lv32_63];
        mh_meta_length_V <= {{rxEng_metaDataFifo_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
        mh_meta_rst_V <= rxEng_metaDataFifo_V_dout[ap_const_lv32_61];
        mh_meta_seqNumb_V <= tmp_161_fu_458_p1;
        mh_meta_syn_V <= rxEng_metaDataFifo_V_dout[ap_const_lv32_62];
        mh_meta_winSize_V <= {{rxEng_metaDataFifo_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
        mh_srcIpAddress_V <= p_Result_s_122_fu_640_p5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        mh_state_load_reg_898 <= mh_state;
        tmp_meta_length_V_reg_902 <= mh_meta_length_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        p_Val2_17_reg_943 <= p_Val2_17_fu_572_p1;
        p_Val2_18_reg_961 <= {{rxEng_tupleBuffer_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
        tmp_161_reg_919 <= tmp_161_fu_458_p1;
        tmp_163_reg_930 <= rxEng_metaDataFifo_V_dout[ap_const_lv32_61];
        tmp_171_reg_934 <= portTable2rxEng_check_rsp_V_dout;
        tmp_1_reg_938 <= rxEng_tupleBuffer_V_dout;
        tmp_length_V_load_new_reg_925 <= {{rxEng_metaDataFifo_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
        tmp_tuple_dstPort_V_reg_955 <= {{rxEng_tupleBuffer_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
        tmp_tuple_srcIp_V_1_reg_949 <= {{rxEng_tupleBuffer_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == tmp_171_read_fu_364_p2) & (ap_const_lv1_0 == tmp_163_fu_530_p3) & ~(ap_const_lv1_0 == brmerge_fu_692_p2))) begin
        tmp1_reg_971 <= tmp1_fu_702_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_46_nbreadreq_fu_376_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_160_reg_994 <= sLookup2rxEng_rsp_V_dout[ap_const_lv32_10];
        tmp_s_reg_999 <= tmp_s_fu_750_p2;
        tmp_sessionID_V_reg_989 <= tmp_sessionID_V_fu_738_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(mh_state == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_46_reg_985 <= tmp_46_nbreadreq_fu_376_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_47_reg_911 <= tmp_47_nbreadreq_fu_342_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_48_reg_915 <= tmp_48_nbreadreq_fu_350_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == tmp_171_read_fu_364_p2))) begin
        tmp_82_reg_976 <= tmp_82_fu_708_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == tmp_171_read_fu_364_p2))) begin
        tmp_allowCreation_reg_980 <= tmp_allowCreation_fu_726_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mh_state == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_907 <= tmp_nbreadreq_fu_334_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or ap_sig_bdd_158)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or ap_sig_bdd_158)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// portTable2rxEng_check_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_334_p3 or tmp_47_nbreadreq_fu_342_p3 or tmp_48_nbreadreq_fu_350_p3 or ap_sig_bdd_86 or ap_sig_bdd_158 or mh_state)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        portTable2rxEng_check_rsp_V_read = ap_const_logic_1;
    end else begin
        portTable2rxEng_check_rsp_V_read = ap_const_logic_0;
    end
end

/// rxEng2sLookup_req_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or mh_state_load_reg_898 or tmp_reg_907 or tmp_47_reg_911 or tmp_48_reg_915 or tmp_171_reg_934 or ap_sig_bdd_158)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & ~(ap_const_lv1_0 == tmp_171_reg_934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rxEng2sLookup_req_V_write = ap_const_logic_1;
    end else begin
        rxEng2sLookup_req_V_write = ap_const_logic_0;
    end
end

/// rxEng_fsmMetaDataFifo_V_sessio1_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or mh_state_load_reg_898 or tmp_46_reg_985 or tmp_160_reg_994 or ap_sig_bdd_158)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_46_reg_985) & ~(ap_const_lv1_0 == tmp_160_reg_994) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rxEng_fsmMetaDataFifo_V_sessio1_update = ap_const_logic_1;
    end else begin
        rxEng_fsmMetaDataFifo_V_sessio1_update = ap_const_logic_0;
    end
end

/// rxEng_metaDataFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_334_p3 or tmp_47_nbreadreq_fu_342_p3 or tmp_48_nbreadreq_fu_350_p3 or ap_sig_bdd_86 or ap_sig_bdd_158 or mh_state)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rxEng_metaDataFifo_V_read = ap_const_logic_1;
    end else begin
        rxEng_metaDataFifo_V_read = ap_const_logic_0;
    end
end

/// rxEng_metaHandlerDropFifo_V_din assign process. ///
always @ (tmp_50_fu_892_p2 or ap_sig_bdd_128 or ap_sig_bdd_152 or ap_sig_bdd_280)
begin
    if (ap_sig_bdd_280) begin
        if (ap_sig_bdd_152) begin
            rxEng_metaHandlerDropFifo_V_din = tmp_50_fu_892_p2;
        end else if (ap_sig_bdd_128) begin
            rxEng_metaHandlerDropFifo_V_din = ap_const_lv1_1;
        end else begin
            rxEng_metaHandlerDropFifo_V_din = 'bx;
        end
    end else begin
        rxEng_metaHandlerDropFifo_V_din = 'bx;
    end
end

/// rxEng_metaHandlerDropFifo_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or mh_state_load_reg_898 or tmp_reg_907 or tmp_47_reg_911 or tmp_48_reg_915 or tmp_171_reg_934 or tmp_82_reg_976 or tmp_46_reg_985 or tmp_s_reg_999 or ap_sig_bdd_158)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & (ap_const_lv1_0 == tmp_171_reg_934) & (ap_const_lv1_0 == tmp_82_reg_976) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_46_reg_985) & (ap_const_lv1_0 == tmp_s_reg_999) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        rxEng_metaHandlerDropFifo_V_write = ap_const_logic_1;
    end else begin
        rxEng_metaHandlerDropFifo_V_write = ap_const_logic_0;
    end
end

/// rxEng_metaHandlerEventFifo_V_din assign process. ///
always @ (brmerge_reg_967 or tmp_3_fu_784_p9 or tmp_2_fu_823_p9 or ap_sig_bdd_555)
begin
    if (ap_sig_bdd_555) begin
        if (~(ap_const_lv1_0 == brmerge_reg_967)) begin
            rxEng_metaHandlerEventFifo_V_din = tmp_2_fu_823_p9;
        end else if ((ap_const_lv1_0 == brmerge_reg_967)) begin
            rxEng_metaHandlerEventFifo_V_din = tmp_3_fu_784_p9;
        end else begin
            rxEng_metaHandlerEventFifo_V_din = 'bx;
        end
    end else begin
        rxEng_metaHandlerEventFifo_V_din = 'bx;
    end
end

/// rxEng_metaHandlerEventFifo_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or mh_state_load_reg_898 or tmp_reg_907 or tmp_47_reg_911 or tmp_48_reg_915 or tmp_171_reg_934 or tmp_163_reg_930 or brmerge_reg_967 or ap_sig_bdd_158)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & (ap_const_lv1_0 == tmp_171_reg_934) & (ap_const_lv1_0 == tmp_163_reg_930) & (ap_const_lv1_0 == brmerge_reg_967) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & (ap_const_lv1_0 == tmp_171_reg_934) & (ap_const_lv1_0 == tmp_163_reg_930) & ~(ap_const_lv1_0 == brmerge_reg_967) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        rxEng_metaHandlerEventFifo_V_write = ap_const_logic_1;
    end else begin
        rxEng_metaHandlerEventFifo_V_write = ap_const_logic_0;
    end
end

/// rxEng_tupleBuffer_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_334_p3 or tmp_47_nbreadreq_fu_342_p3 or tmp_48_nbreadreq_fu_350_p3 or ap_sig_bdd_86 or ap_sig_bdd_158 or mh_state)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rxEng_tupleBuffer_V_read = ap_const_logic_1;
    end else begin
        rxEng_tupleBuffer_V_read = ap_const_logic_0;
    end
end

/// sLookup2rxEng_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_46_nbreadreq_fu_376_p3 or ap_sig_bdd_86 or ap_sig_bdd_158 or mh_state)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_46_nbreadreq_fu_376_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        sLookup2rxEng_rsp_V_read = ap_const_logic_1;
    end else begin
        sLookup2rxEng_rsp_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or ap_sig_bdd_158 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_128 assign process. ///
always @ (mh_state_load_reg_898 or tmp_reg_907 or tmp_47_reg_911 or tmp_48_reg_915 or tmp_171_reg_934 or tmp_82_reg_976)
begin
    ap_sig_bdd_128 = ((ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & (ap_const_lv1_0 == tmp_171_reg_934) & (ap_const_lv1_0 == tmp_82_reg_976));
end

/// ap_sig_bdd_152 assign process. ///
always @ (mh_state_load_reg_898 or tmp_46_reg_985 or tmp_s_reg_999)
begin
    ap_sig_bdd_152 = (~(ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_46_reg_985) & (ap_const_lv1_0 == tmp_s_reg_999));
end

/// ap_sig_bdd_158 assign process. ///
always @ (rxEng_metaHandlerEventFifo_V_full_n or mh_state_load_reg_898 or tmp_reg_907 or tmp_47_reg_911 or tmp_48_reg_915 or tmp_171_reg_934 or tmp_163_reg_930 or brmerge_reg_967 or rxEng_metaHandlerDropFifo_V_full_n or tmp_82_reg_976 or rxEng2sLookup_req_V_full_n or rxEng_fsmMetaDataFifo_V_sessio1_status or tmp_46_reg_985 or tmp_160_reg_994 or tmp_s_reg_999)
begin
    ap_sig_bdd_158 = (((rxEng_metaHandlerEventFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & (ap_const_lv1_0 == tmp_171_reg_934) & (ap_const_lv1_0 == tmp_163_reg_930) & (ap_const_lv1_0 == brmerge_reg_967)) | ((rxEng_metaHandlerEventFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & (ap_const_lv1_0 == tmp_171_reg_934) & (ap_const_lv1_0 == tmp_163_reg_930) & ~(ap_const_lv1_0 == brmerge_reg_967)) | ((ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & (ap_const_lv1_0 == tmp_171_reg_934) & (rxEng_metaHandlerDropFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_82_reg_976)) | ((ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & (rxEng2sLookup_req_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_171_reg_934)) | ((rxEng_fsmMetaDataFifo_V_sessio1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_46_reg_985) & ~(ap_const_lv1_0 == tmp_160_reg_994)) | ((rxEng_metaHandlerDropFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_46_reg_985) & (ap_const_lv1_0 == tmp_s_reg_999)));
end

/// ap_sig_bdd_165 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or ap_sig_bdd_158)
begin
    ap_sig_bdd_165 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_262 assign process. ///
always @ (tmp_nbreadreq_fu_334_p3 or tmp_47_nbreadreq_fu_342_p3 or tmp_48_nbreadreq_fu_350_p3 or mh_state or tmp_171_read_fu_364_p2)
begin
    ap_sig_bdd_262 = ((mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & ~(ap_const_lv1_0 == tmp_171_read_fu_364_p2));
end

/// ap_sig_bdd_280 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or ap_sig_bdd_158)
begin
    ap_sig_bdd_280 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_555 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_86 or mh_state_load_reg_898 or tmp_reg_907 or tmp_47_reg_911 or tmp_48_reg_915 or tmp_171_reg_934 or tmp_163_reg_930 or ap_sig_bdd_158)
begin
    ap_sig_bdd_555 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mh_state_load_reg_898) & ~(ap_const_lv1_0 == tmp_reg_907) & ~(ap_const_lv1_0 == tmp_47_reg_911) & ~(ap_const_lv1_0 == tmp_48_reg_915) & (ap_const_lv1_0 == tmp_171_reg_934) & (ap_const_lv1_0 == tmp_163_reg_930) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_86) | (ap_sig_bdd_158 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_78 assign process. ///
always @ (tmp_46_nbreadreq_fu_376_p3 or mh_state)
begin
    ap_sig_bdd_78 = (~(mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_46_nbreadreq_fu_376_p3));
end

/// ap_sig_bdd_86 assign process. ///
always @ (ap_start or ap_done_reg or rxEng_metaDataFifo_V_empty_n or tmp_nbreadreq_fu_334_p3 or tmp_47_nbreadreq_fu_342_p3 or tmp_48_nbreadreq_fu_350_p3 or portTable2rxEng_check_rsp_V_empty_n or rxEng_tupleBuffer_V_empty_n or sLookup2rxEng_rsp_V_empty_n or tmp_46_nbreadreq_fu_376_p3 or mh_state)
begin
    ap_sig_bdd_86 = (((rxEng_metaDataFifo_V_empty_n == ap_const_logic_0) & (mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3)) | ((mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & (portTable2rxEng_check_rsp_V_empty_n == ap_const_logic_0)) | ((mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_334_p3) & ~(ap_const_lv1_0 == tmp_47_nbreadreq_fu_342_p3) & ~(ap_const_lv1_0 == tmp_48_nbreadreq_fu_350_p3) & (rxEng_tupleBuffer_V_empty_n == ap_const_logic_0)) | ((sLookup2rxEng_rsp_V_empty_n == ap_const_logic_0) & ~(mh_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_46_nbreadreq_fu_376_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign brmerge_fu_692_p2 = (tmp_164_fu_544_p3 | tmp_165_fu_558_p3);
assign p_Result_40_fu_616_p4 = {{rxEng_tupleBuffer_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_41_fu_626_p4 = {{rxEng_tupleBuffer_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_42_fu_658_p4 = {{rxEng_tupleBuffer_V_dout[ap_const_lv32_5F : ap_const_lv32_58]}};
assign p_Result_43_fu_668_p4 = {{rxEng_tupleBuffer_V_dout[ap_const_lv32_57 : ap_const_lv32_50]}};
assign p_Result_8_fu_678_p3 = {{p_Result_43_fu_668_p4}, {p_Result_42_fu_658_p4}};
assign p_Result_s_122_fu_640_p5 = {{{{tmp_168_fu_636_p1}, {p_Result_41_fu_626_p4}}, {p_Result_40_fu_616_p4}}, {p_Result_s_fu_606_p4}};
assign p_Result_s_fu_606_p4 = {{rxEng_tupleBuffer_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Val2_16_fu_765_p2 = (tmp_81_fu_762_p1 + tmp_161_reg_919);
assign p_Val2_17_fu_572_p1 = rxEng_tupleBuffer_V_dout[31:0];
assign p_Val2_s_fu_804_p2 = (tmp_161_reg_919 + tmp1_cast_fu_801_p1);
assign p_tmp_155_demorgan_fu_714_p2 = (tmp_163_fu_530_p3 | tmp_165_fu_558_p3);
assign p_tmp_s_fu_720_p2 = (p_tmp_155_demorgan_fu_714_p2 ^ ap_const_lv1_1);
assign rxEng2sLookup_req_V_din = {{tmp_allowCreation_reg_980}, {tmp_1_reg_938}};
assign rxEng_fsmMetaDataFifo_V_dstIpP_din = mh_dstIpPort_V;
assign rxEng_fsmMetaDataFifo_V_dstIpP_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_meta_a_1_din = mh_meta_ack_V;
assign rxEng_fsmMetaDataFifo_V_meta_a_1_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_meta_a_din = mh_meta_ackNumb_V;
assign rxEng_fsmMetaDataFifo_V_meta_a_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_meta_f_din = mh_meta_fin_V;
assign rxEng_fsmMetaDataFifo_V_meta_f_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_meta_l_din = tmp_meta_length_V_reg_902;
assign rxEng_fsmMetaDataFifo_V_meta_l_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_meta_r_din = mh_meta_rst_V;
assign rxEng_fsmMetaDataFifo_V_meta_r_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_meta_s_1_din = mh_meta_syn_V;
assign rxEng_fsmMetaDataFifo_V_meta_s_1_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_meta_s_din = mh_meta_seqNumb_V;
assign rxEng_fsmMetaDataFifo_V_meta_s_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_meta_w_din = mh_meta_winSize_V;
assign rxEng_fsmMetaDataFifo_V_meta_w_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_sessio1_status = (rxEng_fsmMetaDataFifo_V_sessio_full_n & rxEng_fsmMetaDataFifo_V_srcIpA_full_n & rxEng_fsmMetaDataFifo_V_dstIpP_full_n & rxEng_fsmMetaDataFifo_V_meta_s_full_n & rxEng_fsmMetaDataFifo_V_meta_a_full_n & rxEng_fsmMetaDataFifo_V_meta_w_full_n & rxEng_fsmMetaDataFifo_V_meta_l_full_n & rxEng_fsmMetaDataFifo_V_meta_a_1_full_n & rxEng_fsmMetaDataFifo_V_meta_r_full_n & rxEng_fsmMetaDataFifo_V_meta_s_1_full_n & rxEng_fsmMetaDataFifo_V_meta_f_full_n);
assign rxEng_fsmMetaDataFifo_V_sessio_din = tmp_sessionID_V_reg_989;
assign rxEng_fsmMetaDataFifo_V_sessio_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign rxEng_fsmMetaDataFifo_V_srcIpA_din = mh_srcIpAddress_V;
assign rxEng_fsmMetaDataFifo_V_srcIpA_write = rxEng_fsmMetaDataFifo_V_sessio1_update;
assign tmp1_cast_fu_801_p1 = tmp1_reg_971;
assign tmp1_fu_702_p2 = (ap_const_lv17_1 + tmp_90_cast_fu_698_p1);
assign tmp_161_fu_458_p1 = rxEng_metaDataFifo_V_dout[31:0];
assign tmp_163_fu_530_p3 = rxEng_metaDataFifo_V_dout[ap_const_lv32_61];
assign tmp_164_fu_544_p3 = rxEng_metaDataFifo_V_dout[ap_const_lv32_62];
assign tmp_165_fu_558_p3 = rxEng_metaDataFifo_V_dout[ap_const_lv32_63];
assign tmp_168_fu_636_p1 = rxEng_tupleBuffer_V_dout[7:0];
assign tmp_171_read_fu_364_p2 = portTable2rxEng_check_rsp_V_dout;
assign tmp_2_fu_823_p9 = {{{{{{{{tmp_tuple_dstPort_V_reg_955}, {p_Val2_18_reg_961}}, {p_Val2_17_reg_943}}, {tmp_tuple_srcIp_V_1_reg_949}}, {ap_const_lv3_0}}, {tmp_length_V_fu_819_p1}}, {tmp_address_V_fu_809_p4}}, {ap_const_lv19_6}};
assign tmp_3_fu_784_p9 = {{{{{{{{tmp_tuple_dstPort_V_reg_955}, {p_Val2_18_reg_961}}, {p_Val2_17_reg_943}}, {tmp_tuple_srcIp_V_1_reg_949}}, {ap_const_lv3_0}}, {tmp_length_V_1_fu_780_p1}}, {tmp_address_V_1_fu_770_p4}}, {ap_const_lv19_6}};
assign tmp_46_nbreadreq_fu_376_p3 = sLookup2rxEng_rsp_V_empty_n;
assign tmp_47_nbreadreq_fu_342_p3 = portTable2rxEng_check_rsp_V_empty_n;
assign tmp_48_nbreadreq_fu_350_p3 = rxEng_tupleBuffer_V_empty_n;
assign tmp_50_fu_892_p2 = (tmp_160_reg_994 ^ ap_const_lv1_1);
assign tmp_81_fu_762_p1 = tmp_length_V_load_new_reg_925;
assign tmp_82_fu_708_p2 = (tmp_length_V_load_new_fu_500_p4 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_90_cast_fu_698_p1 = tmp_length_V_load_new_fu_500_p4;
assign tmp_address_V_1_fu_770_p4 = {{p_Val2_16_fu_765_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tmp_address_V_fu_809_p4 = {{p_Val2_s_fu_804_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tmp_allowCreation_fu_726_p2 = (tmp_164_fu_544_p3 & p_tmp_s_fu_720_p2);
assign tmp_length_V_1_fu_780_p1 = p_Val2_16_fu_765_p2[15:0];
assign tmp_length_V_fu_819_p1 = p_Val2_s_fu_804_p2[15:0];
assign tmp_length_V_load_new_fu_500_p4 = {{rxEng_metaDataFifo_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
assign tmp_nbreadreq_fu_334_p3 = rxEng_metaDataFifo_V_empty_n;
assign tmp_s_fu_750_p2 = (mh_meta_length_V == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_sessionID_V_fu_738_p1 = sLookup2rxEng_rsp_V_dout[15:0];


endmodule //toe_rxMetadataHandler

