{"top":"global.resnet_init_unroll_tile",
"namespaces":{
  "global":{
    "modules":{
      "aff__U114":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",8,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U137":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "coeff_2_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000658"]}
          },
          "coeff_3_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_4_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006920"]}
          },
          "coeff_5_U125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_6_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "coeff_7_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "const_term_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U116.out","add_all__U132.in0"],
          ["mul_d1__U118.out","add_all__U132.in1"],
          ["add_all__U133.in0","add_all__U132.out"],
          ["mul_d2__U120.out","add_all__U133.in1"],
          ["add_all__U134.in0","add_all__U133.out"],
          ["mul_d3__U122.out","add_all__U134.in1"],
          ["add_all__U135.in0","add_all__U134.out"],
          ["mul_d4__U124.out","add_all__U135.in1"],
          ["add_all__U136.in0","add_all__U135.out"],
          ["mul_d5__U126.out","add_all__U136.in1"],
          ["add_all__U137.in0","add_all__U136.out"],
          ["mul_d6__U128.out","add_all__U137.in1"],
          ["add_all__U138.in0","add_all__U137.out"],
          ["mul_d7__U130.out","add_all__U138.in1"],
          ["add_all__U139.in0","add_all__U138.out"],
          ["const_term_U131.out","add_all__U139.in1"],
          ["self.out","add_all__U139.out"],
          ["mul_d0__U116.in0","coeff_0_U115.out"],
          ["mul_d1__U118.in0","coeff_1_U117.out"],
          ["mul_d2__U120.in0","coeff_2_U119.out"],
          ["mul_d3__U122.in0","coeff_3_U121.out"],
          ["mul_d4__U124.in0","coeff_4_U123.out"],
          ["mul_d5__U126.in0","coeff_5_U125.out"],
          ["mul_d6__U128.in0","coeff_6_U127.out"],
          ["mul_d7__U130.in0","coeff_7_U129.out"],
          ["self.d.0","mul_d0__U116.in1"],
          ["self.d.1","mul_d1__U118.in1"],
          ["self.d.2","mul_d2__U120.in1"],
          ["self.d.3","mul_d3__U122.in1"],
          ["self.d.4","mul_d4__U124.in1"],
          ["self.d.5","mul_d5__U126.in1"],
          ["self.d.6","mul_d6__U128.in1"],
          ["self.d.7","mul_d7__U130.in1"]
        ]
      },
      "aff__U18":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U29":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U31":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000003a0"]}
          },
          "coeff_2_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_3_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U24":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U20.out","add_all__U28.in0"],
          ["mul_d1__U22.out","add_all__U28.in1"],
          ["add_all__U29.in0","add_all__U28.out"],
          ["mul_d2__U24.out","add_all__U29.in1"],
          ["add_all__U30.in0","add_all__U29.out"],
          ["mul_d3__U26.out","add_all__U30.in1"],
          ["add_all__U31.in0","add_all__U30.out"],
          ["const_term_U27.out","add_all__U31.in1"],
          ["self.out","add_all__U31.out"],
          ["mul_d0__U20.in0","coeff_0_U19.out"],
          ["mul_d1__U22.in0","coeff_1_U21.out"],
          ["mul_d2__U24.in0","coeff_2_U23.out"],
          ["mul_d3__U26.in0","coeff_3_U25.out"],
          ["self.d.0","mul_d0__U20.in1"],
          ["self.d.1","mul_d1__U22.in1"],
          ["self.d.2","mul_d2__U24.in1"],
          ["self.d.3","mul_d3__U26.in1"]
        ]
      },
      "aff__U272":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000300"]}
          },
          "coeff_2_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "coeff_3_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_4_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U274.out","add_all__U284.in0"],
          ["mul_d1__U276.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["mul_d2__U278.out","add_all__U285.in1"],
          ["add_all__U286.in0","add_all__U285.out"],
          ["mul_d3__U280.out","add_all__U286.in1"],
          ["add_all__U287.in0","add_all__U286.out"],
          ["mul_d4__U282.out","add_all__U287.in1"],
          ["add_all__U288.in0","add_all__U287.out"],
          ["const_term_U283.out","add_all__U288.in1"],
          ["self.out","add_all__U288.out"],
          ["mul_d0__U274.in0","coeff_0_U273.out"],
          ["mul_d1__U276.in0","coeff_1_U275.out"],
          ["mul_d2__U278.in0","coeff_2_U277.out"],
          ["mul_d3__U280.in0","coeff_3_U279.out"],
          ["mul_d4__U282.in0","coeff_4_U281.out"],
          ["self.d.0","mul_d0__U274.in1"],
          ["self.d.1","mul_d1__U276.in1"],
          ["self.d.2","mul_d2__U278.in1"],
          ["self.d.3","mul_d3__U280.in1"],
          ["self.d.4","mul_d4__U282.in1"]
        ]
      },
      "aff__U302":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U315":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "coeff_3_U309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_4_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "const_term_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U304.out","add_all__U314.in0"],
          ["mul_d1__U306.out","add_all__U314.in1"],
          ["add_all__U315.in0","add_all__U314.out"],
          ["mul_d2__U308.out","add_all__U315.in1"],
          ["add_all__U316.in0","add_all__U315.out"],
          ["mul_d3__U310.out","add_all__U316.in1"],
          ["add_all__U317.in0","add_all__U316.out"],
          ["mul_d4__U312.out","add_all__U317.in1"],
          ["add_all__U318.in0","add_all__U317.out"],
          ["const_term_U313.out","add_all__U318.in1"],
          ["self.out","add_all__U318.out"],
          ["mul_d0__U304.in0","coeff_0_U303.out"],
          ["mul_d1__U306.in0","coeff_1_U305.out"],
          ["mul_d2__U308.in0","coeff_2_U307.out"],
          ["mul_d3__U310.in0","coeff_3_U309.out"],
          ["mul_d4__U312.in0","coeff_4_U311.out"],
          ["self.d.0","mul_d0__U304.in1"],
          ["self.d.1","mul_d1__U306.in1"],
          ["self.d.2","mul_d2__U308.in1"],
          ["self.d.3","mul_d3__U310.in1"],
          ["self.d.4","mul_d4__U312.in1"]
        ]
      },
      "aff__U321":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",9,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc00"]}
          },
          "coeff_2_U326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e00"]}
          },
          "coeff_3_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f00"]}
          },
          "coeff_4_U330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f80"]}
          },
          "coeff_5_U332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c0"]}
          },
          "coeff_6_U334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_7_U336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_8_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U340":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000ef2f"]}
          },
          "mul_d0__U323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U325":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U331":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d8__U339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U323.out","add_all__U341.in0"],
          ["mul_d1__U325.out","add_all__U341.in1"],
          ["add_all__U342.in0","add_all__U341.out"],
          ["mul_d2__U327.out","add_all__U342.in1"],
          ["add_all__U343.in0","add_all__U342.out"],
          ["mul_d3__U329.out","add_all__U343.in1"],
          ["add_all__U344.in0","add_all__U343.out"],
          ["mul_d4__U331.out","add_all__U344.in1"],
          ["add_all__U345.in0","add_all__U344.out"],
          ["mul_d5__U333.out","add_all__U345.in1"],
          ["add_all__U346.in0","add_all__U345.out"],
          ["mul_d6__U335.out","add_all__U346.in1"],
          ["add_all__U347.in0","add_all__U346.out"],
          ["mul_d7__U337.out","add_all__U347.in1"],
          ["add_all__U348.in0","add_all__U347.out"],
          ["mul_d8__U339.out","add_all__U348.in1"],
          ["add_all__U349.in0","add_all__U348.out"],
          ["const_term_U340.out","add_all__U349.in1"],
          ["self.out","add_all__U349.out"],
          ["mul_d0__U323.in0","coeff_0_U322.out"],
          ["mul_d1__U325.in0","coeff_1_U324.out"],
          ["mul_d2__U327.in0","coeff_2_U326.out"],
          ["mul_d3__U329.in0","coeff_3_U328.out"],
          ["mul_d4__U331.in0","coeff_4_U330.out"],
          ["mul_d5__U333.in0","coeff_5_U332.out"],
          ["mul_d6__U335.in0","coeff_6_U334.out"],
          ["mul_d7__U337.in0","coeff_7_U336.out"],
          ["mul_d8__U339.in0","coeff_8_U338.out"],
          ["self.d.0","mul_d0__U323.in1"],
          ["self.d.1","mul_d1__U325.in1"],
          ["self.d.2","mul_d2__U327.in1"],
          ["self.d.3","mul_d3__U329.in1"],
          ["self.d.4","mul_d4__U331.in1"],
          ["self.d.5","mul_d5__U333.in1"],
          ["self.d.6","mul_d6__U335.in1"],
          ["self.d.7","mul_d7__U337.in1"],
          ["self.d.8","mul_d8__U339.in1"]
        ]
      },
      "aff__U389":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",9,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_2_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_3_U396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "coeff_4_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000480"]}
          },
          "coeff_5_U400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_6_U402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "coeff_7_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_8_U406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "const_term_U408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U397":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U401":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U403":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d8__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U391.out","add_all__U409.in0"],
          ["mul_d1__U393.out","add_all__U409.in1"],
          ["add_all__U410.in0","add_all__U409.out"],
          ["mul_d2__U395.out","add_all__U410.in1"],
          ["add_all__U411.in0","add_all__U410.out"],
          ["mul_d3__U397.out","add_all__U411.in1"],
          ["add_all__U412.in0","add_all__U411.out"],
          ["mul_d4__U399.out","add_all__U412.in1"],
          ["add_all__U413.in0","add_all__U412.out"],
          ["mul_d5__U401.out","add_all__U413.in1"],
          ["add_all__U414.in0","add_all__U413.out"],
          ["mul_d6__U403.out","add_all__U414.in1"],
          ["add_all__U415.in0","add_all__U414.out"],
          ["mul_d7__U405.out","add_all__U415.in1"],
          ["add_all__U416.in0","add_all__U415.out"],
          ["mul_d8__U407.out","add_all__U416.in1"],
          ["add_all__U417.in0","add_all__U416.out"],
          ["const_term_U408.out","add_all__U417.in1"],
          ["self.out","add_all__U417.out"],
          ["mul_d0__U391.in0","coeff_0_U390.out"],
          ["mul_d1__U393.in0","coeff_1_U392.out"],
          ["mul_d2__U395.in0","coeff_2_U394.out"],
          ["mul_d3__U397.in0","coeff_3_U396.out"],
          ["mul_d4__U399.in0","coeff_4_U398.out"],
          ["mul_d5__U401.in0","coeff_5_U400.out"],
          ["mul_d6__U403.in0","coeff_6_U402.out"],
          ["mul_d7__U405.in0","coeff_7_U404.out"],
          ["mul_d8__U407.in0","coeff_8_U406.out"],
          ["self.d.0","mul_d0__U391.in1"],
          ["self.d.1","mul_d1__U393.in1"],
          ["self.d.2","mul_d2__U395.in1"],
          ["self.d.3","mul_d3__U397.in1"],
          ["self.d.4","mul_d4__U399.in1"],
          ["self.d.5","mul_d5__U401.in1"],
          ["self.d.6","mul_d6__U403.in1"],
          ["self.d.7","mul_d7__U405.in1"],
          ["self.d.8","mul_d8__U407.in1"]
        ]
      },
      "aff__U41":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U54":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "coeff_3_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "const_term_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U45":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U47":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U43.out","add_all__U51.in0"],
          ["mul_d1__U45.out","add_all__U51.in1"],
          ["add_all__U52.in0","add_all__U51.out"],
          ["mul_d2__U47.out","add_all__U52.in1"],
          ["add_all__U53.in0","add_all__U52.out"],
          ["mul_d3__U49.out","add_all__U53.in1"],
          ["add_all__U54.in0","add_all__U53.out"],
          ["const_term_U50.out","add_all__U54.in1"],
          ["self.out","add_all__U54.out"],
          ["mul_d0__U43.in0","coeff_0_U42.out"],
          ["mul_d1__U45.in0","coeff_1_U44.out"],
          ["mul_d2__U47.in0","coeff_2_U46.out"],
          ["mul_d3__U49.in0","coeff_3_U48.out"],
          ["self.d.0","mul_d0__U43.in1"],
          ["self.d.1","mul_d1__U45.in1"],
          ["self.d.2","mul_d2__U47.in1"],
          ["self.d.3","mul_d3__U49.in1"]
        ]
      },
      "aff__U422":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U424.out","add_all__U428.in0"],
          ["mul_d1__U426.out","add_all__U428.in1"],
          ["add_all__U429.in0","add_all__U428.out"],
          ["const_term_U427.out","add_all__U429.in1"],
          ["self.out","add_all__U429.out"],
          ["mul_d0__U424.in0","coeff_0_U423.out"],
          ["mul_d1__U426.in0","coeff_1_U425.out"],
          ["self.d.0","mul_d0__U424.in1"],
          ["self.d.1","mul_d1__U426.in1"]
        ]
      },
      "aff__U437":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U439.out","add_all__U443.in0"],
          ["mul_d1__U441.out","add_all__U443.in1"],
          ["add_all__U444.in0","add_all__U443.out"],
          ["const_term_U442.out","add_all__U444.in1"],
          ["self.out","add_all__U444.out"],
          ["mul_d0__U439.in0","coeff_0_U438.out"],
          ["mul_d1__U441.in0","coeff_1_U440.out"],
          ["self.d.0","mul_d0__U439.in1"],
          ["self.d.1","mul_d1__U441.in1"]
        ]
      },
      "aff__U452":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U454.out","add_all__U458.in0"],
          ["mul_d1__U456.out","add_all__U458.in1"],
          ["add_all__U459.in0","add_all__U458.out"],
          ["const_term_U457.out","add_all__U459.in1"],
          ["self.out","add_all__U459.out"],
          ["mul_d0__U454.in0","coeff_0_U453.out"],
          ["mul_d1__U456.in0","coeff_1_U455.out"],
          ["self.d.0","mul_d0__U454.in1"],
          ["self.d.1","mul_d1__U456.in1"]
        ]
      },
      "aff__U467":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U469.out","add_all__U473.in0"],
          ["mul_d1__U471.out","add_all__U473.in1"],
          ["add_all__U474.in0","add_all__U473.out"],
          ["const_term_U472.out","add_all__U474.in1"],
          ["self.out","add_all__U474.out"],
          ["mul_d0__U469.in0","coeff_0_U468.out"],
          ["mul_d1__U471.in0","coeff_1_U470.out"],
          ["self.d.0","mul_d0__U469.in1"],
          ["self.d.1","mul_d1__U471.in1"]
        ]
      },
      "aff__U482":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U484.out","add_all__U488.in0"],
          ["mul_d1__U486.out","add_all__U488.in1"],
          ["add_all__U489.in0","add_all__U488.out"],
          ["const_term_U487.out","add_all__U489.in1"],
          ["self.out","add_all__U489.out"],
          ["mul_d0__U484.in0","coeff_0_U483.out"],
          ["mul_d1__U486.in0","coeff_1_U485.out"],
          ["self.d.0","mul_d0__U484.in1"],
          ["self.d.1","mul_d1__U486.in1"]
        ]
      },
      "aff__U497":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U499":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U499.out","add_all__U503.in0"],
          ["mul_d1__U501.out","add_all__U503.in1"],
          ["add_all__U504.in0","add_all__U503.out"],
          ["const_term_U502.out","add_all__U504.in1"],
          ["self.out","add_all__U504.out"],
          ["mul_d0__U499.in0","coeff_0_U498.out"],
          ["mul_d1__U501.in0","coeff_1_U500.out"],
          ["self.d.0","mul_d0__U499.in1"],
          ["self.d.1","mul_d1__U501.in1"]
        ]
      },
      "aff__U512":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U513":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U514.out","add_all__U518.in0"],
          ["mul_d1__U516.out","add_all__U518.in1"],
          ["add_all__U519.in0","add_all__U518.out"],
          ["const_term_U517.out","add_all__U519.in1"],
          ["self.out","add_all__U519.out"],
          ["mul_d0__U514.in0","coeff_0_U513.out"],
          ["mul_d1__U516.in0","coeff_1_U515.out"],
          ["self.d.0","mul_d0__U514.in1"],
          ["self.d.1","mul_d1__U516.in1"]
        ]
      },
      "aff__U527":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U529":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U529.out","add_all__U533.in0"],
          ["mul_d1__U531.out","add_all__U533.in1"],
          ["add_all__U534.in0","add_all__U533.out"],
          ["const_term_U532.out","add_all__U534.in1"],
          ["self.out","add_all__U534.out"],
          ["mul_d0__U529.in0","coeff_0_U528.out"],
          ["mul_d1__U531.in0","coeff_1_U530.out"],
          ["self.d.0","mul_d0__U529.in1"],
          ["self.d.1","mul_d1__U531.in1"]
        ]
      },
      "aff__U542":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U561":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U562":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc00"]}
          },
          "coeff_2_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e00"]}
          },
          "coeff_3_U549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f00"]}
          },
          "coeff_4_U551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "coeff_5_U553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_6_U555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00013070"]}
          },
          "mul_d0__U544":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U550":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U544.out","add_all__U558.in0"],
          ["mul_d1__U546.out","add_all__U558.in1"],
          ["add_all__U559.in0","add_all__U558.out"],
          ["mul_d2__U548.out","add_all__U559.in1"],
          ["add_all__U560.in0","add_all__U559.out"],
          ["mul_d3__U550.out","add_all__U560.in1"],
          ["add_all__U561.in0","add_all__U560.out"],
          ["mul_d4__U552.out","add_all__U561.in1"],
          ["add_all__U562.in0","add_all__U561.out"],
          ["mul_d5__U554.out","add_all__U562.in1"],
          ["add_all__U563.in0","add_all__U562.out"],
          ["mul_d6__U556.out","add_all__U563.in1"],
          ["add_all__U564.in0","add_all__U563.out"],
          ["const_term_U557.out","add_all__U564.in1"],
          ["self.out","add_all__U564.out"],
          ["mul_d0__U544.in0","coeff_0_U543.out"],
          ["mul_d1__U546.in0","coeff_1_U545.out"],
          ["mul_d2__U548.in0","coeff_2_U547.out"],
          ["mul_d3__U550.in0","coeff_3_U549.out"],
          ["mul_d4__U552.in0","coeff_4_U551.out"],
          ["mul_d5__U554.in0","coeff_5_U553.out"],
          ["mul_d6__U556.in0","coeff_6_U555.out"],
          ["self.d.0","mul_d0__U544.in1"],
          ["self.d.1","mul_d1__U546.in1"],
          ["self.d.2","mul_d2__U548.in1"],
          ["self.d.3","mul_d3__U550.in1"],
          ["self.d.4","mul_d4__U552.in1"],
          ["self.d.5","mul_d5__U554.in1"],
          ["self.d.6","mul_d6__U556.in1"]
        ]
      },
      "aff__U57":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",8,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U77":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U78":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U60":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc00"]}
          },
          "coeff_2_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e00"]}
          },
          "coeff_3_U64":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f00"]}
          },
          "coeff_4_U66":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f80"]}
          },
          "coeff_5_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000f0"]}
          },
          "coeff_6_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_7_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d54f"]}
          },
          "mul_d0__U59":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U61":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U67":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U71":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U73":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U59.out","add_all__U75.in0"],
          ["mul_d1__U61.out","add_all__U75.in1"],
          ["add_all__U76.in0","add_all__U75.out"],
          ["mul_d2__U63.out","add_all__U76.in1"],
          ["add_all__U77.in0","add_all__U76.out"],
          ["mul_d3__U65.out","add_all__U77.in1"],
          ["add_all__U78.in0","add_all__U77.out"],
          ["mul_d4__U67.out","add_all__U78.in1"],
          ["add_all__U79.in0","add_all__U78.out"],
          ["mul_d5__U69.out","add_all__U79.in1"],
          ["add_all__U80.in0","add_all__U79.out"],
          ["mul_d6__U71.out","add_all__U80.in1"],
          ["add_all__U81.in0","add_all__U80.out"],
          ["mul_d7__U73.out","add_all__U81.in1"],
          ["add_all__U82.in0","add_all__U81.out"],
          ["const_term_U74.out","add_all__U82.in1"],
          ["self.out","add_all__U82.out"],
          ["mul_d0__U59.in0","coeff_0_U58.out"],
          ["mul_d1__U61.in0","coeff_1_U60.out"],
          ["mul_d2__U63.in0","coeff_2_U62.out"],
          ["mul_d3__U65.in0","coeff_3_U64.out"],
          ["mul_d4__U67.in0","coeff_4_U66.out"],
          ["mul_d5__U69.in0","coeff_5_U68.out"],
          ["mul_d6__U71.in0","coeff_6_U70.out"],
          ["mul_d7__U73.in0","coeff_7_U72.out"],
          ["self.d.0","mul_d0__U59.in1"],
          ["self.d.1","mul_d1__U61.in1"],
          ["self.d.2","mul_d2__U63.in1"],
          ["self.d.3","mul_d3__U65.in1"],
          ["self.d.4","mul_d4__U67.in1"],
          ["self.d.5","mul_d5__U69.in1"],
          ["self.d.6","mul_d6__U71.in1"],
          ["self.d.7","mul_d7__U73.in1"]
        ]
      },
      "aff__U589":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "coeff_2_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "coeff_3_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006200"]}
          },
          "coeff_4_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_5_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000038"]}
          },
          "coeff_6_U602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c40"]}
          },
          "const_term_U604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U601":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U591.out","add_all__U605.in0"],
          ["mul_d1__U593.out","add_all__U605.in1"],
          ["add_all__U606.in0","add_all__U605.out"],
          ["mul_d2__U595.out","add_all__U606.in1"],
          ["add_all__U607.in0","add_all__U606.out"],
          ["mul_d3__U597.out","add_all__U607.in1"],
          ["add_all__U608.in0","add_all__U607.out"],
          ["mul_d4__U599.out","add_all__U608.in1"],
          ["add_all__U609.in0","add_all__U608.out"],
          ["mul_d5__U601.out","add_all__U609.in1"],
          ["add_all__U610.in0","add_all__U609.out"],
          ["mul_d6__U603.out","add_all__U610.in1"],
          ["add_all__U611.in0","add_all__U610.out"],
          ["const_term_U604.out","add_all__U611.in1"],
          ["self.out","add_all__U611.out"],
          ["mul_d0__U591.in0","coeff_0_U590.out"],
          ["mul_d1__U593.in0","coeff_1_U592.out"],
          ["mul_d2__U595.in0","coeff_2_U594.out"],
          ["mul_d3__U597.in0","coeff_3_U596.out"],
          ["mul_d4__U599.in0","coeff_4_U598.out"],
          ["mul_d5__U601.in0","coeff_5_U600.out"],
          ["mul_d6__U603.in0","coeff_6_U602.out"],
          ["self.d.0","mul_d0__U591.in1"],
          ["self.d.1","mul_d1__U593.in1"],
          ["self.d.2","mul_d2__U595.in1"],
          ["self.d.3","mul_d3__U597.in1"],
          ["self.d.4","mul_d4__U599.in1"],
          ["self.d.5","mul_d5__U601.in1"],
          ["self.d.6","mul_d6__U603.in1"]
        ]
      },
      "aff__U614":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U624":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U625":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U626":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U627":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U617":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000380"]}
          },
          "coeff_2_U619":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_3_U621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U623":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0003286f"]}
          },
          "mul_d0__U616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U620":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U616.out","add_all__U624.in0"],
          ["mul_d1__U618.out","add_all__U624.in1"],
          ["add_all__U625.in0","add_all__U624.out"],
          ["mul_d2__U620.out","add_all__U625.in1"],
          ["add_all__U626.in0","add_all__U625.out"],
          ["mul_d3__U622.out","add_all__U626.in1"],
          ["add_all__U627.in0","add_all__U626.out"],
          ["const_term_U623.out","add_all__U627.in1"],
          ["self.out","add_all__U627.out"],
          ["mul_d0__U616.in0","coeff_0_U615.out"],
          ["mul_d1__U618.in0","coeff_1_U617.out"],
          ["mul_d2__U620.in0","coeff_2_U619.out"],
          ["mul_d3__U622.in0","coeff_3_U621.out"],
          ["self.d.0","mul_d0__U616.in1"],
          ["self.d.1","mul_d1__U618.in1"],
          ["self.d.2","mul_d2__U620.in1"],
          ["self.d.3","mul_d3__U622.in1"]
        ]
      },
      "aff__U637":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U648":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U649":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U650":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U642":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000038"]}
          },
          "coeff_3_U644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c40"]}
          },
          "const_term_U646":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U641":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U643":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U639.out","add_all__U647.in0"],
          ["mul_d1__U641.out","add_all__U647.in1"],
          ["add_all__U648.in0","add_all__U647.out"],
          ["mul_d2__U643.out","add_all__U648.in1"],
          ["add_all__U649.in0","add_all__U648.out"],
          ["mul_d3__U645.out","add_all__U649.in1"],
          ["add_all__U650.in0","add_all__U649.out"],
          ["const_term_U646.out","add_all__U650.in1"],
          ["self.out","add_all__U650.out"],
          ["mul_d0__U639.in0","coeff_0_U638.out"],
          ["mul_d1__U641.in0","coeff_1_U640.out"],
          ["mul_d2__U643.in0","coeff_2_U642.out"],
          ["mul_d3__U645.in0","coeff_3_U644.out"],
          ["self.d.0","mul_d0__U639.in1"],
          ["self.d.1","mul_d1__U641.in1"],
          ["self.d.2","mul_d2__U643.in1"],
          ["self.d.3","mul_d3__U645.in1"]
        ]
      },
      "aff__U654":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U655":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000380"]}
          },
          "coeff_2_U659":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_3_U661":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00032870"]}
          },
          "mul_d0__U656":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U658":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U660":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U662":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U656.out","add_all__U664.in0"],
          ["mul_d1__U658.out","add_all__U664.in1"],
          ["add_all__U665.in0","add_all__U664.out"],
          ["mul_d2__U660.out","add_all__U665.in1"],
          ["add_all__U666.in0","add_all__U665.out"],
          ["mul_d3__U662.out","add_all__U666.in1"],
          ["add_all__U667.in0","add_all__U666.out"],
          ["const_term_U663.out","add_all__U667.in1"],
          ["self.out","add_all__U667.out"],
          ["mul_d0__U656.in0","coeff_0_U655.out"],
          ["mul_d1__U658.in0","coeff_1_U657.out"],
          ["mul_d2__U660.in0","coeff_2_U659.out"],
          ["mul_d3__U662.in0","coeff_3_U661.out"],
          ["self.d.0","mul_d0__U656.in1"],
          ["self.d.1","mul_d1__U658.in1"],
          ["self.d.2","mul_d2__U660.in1"],
          ["self.d.3","mul_d3__U662.in1"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U18"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U34":{
            "modref":"corebit.and"
          },
          "d_0_am__U35":{
            "modref":"corebit.and"
          },
          "d_0_am__U36":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U37":{
            "modref":"corebit.and"
          },
          "d_1_am__U38":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U39":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U32.out"],
          ["d_1_inc.in1","_U32.out"],
          ["d_2_inc.in1","_U32.out"],
          ["d_3_inc.in1","_U32.out"],
          ["cmp_time.in1","_U33.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U34.in0"],
          ["d_1_at_max.out","d_0_am__U34.in1"],
          ["d_0_am__U35.in0","d_0_am__U34.out"],
          ["d_2_at_max.out","d_0_am__U35.in1"],
          ["d_0_am__U36.in0","d_0_am__U35.out"],
          ["d_3_at_max.out","d_0_am__U36.in1"],
          ["d_0_next_value.sel","d_0_am__U36.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U37.in0"],
          ["d_2_at_max.out","d_1_am__U37.in1"],
          ["d_1_am__U38.in0","d_1_am__U37.out"],
          ["d_3_at_max.out","d_1_am__U38.in1"],
          ["d_1_next_value.sel","d_1_am__U38.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U39.in0"],
          ["d_3_at_max.out","d_2_am__U39.in1"],
          ["d_2_next_value.sel","d_2_am__U39.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U271":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U272"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U291":{
            "modref":"corebit.and"
          },
          "d_0_am__U292":{
            "modref":"corebit.and"
          },
          "d_0_am__U293":{
            "modref":"corebit.and"
          },
          "d_0_am__U294":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U295":{
            "modref":"corebit.and"
          },
          "d_1_am__U296":{
            "modref":"corebit.and"
          },
          "d_1_am__U297":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U298":{
            "modref":"corebit.and"
          },
          "d_2_am__U299":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U300":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U289.out"],
          ["d_1_inc.in1","_U289.out"],
          ["d_2_inc.in1","_U289.out"],
          ["d_3_inc.in1","_U289.out"],
          ["d_4_inc.in1","_U289.out"],
          ["cmp_time.in1","_U290.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U291.in0"],
          ["d_1_at_max.out","d_0_am__U291.in1"],
          ["d_0_am__U292.in0","d_0_am__U291.out"],
          ["d_2_at_max.out","d_0_am__U292.in1"],
          ["d_0_am__U293.in0","d_0_am__U292.out"],
          ["d_3_at_max.out","d_0_am__U293.in1"],
          ["d_0_am__U294.in0","d_0_am__U293.out"],
          ["d_4_at_max.out","d_0_am__U294.in1"],
          ["d_0_next_value.sel","d_0_am__U294.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U295.in0"],
          ["d_2_at_max.out","d_1_am__U295.in1"],
          ["d_1_am__U296.in0","d_1_am__U295.out"],
          ["d_3_at_max.out","d_1_am__U296.in1"],
          ["d_1_am__U297.in0","d_1_am__U296.out"],
          ["d_4_at_max.out","d_1_am__U297.in1"],
          ["d_1_next_value.sel","d_1_am__U297.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U298.in0"],
          ["d_3_at_max.out","d_2_am__U298.in1"],
          ["d_2_am__U299.in0","d_2_am__U298.out"],
          ["d_4_at_max.out","d_2_am__U299.in1"],
          ["d_2_next_value.sel","d_2_am__U299.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U300.in0"],
          ["d_4_at_max.out","d_3_am__U300.in1"],
          ["d_3_next_value.sel","d_3_am__U300.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U320":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",9,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U321"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U352":{
            "modref":"corebit.and"
          },
          "d_0_am__U353":{
            "modref":"corebit.and"
          },
          "d_0_am__U354":{
            "modref":"corebit.and"
          },
          "d_0_am__U355":{
            "modref":"corebit.and"
          },
          "d_0_am__U356":{
            "modref":"corebit.and"
          },
          "d_0_am__U357":{
            "modref":"corebit.and"
          },
          "d_0_am__U358":{
            "modref":"corebit.and"
          },
          "d_0_am__U359":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U360":{
            "modref":"corebit.and"
          },
          "d_1_am__U361":{
            "modref":"corebit.and"
          },
          "d_1_am__U362":{
            "modref":"corebit.and"
          },
          "d_1_am__U363":{
            "modref":"corebit.and"
          },
          "d_1_am__U364":{
            "modref":"corebit.and"
          },
          "d_1_am__U365":{
            "modref":"corebit.and"
          },
          "d_1_am__U366":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U367":{
            "modref":"corebit.and"
          },
          "d_2_am__U368":{
            "modref":"corebit.and"
          },
          "d_2_am__U369":{
            "modref":"corebit.and"
          },
          "d_2_am__U370":{
            "modref":"corebit.and"
          },
          "d_2_am__U371":{
            "modref":"corebit.and"
          },
          "d_2_am__U372":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U373":{
            "modref":"corebit.and"
          },
          "d_3_am__U374":{
            "modref":"corebit.and"
          },
          "d_3_am__U375":{
            "modref":"corebit.and"
          },
          "d_3_am__U376":{
            "modref":"corebit.and"
          },
          "d_3_am__U377":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U378":{
            "modref":"corebit.and"
          },
          "d_4_am__U379":{
            "modref":"corebit.and"
          },
          "d_4_am__U380":{
            "modref":"corebit.and"
          },
          "d_4_am__U381":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U382":{
            "modref":"corebit.and"
          },
          "d_5_am__U383":{
            "modref":"corebit.and"
          },
          "d_5_am__U384":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U385":{
            "modref":"corebit.and"
          },
          "d_6_am__U386":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_am__U387":{
            "modref":"corebit.and"
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_8_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_8_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_8_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_8_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_8_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U350.out"],
          ["d_1_inc.in1","_U350.out"],
          ["d_2_inc.in1","_U350.out"],
          ["d_3_inc.in1","_U350.out"],
          ["d_4_inc.in1","_U350.out"],
          ["d_5_inc.in1","_U350.out"],
          ["d_6_inc.in1","_U350.out"],
          ["d_7_inc.in1","_U350.out"],
          ["d_8_inc.in1","_U350.out"],
          ["cmp_time.in1","_U351.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["d_8_reg.out","affine_func.d.8"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["d_8_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U352.in0"],
          ["d_1_at_max.out","d_0_am__U352.in1"],
          ["d_0_am__U353.in0","d_0_am__U352.out"],
          ["d_2_at_max.out","d_0_am__U353.in1"],
          ["d_0_am__U354.in0","d_0_am__U353.out"],
          ["d_3_at_max.out","d_0_am__U354.in1"],
          ["d_0_am__U355.in0","d_0_am__U354.out"],
          ["d_4_at_max.out","d_0_am__U355.in1"],
          ["d_0_am__U356.in0","d_0_am__U355.out"],
          ["d_5_at_max.out","d_0_am__U356.in1"],
          ["d_0_am__U357.in0","d_0_am__U356.out"],
          ["d_6_at_max.out","d_0_am__U357.in1"],
          ["d_0_am__U358.in0","d_0_am__U357.out"],
          ["d_7_at_max.out","d_0_am__U358.in1"],
          ["d_0_am__U359.in0","d_0_am__U358.out"],
          ["d_8_at_max.out","d_0_am__U359.in1"],
          ["d_0_next_value.sel","d_0_am__U359.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U360.in0"],
          ["d_2_at_max.out","d_1_am__U360.in1"],
          ["d_1_am__U361.in0","d_1_am__U360.out"],
          ["d_3_at_max.out","d_1_am__U361.in1"],
          ["d_1_am__U362.in0","d_1_am__U361.out"],
          ["d_4_at_max.out","d_1_am__U362.in1"],
          ["d_1_am__U363.in0","d_1_am__U362.out"],
          ["d_5_at_max.out","d_1_am__U363.in1"],
          ["d_1_am__U364.in0","d_1_am__U363.out"],
          ["d_6_at_max.out","d_1_am__U364.in1"],
          ["d_1_am__U365.in0","d_1_am__U364.out"],
          ["d_7_at_max.out","d_1_am__U365.in1"],
          ["d_1_am__U366.in0","d_1_am__U365.out"],
          ["d_8_at_max.out","d_1_am__U366.in1"],
          ["d_1_next_value.sel","d_1_am__U366.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U367.in0"],
          ["d_3_at_max.out","d_2_am__U367.in1"],
          ["d_2_am__U368.in0","d_2_am__U367.out"],
          ["d_4_at_max.out","d_2_am__U368.in1"],
          ["d_2_am__U369.in0","d_2_am__U368.out"],
          ["d_5_at_max.out","d_2_am__U369.in1"],
          ["d_2_am__U370.in0","d_2_am__U369.out"],
          ["d_6_at_max.out","d_2_am__U370.in1"],
          ["d_2_am__U371.in0","d_2_am__U370.out"],
          ["d_7_at_max.out","d_2_am__U371.in1"],
          ["d_2_am__U372.in0","d_2_am__U371.out"],
          ["d_8_at_max.out","d_2_am__U372.in1"],
          ["d_2_next_value.sel","d_2_am__U372.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U373.in0"],
          ["d_4_at_max.out","d_3_am__U373.in1"],
          ["d_3_am__U374.in0","d_3_am__U373.out"],
          ["d_5_at_max.out","d_3_am__U374.in1"],
          ["d_3_am__U375.in0","d_3_am__U374.out"],
          ["d_6_at_max.out","d_3_am__U375.in1"],
          ["d_3_am__U376.in0","d_3_am__U375.out"],
          ["d_7_at_max.out","d_3_am__U376.in1"],
          ["d_3_am__U377.in0","d_3_am__U376.out"],
          ["d_8_at_max.out","d_3_am__U377.in1"],
          ["d_3_next_value.sel","d_3_am__U377.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U378.in0"],
          ["d_5_at_max.out","d_4_am__U378.in1"],
          ["d_4_am__U379.in0","d_4_am__U378.out"],
          ["d_6_at_max.out","d_4_am__U379.in1"],
          ["d_4_am__U380.in0","d_4_am__U379.out"],
          ["d_7_at_max.out","d_4_am__U380.in1"],
          ["d_4_am__U381.in0","d_4_am__U380.out"],
          ["d_8_at_max.out","d_4_am__U381.in1"],
          ["d_4_next_value.sel","d_4_am__U381.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U382.in0"],
          ["d_6_at_max.out","d_5_am__U382.in1"],
          ["d_5_am__U383.in0","d_5_am__U382.out"],
          ["d_7_at_max.out","d_5_am__U383.in1"],
          ["d_5_am__U384.in0","d_5_am__U383.out"],
          ["d_8_at_max.out","d_5_am__U384.in1"],
          ["d_5_next_value.sel","d_5_am__U384.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U385.in0"],
          ["d_7_at_max.out","d_6_am__U385.in1"],
          ["d_6_am__U386.in0","d_6_am__U385.out"],
          ["d_8_at_max.out","d_6_am__U386.in1"],
          ["d_6_next_value.sel","d_6_am__U386.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["true.out","d_7_am__U387.in0"],
          ["d_8_at_max.out","d_7_am__U387.in1"],
          ["d_7_next_value.sel","d_7_am__U387.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"],
          ["d_8_reg.out","d_8_at_max.in0"],
          ["d_8_max.out","d_8_at_max.in1"],
          ["d_8_next_value_at_max.sel","d_8_at_max.out"],
          ["d_8_reg.out","d_8_inc.in0"],
          ["d_8_next_value_at_max.in0","d_8_inc.out"],
          ["d_8_next_value_at_max.in1","d_8_min.out"],
          ["d_8_reg.out","d_8_next_value.in0"],
          ["d_8_next_value_at_max.out","d_8_next_value.in1"],
          ["d_8_reg.in","d_8_next_value.out"],
          ["true.out","d_8_next_value.sel"],
          ["self.clk","d_8_reg.clk"],
          ["self.rst_n","d_8_reg.clr"],
          ["self.d.8","d_8_reg.out"]
        ]
      },
      "affine_controller__U421":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U422"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U432":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U430.out"],
          ["d_1_inc.in1","_U430.out"],
          ["cmp_time.in1","_U431.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U432.in0"],
          ["d_1_at_max.out","d_0_am__U432.in1"],
          ["d_0_next_value.sel","d_0_am__U432.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U436":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U437"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U447":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U445.out"],
          ["d_1_inc.in1","_U445.out"],
          ["cmp_time.in1","_U446.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U447.in0"],
          ["d_1_at_max.out","d_0_am__U447.in1"],
          ["d_0_next_value.sel","d_0_am__U447.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U451":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U461":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U452"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U462":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U460.out"],
          ["d_1_inc.in1","_U460.out"],
          ["cmp_time.in1","_U461.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U462.in0"],
          ["d_1_at_max.out","d_0_am__U462.in1"],
          ["d_0_next_value.sel","d_0_am__U462.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U466":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U467"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U477":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U475.out"],
          ["d_1_inc.in1","_U475.out"],
          ["cmp_time.in1","_U476.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U477.in0"],
          ["d_1_at_max.out","d_0_am__U477.in1"],
          ["d_0_next_value.sel","d_0_am__U477.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U481":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U482"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U492":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U490.out"],
          ["d_1_inc.in1","_U490.out"],
          ["cmp_time.in1","_U491.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U492.in0"],
          ["d_1_at_max.out","d_0_am__U492.in1"],
          ["d_0_next_value.sel","d_0_am__U492.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U496":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U497"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U507":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U505.out"],
          ["d_1_inc.in1","_U505.out"],
          ["cmp_time.in1","_U506.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U507.in0"],
          ["d_1_at_max.out","d_0_am__U507.in1"],
          ["d_0_next_value.sel","d_0_am__U507.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U511":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U512"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U522":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U520.out"],
          ["d_1_inc.in1","_U520.out"],
          ["cmp_time.in1","_U521.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U522.in0"],
          ["d_1_at_max.out","d_0_am__U522.in1"],
          ["d_0_next_value.sel","d_0_am__U522.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U526":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U527"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U537":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U535.out"],
          ["d_1_inc.in1","_U535.out"],
          ["cmp_time.in1","_U536.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U537.in0"],
          ["d_1_at_max.out","d_0_am__U537.in1"],
          ["d_0_next_value.sel","d_0_am__U537.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U541":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U542"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U567":{
            "modref":"corebit.and"
          },
          "d_0_am__U568":{
            "modref":"corebit.and"
          },
          "d_0_am__U569":{
            "modref":"corebit.and"
          },
          "d_0_am__U570":{
            "modref":"corebit.and"
          },
          "d_0_am__U571":{
            "modref":"corebit.and"
          },
          "d_0_am__U572":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U573":{
            "modref":"corebit.and"
          },
          "d_1_am__U574":{
            "modref":"corebit.and"
          },
          "d_1_am__U575":{
            "modref":"corebit.and"
          },
          "d_1_am__U576":{
            "modref":"corebit.and"
          },
          "d_1_am__U577":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U578":{
            "modref":"corebit.and"
          },
          "d_2_am__U579":{
            "modref":"corebit.and"
          },
          "d_2_am__U580":{
            "modref":"corebit.and"
          },
          "d_2_am__U581":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U582":{
            "modref":"corebit.and"
          },
          "d_3_am__U583":{
            "modref":"corebit.and"
          },
          "d_3_am__U584":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U585":{
            "modref":"corebit.and"
          },
          "d_4_am__U586":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U587":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U565.out"],
          ["d_1_inc.in1","_U565.out"],
          ["d_2_inc.in1","_U565.out"],
          ["d_3_inc.in1","_U565.out"],
          ["d_4_inc.in1","_U565.out"],
          ["d_5_inc.in1","_U565.out"],
          ["d_6_inc.in1","_U565.out"],
          ["cmp_time.in1","_U566.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U567.in0"],
          ["d_1_at_max.out","d_0_am__U567.in1"],
          ["d_0_am__U568.in0","d_0_am__U567.out"],
          ["d_2_at_max.out","d_0_am__U568.in1"],
          ["d_0_am__U569.in0","d_0_am__U568.out"],
          ["d_3_at_max.out","d_0_am__U569.in1"],
          ["d_0_am__U570.in0","d_0_am__U569.out"],
          ["d_4_at_max.out","d_0_am__U570.in1"],
          ["d_0_am__U571.in0","d_0_am__U570.out"],
          ["d_5_at_max.out","d_0_am__U571.in1"],
          ["d_0_am__U572.in0","d_0_am__U571.out"],
          ["d_6_at_max.out","d_0_am__U572.in1"],
          ["d_0_next_value.sel","d_0_am__U572.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U573.in0"],
          ["d_2_at_max.out","d_1_am__U573.in1"],
          ["d_1_am__U574.in0","d_1_am__U573.out"],
          ["d_3_at_max.out","d_1_am__U574.in1"],
          ["d_1_am__U575.in0","d_1_am__U574.out"],
          ["d_4_at_max.out","d_1_am__U575.in1"],
          ["d_1_am__U576.in0","d_1_am__U575.out"],
          ["d_5_at_max.out","d_1_am__U576.in1"],
          ["d_1_am__U577.in0","d_1_am__U576.out"],
          ["d_6_at_max.out","d_1_am__U577.in1"],
          ["d_1_next_value.sel","d_1_am__U577.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U578.in0"],
          ["d_3_at_max.out","d_2_am__U578.in1"],
          ["d_2_am__U579.in0","d_2_am__U578.out"],
          ["d_4_at_max.out","d_2_am__U579.in1"],
          ["d_2_am__U580.in0","d_2_am__U579.out"],
          ["d_5_at_max.out","d_2_am__U580.in1"],
          ["d_2_am__U581.in0","d_2_am__U580.out"],
          ["d_6_at_max.out","d_2_am__U581.in1"],
          ["d_2_next_value.sel","d_2_am__U581.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U582.in0"],
          ["d_4_at_max.out","d_3_am__U582.in1"],
          ["d_3_am__U583.in0","d_3_am__U582.out"],
          ["d_5_at_max.out","d_3_am__U583.in1"],
          ["d_3_am__U584.in0","d_3_am__U583.out"],
          ["d_6_at_max.out","d_3_am__U584.in1"],
          ["d_3_next_value.sel","d_3_am__U584.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U585.in0"],
          ["d_5_at_max.out","d_4_am__U585.in1"],
          ["d_4_am__U586.in0","d_4_am__U585.out"],
          ["d_6_at_max.out","d_4_am__U586.in1"],
          ["d_4_next_value.sel","d_4_am__U586.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U587.in0"],
          ["d_6_at_max.out","d_5_am__U587.in1"],
          ["d_5_next_value.sel","d_5_am__U587.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["true.out","d_6_next_value.sel"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"]
        ]
      },
      "affine_controller__U56":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U84":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U57"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U85":{
            "modref":"corebit.and"
          },
          "d_0_am__U86":{
            "modref":"corebit.and"
          },
          "d_0_am__U87":{
            "modref":"corebit.and"
          },
          "d_0_am__U88":{
            "modref":"corebit.and"
          },
          "d_0_am__U89":{
            "modref":"corebit.and"
          },
          "d_0_am__U90":{
            "modref":"corebit.and"
          },
          "d_0_am__U91":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U92":{
            "modref":"corebit.and"
          },
          "d_1_am__U93":{
            "modref":"corebit.and"
          },
          "d_1_am__U94":{
            "modref":"corebit.and"
          },
          "d_1_am__U95":{
            "modref":"corebit.and"
          },
          "d_1_am__U96":{
            "modref":"corebit.and"
          },
          "d_1_am__U97":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U100":{
            "modref":"corebit.and"
          },
          "d_2_am__U101":{
            "modref":"corebit.and"
          },
          "d_2_am__U102":{
            "modref":"corebit.and"
          },
          "d_2_am__U98":{
            "modref":"corebit.and"
          },
          "d_2_am__U99":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U103":{
            "modref":"corebit.and"
          },
          "d_3_am__U104":{
            "modref":"corebit.and"
          },
          "d_3_am__U105":{
            "modref":"corebit.and"
          },
          "d_3_am__U106":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U107":{
            "modref":"corebit.and"
          },
          "d_4_am__U108":{
            "modref":"corebit.and"
          },
          "d_4_am__U109":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U110":{
            "modref":"corebit.and"
          },
          "d_5_am__U111":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U112":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U83.out"],
          ["d_1_inc.in1","_U83.out"],
          ["d_2_inc.in1","_U83.out"],
          ["d_3_inc.in1","_U83.out"],
          ["d_4_inc.in1","_U83.out"],
          ["d_5_inc.in1","_U83.out"],
          ["d_6_inc.in1","_U83.out"],
          ["d_7_inc.in1","_U83.out"],
          ["cmp_time.in1","_U84.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U85.in0"],
          ["d_1_at_max.out","d_0_am__U85.in1"],
          ["d_0_am__U86.in0","d_0_am__U85.out"],
          ["d_2_at_max.out","d_0_am__U86.in1"],
          ["d_0_am__U87.in0","d_0_am__U86.out"],
          ["d_3_at_max.out","d_0_am__U87.in1"],
          ["d_0_am__U88.in0","d_0_am__U87.out"],
          ["d_4_at_max.out","d_0_am__U88.in1"],
          ["d_0_am__U89.in0","d_0_am__U88.out"],
          ["d_5_at_max.out","d_0_am__U89.in1"],
          ["d_0_am__U90.in0","d_0_am__U89.out"],
          ["d_6_at_max.out","d_0_am__U90.in1"],
          ["d_0_am__U91.in0","d_0_am__U90.out"],
          ["d_7_at_max.out","d_0_am__U91.in1"],
          ["d_0_next_value.sel","d_0_am__U91.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U92.in0"],
          ["d_2_at_max.out","d_1_am__U92.in1"],
          ["d_1_am__U93.in0","d_1_am__U92.out"],
          ["d_3_at_max.out","d_1_am__U93.in1"],
          ["d_1_am__U94.in0","d_1_am__U93.out"],
          ["d_4_at_max.out","d_1_am__U94.in1"],
          ["d_1_am__U95.in0","d_1_am__U94.out"],
          ["d_5_at_max.out","d_1_am__U95.in1"],
          ["d_1_am__U96.in0","d_1_am__U95.out"],
          ["d_6_at_max.out","d_1_am__U96.in1"],
          ["d_1_am__U97.in0","d_1_am__U96.out"],
          ["d_7_at_max.out","d_1_am__U97.in1"],
          ["d_1_next_value.sel","d_1_am__U97.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_am__U99.out","d_2_am__U100.in0"],
          ["d_5_at_max.out","d_2_am__U100.in1"],
          ["d_2_am__U101.in0","d_2_am__U100.out"],
          ["d_6_at_max.out","d_2_am__U101.in1"],
          ["d_2_am__U102.in0","d_2_am__U101.out"],
          ["d_7_at_max.out","d_2_am__U102.in1"],
          ["d_2_next_value.sel","d_2_am__U102.out"],
          ["true.out","d_2_am__U98.in0"],
          ["d_3_at_max.out","d_2_am__U98.in1"],
          ["d_2_am__U99.in0","d_2_am__U98.out"],
          ["d_4_at_max.out","d_2_am__U99.in1"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U103.in0"],
          ["d_4_at_max.out","d_3_am__U103.in1"],
          ["d_3_am__U104.in0","d_3_am__U103.out"],
          ["d_5_at_max.out","d_3_am__U104.in1"],
          ["d_3_am__U105.in0","d_3_am__U104.out"],
          ["d_6_at_max.out","d_3_am__U105.in1"],
          ["d_3_am__U106.in0","d_3_am__U105.out"],
          ["d_7_at_max.out","d_3_am__U106.in1"],
          ["d_3_next_value.sel","d_3_am__U106.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U107.in0"],
          ["d_5_at_max.out","d_4_am__U107.in1"],
          ["d_4_am__U108.in0","d_4_am__U107.out"],
          ["d_6_at_max.out","d_4_am__U108.in1"],
          ["d_4_am__U109.in0","d_4_am__U108.out"],
          ["d_7_at_max.out","d_4_am__U109.in1"],
          ["d_4_next_value.sel","d_4_am__U109.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U110.in0"],
          ["d_6_at_max.out","d_5_am__U110.in1"],
          ["d_5_am__U111.in0","d_5_am__U110.out"],
          ["d_7_at_max.out","d_5_am__U111.in1"],
          ["d_5_next_value.sel","d_5_am__U111.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U112.in0"],
          ["d_7_at_max.out","d_6_am__U112.in1"],
          ["d_6_next_value.sel","d_6_am__U112.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U613":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U628":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U614"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U630":{
            "modref":"corebit.and"
          },
          "d_0_am__U631":{
            "modref":"corebit.and"
          },
          "d_0_am__U632":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U633":{
            "modref":"corebit.and"
          },
          "d_1_am__U634":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000037"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U635":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000037"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U628.out"],
          ["d_1_inc.in1","_U628.out"],
          ["d_2_inc.in1","_U628.out"],
          ["d_3_inc.in1","_U628.out"],
          ["cmp_time.in1","_U629.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U630.in0"],
          ["d_1_at_max.out","d_0_am__U630.in1"],
          ["d_0_am__U631.in0","d_0_am__U630.out"],
          ["d_2_at_max.out","d_0_am__U631.in1"],
          ["d_0_am__U632.in0","d_0_am__U631.out"],
          ["d_3_at_max.out","d_0_am__U632.in1"],
          ["d_0_next_value.sel","d_0_am__U632.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U633.in0"],
          ["d_2_at_max.out","d_1_am__U633.in1"],
          ["d_1_am__U634.in0","d_1_am__U633.out"],
          ["d_3_at_max.out","d_1_am__U634.in1"],
          ["d_1_next_value.sel","d_1_am__U634.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U635.in0"],
          ["d_3_at_max.out","d_2_am__U635.in1"],
          ["d_2_next_value.sel","d_2_am__U635.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U653":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U668":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U654"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U670":{
            "modref":"corebit.and"
          },
          "d_0_am__U671":{
            "modref":"corebit.and"
          },
          "d_0_am__U672":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U673":{
            "modref":"corebit.and"
          },
          "d_1_am__U674":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000037"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U675":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000037"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U668.out"],
          ["d_1_inc.in1","_U668.out"],
          ["d_2_inc.in1","_U668.out"],
          ["d_3_inc.in1","_U668.out"],
          ["cmp_time.in1","_U669.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U670.in0"],
          ["d_1_at_max.out","d_0_am__U670.in1"],
          ["d_0_am__U671.in0","d_0_am__U670.out"],
          ["d_2_at_max.out","d_0_am__U671.in1"],
          ["d_0_am__U672.in0","d_0_am__U671.out"],
          ["d_3_at_max.out","d_0_am__U672.in1"],
          ["d_0_next_value.sel","d_0_am__U672.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U673.in0"],
          ["d_2_at_max.out","d_1_am__U673.in1"],
          ["d_1_am__U674.in0","d_1_am__U673.out"],
          ["d_3_at_max.out","d_1_am__U674.in1"],
          ["d_1_next_value.sel","d_1_am__U674.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U675.in0"],
          ["d_3_at_max.out","d_2_am__U675.in1"],
          ["d_2_next_value.sel","d_2_am__U675.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_output_glb_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_cgra_stencil"
          }
        },
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","inner_compute.in0_input_glb_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0","inner_compute.out_input_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_glb_stencil"
          }
        },
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","inner_compute.in0_input_host_stencil.0"],
          ["self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0","inner_compute.out_input_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_cgra_stencil"
          }
        },
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","inner_compute.in0_kernel_glb_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0","inner_compute.out_kernel_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_glb_stencil"
          }
        },
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","inner_compute.in0_kernel_host_stencil.0"],
          ["self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0","inner_compute.out_kernel_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_1"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_10"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_11"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_12"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_13"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_14"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_15"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_2"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_3"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_4"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_5"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_6"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_7"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_8"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_9"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_glb_stencil"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0","inner_compute.in0_output_cgra_stencil.0"],
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","inner_compute.out_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__701.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__710.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_957_971_972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_958_969_970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_959_968_969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_960_967_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_961_966_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_962_965_966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_963_964_965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_970_971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.out","add_957_971_972.in0"],
          ["add_output_cgra_stencil_3_970_971.out","add_957_971_972.in1"],
          ["self.out_output_cgra_stencil","add_957_971_972.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.out","add_958_969_970.in0"],
          ["add_959_968_969.out","add_958_969_970.in1"],
          ["add_output_cgra_stencil_3_970_971.in1","add_958_969_970.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.out","add_959_968_969.in0"],
          ["add_960_967_968.out","add_959_968_969.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.out","add_960_967_968.in0"],
          ["add_961_966_967.out","add_960_967_968.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.out","add_961_966_967.in0"],
          ["add_962_965_966.out","add_961_966_967.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.out","add_962_965_966.in0"],
          ["add_963_964_965.out","add_962_965_966.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.out","add_963_964_965.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.out","add_963_964_965.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_970_971.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1032_1046_1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1033_1044_1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1034_1043_1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1035_1042_1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1036_1041_1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1037_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1038_1039_1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1045_1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.out","add_1032_1046_1047.in0"],
          ["add_output_cgra_stencil_4_1045_1046.out","add_1032_1046_1047.in1"],
          ["self.out_output_cgra_stencil","add_1032_1046_1047.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.out","add_1033_1044_1045.in0"],
          ["add_1034_1043_1044.out","add_1033_1044_1045.in1"],
          ["add_output_cgra_stencil_4_1045_1046.in1","add_1033_1044_1045.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.out","add_1034_1043_1044.in0"],
          ["add_1035_1042_1043.out","add_1034_1043_1044.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.out","add_1035_1042_1043.in0"],
          ["add_1036_1041_1042.out","add_1035_1042_1043.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.out","add_1036_1041_1042.in0"],
          ["add_1037_1040_1041.out","add_1036_1041_1042.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.out","add_1037_1040_1041.in0"],
          ["add_1038_1039_1040.out","add_1037_1040_1041.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.out","add_1038_1039_1040.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.out","add_1038_1039_1040.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1045_1046.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1107_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1108_1119_1120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1109_1118_1119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1110_1117_1118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1111_1116_1117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1112_1115_1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1113_1114_1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.out","add_1107_1121_1122.in0"],
          ["add_output_cgra_stencil_5_1120_1121.out","add_1107_1121_1122.in1"],
          ["self.out_output_cgra_stencil","add_1107_1121_1122.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.out","add_1108_1119_1120.in0"],
          ["add_1109_1118_1119.out","add_1108_1119_1120.in1"],
          ["add_output_cgra_stencil_5_1120_1121.in1","add_1108_1119_1120.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.out","add_1109_1118_1119.in0"],
          ["add_1110_1117_1118.out","add_1109_1118_1119.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.out","add_1110_1117_1118.in0"],
          ["add_1111_1116_1117.out","add_1110_1117_1118.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.out","add_1111_1116_1117.in0"],
          ["add_1112_1115_1116.out","add_1111_1116_1117.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.out","add_1112_1115_1116.in0"],
          ["add_1113_1114_1115.out","add_1112_1115_1116.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.out","add_1113_1114_1115.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.out","add_1113_1114_1115.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1120_1121.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1182_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1183_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1184_1193_1194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1185_1192_1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1186_1191_1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1187_1190_1191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1188_1189_1190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.out","add_1182_1196_1197.in0"],
          ["add_output_cgra_stencil_6_1195_1196.out","add_1182_1196_1197.in1"],
          ["self.out_output_cgra_stencil","add_1182_1196_1197.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.out","add_1183_1194_1195.in0"],
          ["add_1184_1193_1194.out","add_1183_1194_1195.in1"],
          ["add_output_cgra_stencil_6_1195_1196.in1","add_1183_1194_1195.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.out","add_1184_1193_1194.in0"],
          ["add_1185_1192_1193.out","add_1184_1193_1194.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.out","add_1185_1192_1193.in0"],
          ["add_1186_1191_1192.out","add_1185_1192_1193.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.out","add_1186_1191_1192.in0"],
          ["add_1187_1190_1191.out","add_1186_1191_1192.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.out","add_1187_1190_1191.in0"],
          ["add_1188_1189_1190.out","add_1187_1190_1191.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.out","add_1188_1189_1190.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.out","add_1188_1189_1190.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1195_1196.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1257_1271_1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1258_1269_1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1259_1268_1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1260_1267_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1261_1266_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1262_1265_1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1263_1264_1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1270_1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.out","add_1257_1271_1272.in0"],
          ["add_output_cgra_stencil_7_1270_1271.out","add_1257_1271_1272.in1"],
          ["self.out_output_cgra_stencil","add_1257_1271_1272.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.out","add_1258_1269_1270.in0"],
          ["add_1259_1268_1269.out","add_1258_1269_1270.in1"],
          ["add_output_cgra_stencil_7_1270_1271.in1","add_1258_1269_1270.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.out","add_1259_1268_1269.in0"],
          ["add_1260_1267_1268.out","add_1259_1268_1269.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.out","add_1260_1267_1268.in0"],
          ["add_1261_1266_1267.out","add_1260_1267_1268.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.out","add_1261_1266_1267.in0"],
          ["add_1262_1265_1266.out","add_1261_1266_1267.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.out","add_1262_1265_1266.in0"],
          ["add_1263_1264_1265.out","add_1262_1265_1266.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.out","add_1263_1264_1265.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.out","add_1263_1264_1265.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1270_1271.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1332_1346_1347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1333_1344_1345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1334_1343_1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1335_1342_1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1336_1341_1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1337_1340_1341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1338_1339_1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1345_1346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.out","add_1332_1346_1347.in0"],
          ["add_output_cgra_stencil_8_1345_1346.out","add_1332_1346_1347.in1"],
          ["self.out_output_cgra_stencil","add_1332_1346_1347.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.out","add_1333_1344_1345.in0"],
          ["add_1334_1343_1344.out","add_1333_1344_1345.in1"],
          ["add_output_cgra_stencil_8_1345_1346.in1","add_1333_1344_1345.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.out","add_1334_1343_1344.in0"],
          ["add_1335_1342_1343.out","add_1334_1343_1344.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.out","add_1335_1342_1343.in0"],
          ["add_1336_1341_1342.out","add_1335_1342_1343.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.out","add_1336_1341_1342.in0"],
          ["add_1337_1340_1341.out","add_1336_1341_1342.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.out","add_1337_1340_1341.in0"],
          ["add_1338_1339_1340.out","add_1337_1340_1341.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.out","add_1338_1339_1340.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.out","add_1338_1339_1340.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1345_1346.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__719.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__728.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__737.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__746.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__755.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__764.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_807_821_822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_808_819_820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_809_818_819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_810_817_818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_811_816_817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_812_815_816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_813_814_815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_820_821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.out","add_807_821_822.in0"],
          ["add_output_cgra_stencil_1_820_821.out","add_807_821_822.in1"],
          ["self.out_output_cgra_stencil","add_807_821_822.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.out","add_808_819_820.in0"],
          ["add_809_818_819.out","add_808_819_820.in1"],
          ["add_output_cgra_stencil_1_820_821.in1","add_808_819_820.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.out","add_809_818_819.in0"],
          ["add_810_817_818.out","add_809_818_819.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.out","add_810_817_818.in0"],
          ["add_811_816_817.out","add_810_817_818.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.out","add_811_816_817.in0"],
          ["add_812_815_816.out","add_811_816_817.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.out","add_812_815_816.in0"],
          ["add_813_814_815.out","add_812_815_816.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.out","add_813_814_815.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.out","add_813_814_815.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_820_821.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_882_896_897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_883_894_895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_884_893_894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_885_892_893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_886_891_892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_887_890_891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_888_889_890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_895_896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.out","add_882_896_897.in0"],
          ["add_output_cgra_stencil_2_895_896.out","add_882_896_897.in1"],
          ["self.out_output_cgra_stencil","add_882_896_897.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.out","add_883_894_895.in0"],
          ["add_884_893_894.out","add_883_894_895.in1"],
          ["add_output_cgra_stencil_2_895_896.in1","add_883_894_895.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.out","add_884_893_894.in0"],
          ["add_885_892_893.out","add_884_893_894.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.out","add_885_892_893.in0"],
          ["add_886_891_892.out","add_885_892_893.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.out","add_886_891_892.in0"],
          ["add_887_890_891.out","add_886_891_892.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.out","add_887_890_891.in0"],
          ["add_888_889_890.out","add_887_890_891.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.out","add_888_889_890.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.out","add_888_889_890.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_895_896.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[54633],"cycle_stride":[32,240,8064],"dimensionality":3,"extent":[8,30,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[54608],"cycle_stride":[8,240,8064],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61808],"cycle_stride":[4,32,896,2688,8064],"dimensionality":5,"extent":[8,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,2688,8064],"dimensionality":5,"extent":[28,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U0"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[54634],"cycle_stride":[32,240,8064],"dimensionality":3,"extent":[8,30,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[54609],"cycle_stride":[8,240,8064],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61808],"cycle_stride":[4,32,896,2688,8064],"dimensionality":5,"extent":[8,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,2688,8064],"dimensionality":5,"extent":[28,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U2"}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[54635],"cycle_stride":[32,240,8064],"dimensionality":3,"extent":[8,30,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[54610],"cycle_stride":[8,240,8064],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61808],"cycle_stride":[4,32,896,2688,8064],"dimensionality":5,"extent":[8,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,2688,8064],"dimensionality":5,"extent":[28,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U4"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[54636],"cycle_stride":[32,240,8064],"dimensionality":3,"extent":[8,30,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[54611],"cycle_stride":[8,240,8064],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61807],"cycle_stride":[4,32,896,2688,8064],"dimensionality":5,"extent":[8,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,2688,8064],"dimensionality":5,"extent":[28,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U6"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[54637],"cycle_stride":[32,240,8064],"dimensionality":3,"extent":[8,30,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[54612],"cycle_stride":[8,240,8064],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61808],"cycle_stride":[4,32,896,2688,8064],"dimensionality":5,"extent":[8,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,2688,8064],"dimensionality":5,"extent":[28,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U8"}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[54638],"cycle_stride":[32,240,8064],"dimensionality":3,"extent":[8,30,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[54613],"cycle_stride":[8,240,8064],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61808],"cycle_stride":[4,32,896,2688,8064],"dimensionality":5,"extent":[8,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,2688,8064],"dimensionality":5,"extent":[28,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U10"}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[54639],"cycle_stride":[32,240,8064],"dimensionality":3,"extent":[8,30,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[54614],"cycle_stride":[8,240,8064],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61808],"cycle_stride":[4,32,896,2688,8064],"dimensionality":5,"extent":[8,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,2688,8064],"dimensionality":5,"extent":[28,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U12"}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[54640],"cycle_stride":[32,240,8064],"dimensionality":3,"extent":[8,30,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[54615],"cycle_stride":[8,240,8064],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61807],"cycle_stride":[4,32,896,2688,8064],"dimensionality":5,"extent":[8,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,2688,8064],"dimensionality":5,"extent":[28,28,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}},"mode":"lake","verilog_name":"lake__U14"}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U1.out"],
          ["ub_input_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U11.out"],
          ["ub_input_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U13.out"],
          ["ub_input_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U15.out"],
          ["ub_input_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U3.out"],
          ["ub_input_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U5.out"],
          ["ub_input_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U7.out"],
          ["ub_input_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U9.out"],
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.clk_en"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.rst_n"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.clk_en"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.rst_n"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.clk_en"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.rst_n"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.clk_en"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U140":{
            "modref":"global.aff__U114"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U55":{
            "modref":"global.aff__U41"
          },
          "chain_en_const_U141":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U113":{
            "modref":"global.affine_controller__U56",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U40":{
            "modref":"global.affine_controller__U17",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[54608],"cycle_stride":[1,8,240,8064,16128,32256,64512],"dimensionality":7,"extent":[8,30,30,2,2,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,928,8,0,448,25984]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[53824],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb","verilog_name":"glb__U16"}
          }
        },
        "connections":[
          ["ctrl__U113.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U140.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U140.out"],
          ["ctrl__U40.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U55.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U55.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U141.out"],
          ["self.clk","ctrl__U113.clk"],
          ["self.reset","ctrl__U113.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U113.valid"],
          ["self.clk","ctrl__U40.clk"],
          ["self.reset","ctrl__U40.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U40.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U143":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U145":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U147":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U149":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U151":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U153":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U155":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U157":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U159":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U161":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U163":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U165":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U167":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U169":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U171":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U173":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U175":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U177":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U179":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U181":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U183":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U185":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U187":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U189":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U191":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U193":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U195":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U197":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U199":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U201":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U203":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U205":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U207":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U209":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U211":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U213":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U215":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U217":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U219":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U221":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U223":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U225":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U227":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U229":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U231":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U233":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U235":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U237":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U239":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U241":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U243":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U245":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U247":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U249":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U251":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U253":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U255":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U257":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U259":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U261":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U263":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U265":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U267":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U269":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U142"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61425],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61232],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U142"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U144"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61433],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61240],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U144"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U162"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61442],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61249],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U162"}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U164"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61450],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61257],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U164"}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U166"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61458],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61265],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U166"}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U168"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61466],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61273],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U168"}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U170"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61474],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61281],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U170"}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U172"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61482],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61289],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U172"}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U174"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61427],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61234],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U174"}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U176"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61435],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61242],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U176"}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61443],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61250],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U178"}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U180"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61451],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61258],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U180"}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U146"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61441],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61248],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U146"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U182"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61459],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61266],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U182"}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61467],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61274],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U184"}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U186"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61475],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61282],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U186"}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U188"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61483],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61290],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U188"}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U190"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61428],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61235],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U190"}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U192"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61436],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61243],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U192"}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U194"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61444],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61251],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U194"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U196"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61452],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61259],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U196"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U198"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61460],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61267],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U198"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U200"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61468],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61275],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U200"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61449],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61256],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U148"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U202"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61476],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61283],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U202"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U204"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61484],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61291],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U204"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U206"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61429],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61236],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U206"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U208"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61437],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61244],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U208"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U210"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61445],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61252],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U210"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U212"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61453],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61260],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U212"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U214"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61461],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61268],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U214"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U216"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61469],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61276],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U216"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U218"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61477],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61284],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U218"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U220"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61485],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61292],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U220"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U150"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61457],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61264],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U150"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U222"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61430],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61237],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U222"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U224"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61438],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61245],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U224"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U226"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61446],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61253],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U226"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U228"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61454],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61261],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U228"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U230"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61462],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61269],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U230"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U232"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61470],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61277],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U232"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U234"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61478],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61285],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U234"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U236"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61486],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61293],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U236"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U238"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61431],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61238],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U238"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U240"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61439],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61246],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U240"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U152"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61465],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61272],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U152"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U242"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61447],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61254],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U242"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U244"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61455],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61262],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U244"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U246"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61463],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61270],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U246"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U248"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61471],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61278],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U248"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U250"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61479],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61286],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U250"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U252"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61487],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61294],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U252"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U254"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61432],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61239],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U254"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U256"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61440],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61247],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U256"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U258"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61448],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61255],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U258"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U260"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61456],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61263],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U260"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U154"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61473],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61280],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U154"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U262"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61464],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61271],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U262"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U264"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61472],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61279],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U264"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U266"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61480],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61287],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U266"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U268"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61488],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61295],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U268"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U156"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61481],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61288],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U156"}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U158"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61426],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61233],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U158"}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U160"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[61434],"cycle_stride":[256,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[61241],"cycle_stride":[64,8064],"dimensionality":2,"extent":[12,16],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[61810],"cycle_stride":[3584,8064],"dimensionality":2,"extent":[3,16],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[61812],"cycle_stride":[1,32,896,8064],"dimensionality":4,"extent":[28,28,9,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}},"mode":"lake","verilog_name":"lake__U160"}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U143.out"],
          ["ub_kernel_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U145.out"],
          ["ub_kernel_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U147.out"],
          ["ub_kernel_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U149.out"],
          ["ub_kernel_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U151.out"],
          ["ub_kernel_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U153.out"],
          ["ub_kernel_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U155.out"],
          ["ub_kernel_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U157.out"],
          ["ub_kernel_cgra_stencil_BANK_8.chain_chain_en","chain_en_const_U159.out"],
          ["ub_kernel_cgra_stencil_BANK_9.chain_chain_en","chain_en_const_U161.out"],
          ["ub_kernel_cgra_stencil_BANK_10.chain_chain_en","chain_en_const_U163.out"],
          ["ub_kernel_cgra_stencil_BANK_11.chain_chain_en","chain_en_const_U165.out"],
          ["ub_kernel_cgra_stencil_BANK_12.chain_chain_en","chain_en_const_U167.out"],
          ["ub_kernel_cgra_stencil_BANK_13.chain_chain_en","chain_en_const_U169.out"],
          ["ub_kernel_cgra_stencil_BANK_14.chain_chain_en","chain_en_const_U171.out"],
          ["ub_kernel_cgra_stencil_BANK_15.chain_chain_en","chain_en_const_U173.out"],
          ["ub_kernel_cgra_stencil_BANK_16.chain_chain_en","chain_en_const_U175.out"],
          ["ub_kernel_cgra_stencil_BANK_17.chain_chain_en","chain_en_const_U177.out"],
          ["ub_kernel_cgra_stencil_BANK_18.chain_chain_en","chain_en_const_U179.out"],
          ["ub_kernel_cgra_stencil_BANK_19.chain_chain_en","chain_en_const_U181.out"],
          ["ub_kernel_cgra_stencil_BANK_20.chain_chain_en","chain_en_const_U183.out"],
          ["ub_kernel_cgra_stencil_BANK_21.chain_chain_en","chain_en_const_U185.out"],
          ["ub_kernel_cgra_stencil_BANK_22.chain_chain_en","chain_en_const_U187.out"],
          ["ub_kernel_cgra_stencil_BANK_23.chain_chain_en","chain_en_const_U189.out"],
          ["ub_kernel_cgra_stencil_BANK_24.chain_chain_en","chain_en_const_U191.out"],
          ["ub_kernel_cgra_stencil_BANK_25.chain_chain_en","chain_en_const_U193.out"],
          ["ub_kernel_cgra_stencil_BANK_26.chain_chain_en","chain_en_const_U195.out"],
          ["ub_kernel_cgra_stencil_BANK_27.chain_chain_en","chain_en_const_U197.out"],
          ["ub_kernel_cgra_stencil_BANK_28.chain_chain_en","chain_en_const_U199.out"],
          ["ub_kernel_cgra_stencil_BANK_29.chain_chain_en","chain_en_const_U201.out"],
          ["ub_kernel_cgra_stencil_BANK_30.chain_chain_en","chain_en_const_U203.out"],
          ["ub_kernel_cgra_stencil_BANK_31.chain_chain_en","chain_en_const_U205.out"],
          ["ub_kernel_cgra_stencil_BANK_32.chain_chain_en","chain_en_const_U207.out"],
          ["ub_kernel_cgra_stencil_BANK_33.chain_chain_en","chain_en_const_U209.out"],
          ["ub_kernel_cgra_stencil_BANK_34.chain_chain_en","chain_en_const_U211.out"],
          ["ub_kernel_cgra_stencil_BANK_35.chain_chain_en","chain_en_const_U213.out"],
          ["ub_kernel_cgra_stencil_BANK_36.chain_chain_en","chain_en_const_U215.out"],
          ["ub_kernel_cgra_stencil_BANK_37.chain_chain_en","chain_en_const_U217.out"],
          ["ub_kernel_cgra_stencil_BANK_38.chain_chain_en","chain_en_const_U219.out"],
          ["ub_kernel_cgra_stencil_BANK_39.chain_chain_en","chain_en_const_U221.out"],
          ["ub_kernel_cgra_stencil_BANK_40.chain_chain_en","chain_en_const_U223.out"],
          ["ub_kernel_cgra_stencil_BANK_41.chain_chain_en","chain_en_const_U225.out"],
          ["ub_kernel_cgra_stencil_BANK_42.chain_chain_en","chain_en_const_U227.out"],
          ["ub_kernel_cgra_stencil_BANK_43.chain_chain_en","chain_en_const_U229.out"],
          ["ub_kernel_cgra_stencil_BANK_44.chain_chain_en","chain_en_const_U231.out"],
          ["ub_kernel_cgra_stencil_BANK_45.chain_chain_en","chain_en_const_U233.out"],
          ["ub_kernel_cgra_stencil_BANK_46.chain_chain_en","chain_en_const_U235.out"],
          ["ub_kernel_cgra_stencil_BANK_47.chain_chain_en","chain_en_const_U237.out"],
          ["ub_kernel_cgra_stencil_BANK_48.chain_chain_en","chain_en_const_U239.out"],
          ["ub_kernel_cgra_stencil_BANK_49.chain_chain_en","chain_en_const_U241.out"],
          ["ub_kernel_cgra_stencil_BANK_50.chain_chain_en","chain_en_const_U243.out"],
          ["ub_kernel_cgra_stencil_BANK_51.chain_chain_en","chain_en_const_U245.out"],
          ["ub_kernel_cgra_stencil_BANK_52.chain_chain_en","chain_en_const_U247.out"],
          ["ub_kernel_cgra_stencil_BANK_53.chain_chain_en","chain_en_const_U249.out"],
          ["ub_kernel_cgra_stencil_BANK_54.chain_chain_en","chain_en_const_U251.out"],
          ["ub_kernel_cgra_stencil_BANK_55.chain_chain_en","chain_en_const_U253.out"],
          ["ub_kernel_cgra_stencil_BANK_56.chain_chain_en","chain_en_const_U255.out"],
          ["ub_kernel_cgra_stencil_BANK_57.chain_chain_en","chain_en_const_U257.out"],
          ["ub_kernel_cgra_stencil_BANK_58.chain_chain_en","chain_en_const_U259.out"],
          ["ub_kernel_cgra_stencil_BANK_59.chain_chain_en","chain_en_const_U261.out"],
          ["ub_kernel_cgra_stencil_BANK_60.chain_chain_en","chain_en_const_U263.out"],
          ["ub_kernel_cgra_stencil_BANK_61.chain_chain_en","chain_en_const_U265.out"],
          ["ub_kernel_cgra_stencil_BANK_62.chain_chain_en","chain_en_const_U267.out"],
          ["ub_kernel_cgra_stencil_BANK_63.chain_chain_en","chain_en_const_U269.out"],
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U418":{
            "modref":"global.aff__U389"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U319":{
            "modref":"global.aff__U302"
          },
          "chain_en_const_U419":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U301":{
            "modref":"global.affine_controller__U271",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U388":{
            "modref":"global.affine_controller__U320",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[61232],"cycle_stride":[1,8,64,8064,16128,32256],"dimensionality":6,"extent":[8,8,9,2,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,16,256,8,128,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[2304],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb","verilog_name":"glb__U270"}
          }
        },
        "connections":[
          ["ctrl__U388.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U418.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U418.out"],
          ["ctrl__U301.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U319.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U319.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U419.out"],
          ["self.clk","ctrl__U301.clk"],
          ["self.reset","ctrl__U301.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U301.valid"],
          ["self.clk","ctrl__U388.clk"],
          ["self.reset","ctrl__U388.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U388.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U679":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U678":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U677":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U676":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U681":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U680":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U689":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U688":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U690":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U684":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U683":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U685":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U434":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U449":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U464":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U479":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U494":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U509":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U524":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U539":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ctrl__U433":{
            "modref":"global.affine_controller__U421",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U448":{
            "modref":"global.affine_controller__U436",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U463":{
            "modref":"global.affine_controller__U451",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U478":{
            "modref":"global.affine_controller__U466",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U493":{
            "modref":"global.affine_controller__U481",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U508":{
            "modref":"global.affine_controller__U496",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U523":{
            "modref":"global.affine_controller__U511",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U538":{
            "modref":"global.affine_controller__U526",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U420"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7993],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,196]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,28,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,28,16128],"dimensionality":3,"extent":[28,28,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0]},"sram2tb_0":{"cycle_starting_addr":[7987],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[24111],"cycle_stride":[32,224,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"tb2out_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[24113],"cycle_stride":[8,224,16128],"dimensionality":3,"extent":[28,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U420"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U435"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[4,28,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,196]},"agg2sram_1":{"cycle_starting_addr":[7994],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[1,28,16128],"dimensionality":3,"extent":[28,28,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0]},"in2agg_1":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7987],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[24112],"cycle_stride":[32,224,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"tb2out_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[24114],"cycle_stride":[8,224,16128],"dimensionality":3,"extent":[28,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U435"}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U450"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7993],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,196]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,28,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,28,16128],"dimensionality":3,"extent":[28,28,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0]},"sram2tb_0":{"cycle_starting_addr":[7987],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[24112],"cycle_stride":[32,224,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"tb2out_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[24115],"cycle_stride":[8,224,16128],"dimensionality":3,"extent":[28,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U450"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U465"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7993],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,196]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,28,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,28,16128],"dimensionality":3,"extent":[28,28,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0]},"sram2tb_0":{"cycle_starting_addr":[7987],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[24114],"cycle_stride":[32,224,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"tb2out_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[24116],"cycle_stride":[8,224,16128],"dimensionality":3,"extent":[28,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U465"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U480"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7993],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,196]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,28,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,28,16128],"dimensionality":3,"extent":[28,28,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0]},"sram2tb_0":{"cycle_starting_addr":[7987],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[24114],"cycle_stride":[32,224,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"tb2out_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[24117],"cycle_stride":[8,224,16128],"dimensionality":3,"extent":[28,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U480"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U495"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7993],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,196]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,28,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,28,16128],"dimensionality":3,"extent":[28,28,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0]},"sram2tb_0":{"cycle_starting_addr":[7987],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[24116],"cycle_stride":[32,224,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"tb2out_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[24118],"cycle_stride":[8,224,16128],"dimensionality":3,"extent":[28,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U495"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U510"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7993],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,196]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,28,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,28,16128],"dimensionality":3,"extent":[28,28,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0]},"sram2tb_0":{"cycle_starting_addr":[7987],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[24117],"cycle_stride":[32,224,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"tb2out_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[24119],"cycle_stride":[8,224,16128],"dimensionality":3,"extent":[28,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U510"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U525"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7993],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0,0,196]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,28,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,3,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,28,16128],"dimensionality":3,"extent":[28,28,8],"write_data_starting_addr":[0],"write_data_stride":[1,12,0]},"sram2tb_0":{"cycle_starting_addr":[7987],"cycle_stride":[4,32,896,2688,8064,16128],"dimensionality":6,"extent":[7,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[24118],"cycle_stride":[32,224,16128],"dimensionality":3,"extent":[7,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,7,196],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"tb2out_0":{"cycle_starting_addr":[7989],"cycle_stride":[1,32,896,2688,8064,16128],"dimensionality":6,"extent":[28,28,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[24120],"cycle_stride":[8,224,16128],"dimensionality":3,"extent":[28,28,8],"read_data_starting_addr":[0],"read_data_stride":[1,12,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U525"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U434.out"],
          ["ub_output_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U449.out"],
          ["ub_output_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U464.out"],
          ["ub_output_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U479.out"],
          ["ub_output_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U494.out"],
          ["ub_output_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U509.out"],
          ["ub_output_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U524.out"],
          ["ub_output_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U539.out"],
          ["self.clk","ctrl__U433.clk"],
          ["ub_output_cgra_stencil_BANK_0.flush","ctrl__U433.valid"],
          ["self.clk","ctrl__U448.clk"],
          ["ub_output_cgra_stencil_BANK_1.flush","ctrl__U448.valid"],
          ["self.clk","ctrl__U463.clk"],
          ["ub_output_cgra_stencil_BANK_2.flush","ctrl__U463.valid"],
          ["self.clk","ctrl__U478.clk"],
          ["ub_output_cgra_stencil_BANK_3.flush","ctrl__U478.valid"],
          ["self.clk","ctrl__U493.clk"],
          ["ub_output_cgra_stencil_BANK_4.flush","ctrl__U493.valid"],
          ["self.clk","ctrl__U508.clk"],
          ["ub_output_cgra_stencil_BANK_5.flush","ctrl__U508.valid"],
          ["self.clk","ctrl__U523.clk"],
          ["ub_output_cgra_stencil_BANK_6.flush","ctrl__U523.valid"],
          ["self.clk","ctrl__U538.clk"],
          ["ub_output_cgra_stencil_BANK_7.flush","ctrl__U538.valid"],
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_1","ub_output_cgra_stencil_BANK_0.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_2.data_out_1","ub_output_cgra_stencil_BANK_1.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_3.data_out_1","ub_output_cgra_stencil_BANK_2.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_4.data_out_1","ub_output_cgra_stencil_BANK_3.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_5.data_out_1","ub_output_cgra_stencil_BANK_4.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_6.data_out_1","ub_output_cgra_stencil_BANK_5.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_7.data_out_1","ub_output_cgra_stencil_BANK_6.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U651":{
            "modref":"global.aff__U637"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U612":{
            "modref":"global.aff__U589"
          },
          "chain_en_const_U652":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U588":{
            "modref":"global.affine_controller__U541",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U636":{
            "modref":"global.affine_controller__U613",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[206960],"cycle_stride":[1],"dimensionality":1,"extent":[50176],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[77936],"cycle_stride":[1,8,224,16128,32256,64512],"dimensionality":6,"extent":[8,28,28,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,16,896,8,448,25088]}},"mode":"glb","verilog_name":"glb__U540"}
          }
        },
        "connections":[
          ["ctrl__U636.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U651.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U651.out"],
          ["ctrl__U588.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U612.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U612.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U652.out"],
          ["self.clk","ctrl__U588.clk"],
          ["self.reset","ctrl__U588.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U588.valid"],
          ["self.clk","ctrl__U636.clk"],
          ["self.reset","ctrl__U636.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U636.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "resnet_init_unroll_tile":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U686":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U691":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U678"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U679"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U653",
            "metadata":{"lake_config":{"stencil_valid":{"cycle_starting_addr":[206960],"cycle_stride":[1,16,896],"dimensionality":3,"extent":[16,56,56]}}}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U676"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U677"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U680"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U681"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U689"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U687"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,928],"dimensionality":3,"extent":[16,58,58]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U687"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U688"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U690"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U684"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U682"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,256,768],"dimensionality":4,"extent":[16,16,3,3]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U682"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U683"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U685"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_10"
          },
          "op_hcompute_output_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_11"
          },
          "op_hcompute_output_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_12"
          },
          "op_hcompute_output_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_13"
          },
          "op_hcompute_output_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_14"
          },
          "op_hcompute_output_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_15"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_8"
          },
          "op_hcompute_output_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_9"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U686.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","_U686.in"],
          ["self.clk","_U691.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","_U691.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_op_hcompute_input_glb_stencil_read"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_read","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_read","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_read","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_read","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_read","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_read","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_read","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_read","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
