Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: vgatest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgatest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgatest"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : vgatest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//cs1/cs_students/mlindahl15/Old Classes/CS373/FinalProject/FinalProject/FinalProject_ISEFiles/vga1/ps2_kbd.vhd" in Library work.
Architecture arch of Entity ps2_kbd is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/Old Classes/CS373/FinalProject/FinalProject/FinalProject_ISEFiles/vga1/vga_test/list_ch13_01_font_rom.vhd" in Library work.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/Old Classes/CS373/FinalProject/FinalProject/FinalProject_ISEFiles/vga1/vga_test/vga_gen.vhd" in Library work.
Entity <vgatest> compiled.
Entity <vgatest> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgatest> in library <work> (architecture <behavioral>) with generics.
	FREQ = 100000

Analyzing hierarchy for entity <ps2_kbd> in library <work> (architecture <arch>) with generics.
	FREQ = 100000

Analyzing hierarchy for entity <font_rom> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <vgatest> in library <work> (Architecture <behavioral>).
	FREQ = 100000
WARNING:Xst:753 - "//cs1/cs_students/mlindahl15/Old Classes/CS373/FinalProject/FinalProject/FinalProject_ISEFiles/vga1/vga_test/vga_gen.vhd" line 113: Unconnected output port 'parity' of component 'ps2_kbd'.
WARNING:Xst:753 - "//cs1/cs_students/mlindahl15/Old Classes/CS373/FinalProject/FinalProject/FinalProject_ISEFiles/vga1/vga_test/vga_gen.vhd" line 113: Unconnected output port 'busy' of component 'ps2_kbd'.
WARNING:Xst:819 - "//cs1/cs_students/mlindahl15/Old Classes/CS373/FinalProject/FinalProject/FinalProject_ISEFiles/vga1/vga_test/vga_gen.vhd" line 197: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hpcounter>, <vpcounter>
INFO:Xst:2679 - Register <number> in unit <vgatest> has a constant value of 000000010000 during circuit operation. The register is replaced by logic.
Entity <vgatest> analyzed. Unit <vgatest> generated.

Analyzing generic Entity <ps2_kbd> in library <work> (Architecture <arch>).
	FREQ = 100000
Entity <ps2_kbd> analyzed. Unit <ps2_kbd> generated.

Analyzing Entity <font_rom> in library <work> (Architecture <arch>).
Entity <font_rom> analyzed. Unit <font_rom> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ps2_kbd>.
    Related source file is "//cs1/cs_students/mlindahl15/Old Classes/CS373/FinalProject/FinalProject/FinalProject_ISEFiles/vga1/ps2_kbd.vhd".
    Found 4-bit up counter for signal <bitcnt_r>.
    Found 1-bit register for signal <error_r>.
    Found 1-bit register for signal <keyrel_r>.
    Found 5-bit register for signal <ps2_clk_r>.
    Found 1-bit register for signal <rdy_r>.
    Found 10-bit register for signal <sc_r>.
    Found 14-bit register for signal <timer_r>.
    Found 14-bit adder for signal <timer_x$addsub0000> created at line 112.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ps2_kbd> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "//cs1/cs_students/mlindahl15/Old Classes/CS373/FinalProject/FinalProject/FinalProject_ISEFiles/vga1/vga_test/list_ch13_01_font_rom.vhd".
    Found 2048x8-bit ROM for signal <data$rom0000> created at line 2228.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <vgatest>.
    Related source file is "//cs1/cs_students/mlindahl15/Old Classes/CS373/FinalProject/FinalProject/FinalProject_ISEFiles/vga1/vga_test/vga_gen.vhd".
WARNING:Xst:646 - Signal <rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <number> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <keyboard_map> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <color> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <blue_out<1>> equivalent to <blue_out<0>> has been removed
    Register <blue_out<2>> equivalent to <blue_out<0>> has been removed
    Register <green_out<0>> equivalent to <blue_out<0>> has been removed
    Register <green_out<1>> equivalent to <blue_out<0>> has been removed
    Register <green_out<2>> equivalent to <blue_out<0>> has been removed
    Register <red_out<0>> equivalent to <blue_out<0>> has been removed
    Register <red_out<1>> equivalent to <blue_out<0>> has been removed
    Register <red_out<2>> equivalent to <blue_out<0>> has been removed
    Found 1-bit register for signal <blue_out<0>>.
    Found 1-bit register for signal <hs_out>.
    Found 1-bit register for signal <vs_out>.
    Found 11-bit register for signal <ascii_line>.
    Found 11-bit adder for signal <ascii_line$add0000> created at line 224.
    Found 1-bit register for signal <clk>.
    Found 10-bit comparator greater for signal <green_out_0$cmp_gt0000> created at line 216.
    Found 9-bit comparator greater for signal <green_out_0$cmp_gt0001> created at line 216.
    Found 10-bit comparator less for signal <green_out_0$cmp_lt0000> created at line 216.
    Found 9-bit comparator less for signal <green_out_0$cmp_lt0001> created at line 216.
    Found 10-bit subtractor for signal <green_out_0$sub0000> created at line 207.
    Found 9-bit subtractor for signal <green_out_0$sub0001> created at line 208.
    Found 10-bit up counter for signal <hcounter>.
    Found 4-bit down counter for signal <hpcounter>.
    Found 10-bit comparator greater for signal <hs_out$cmp_gt0000> created at line 250.
    Found 10-bit comparator less for signal <hs_out$cmp_lt0000> created at line 250.
    Found 10-bit up counter for signal <vcounter>.
    Found 5-bit up counter for signal <vpcounter>.
    Found 10-bit comparator greater for signal <vs_out$cmp_gt0000> created at line 262.
    Found 10-bit comparator less for signal <vs_out$cmp_lt0000> created at line 262.
    Found 1-bit register for signal <white_out>.
    Found 1-bit 8-to-1 multiplexer for signal <white_out$mux0000> created at line 225.
    Summary:
	inferred   4 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vgatest> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 2048x8-bit ROM                                        : 1
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 14-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 8
 10-bit register                                       : 1
 11-bit register                                       : 2
 14-bit register                                       : 1
 5-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <u0> is unconnected in block <vgatest>.
   It will be removed from the design.

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 14-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Comparators                                          : 8
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ascii_line_6> (without init value) has a constant value of 0 in block <vgatest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ascii_line_7> (without init value) has a constant value of 0 in block <vgatest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ascii_line_8> (without init value) has a constant value of 0 in block <vgatest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ascii_line_9> (without init value) has a constant value of 0 in block <vgatest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ascii_line_10> (without init value) has a constant value of 0 in block <vgatest>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vgatest> ...

Optimizing unit <ps2_kbd> ...
WARNING:Xst:2677 - Node <u0/bitcnt_r_3> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/bitcnt_r_2> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/bitcnt_r_1> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/bitcnt_r_0> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/ps2_clk_r_5> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/ps2_clk_r_4> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/ps2_clk_r_3> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/ps2_clk_r_2> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/ps2_clk_r_1> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/rdy_r> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/error_r> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_13> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_12> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_11> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_10> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_9> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_8> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_7> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_6> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_5> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_4> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_3> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_2> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_1> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/timer_r_0> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/keyrel_r> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_9> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_8> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_7> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_6> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_5> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_4> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_3> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_2> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_1> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <u0/sc_r_0> of sequential type is unconnected in block <vgatest>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgatest, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgatest.ngr
Top Level Output File Name         : vgatest
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 122
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 18
#      LUT2                        : 8
#      LUT2_L                      : 2
#      LUT3                        : 9
#      LUT3_L                      : 2
#      LUT4                        : 25
#      LUT4_D                      : 4
#      LUT4_L                      : 5
#      MUXCY                       : 18
#      MUXF5                       : 2
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 40
#      FDE                         : 7
#      FDR                         : 17
#      FDRE                        : 15
#      FDRS                        : 1
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                       44  out of   7680     0%  
 Number of Slice Flip Flops:             40  out of  15360     0%  
 Number of 4 input LUTs:                 78  out of  15360     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                  12  out of    173     6%  
 Number of BRAMs:                         1  out of     24     4%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50_in                           | BUFGP                  | 1     |
clk1                               | BUFG                   | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.501ns (Maximum Frequency: 117.637MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.488ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50_in'
  Clock period: 2.623ns (frequency: 381.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.623ns (Levels of Logic = 0)
  Source:            clk (FF)
  Destination:       clk (FF)
  Source Clock:      clk50_in rising
  Destination Clock: clk50_in rising

  Data Path: clk to clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   0.877  clk (clk1)
     FDR:R                     1.026          clk
    ----------------------------------------
    Total                      2.623ns (1.746ns logic, 0.877ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 8.501ns (frequency: 117.637MHz)
  Total number of paths / destination ports: 1002 / 98
-------------------------------------------------------------------------
Delay:               8.501ns (Levels of Logic = 3)
  Source:            hcounter_7 (FF)
  Destination:       hpcounter_3 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: hcounter_7 to hpcounter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.720   1.342  hcounter_7 (hcounter_7)
     LUT4:I0->O            2   0.551   0.945  ascii_line_and0000131 (N8)
     LUT4:I2->O           26   0.551   2.014  hpcounter_and000021_1 (hpcounter_and000021)
     LUT2:I1->O            1   0.551   0.801  hpcounter_and00001 (hpcounter_and0000)
     FDRS:R                    1.026          hpcounter_3
    ----------------------------------------
    Total                      8.501ns (3.399ns logic, 5.102ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.488ns (Levels of Logic = 1)
  Source:            blue_out_0 (FF)
  Destination:       blue_out<2> (PAD)
  Source Clock:      clk1 rising

  Data Path: blue_out_0 to blue_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.720   1.124  blue_out_0 (blue_out_0)
     OBUF:I->O                 5.644          blue_out_2_OBUF (blue_out<2>)
    ----------------------------------------
    Total                      7.488ns (6.364ns logic, 1.124ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.68 secs
 
--> 

Total memory usage is 266024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    3 (   0 filtered)

