// Seed: 156029607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_5 = -1;
  bit [1 : -1 'b0 |  1] id_6;
  assign id_4[-1] = id_4[1];
  always @(*) begin : LABEL_0
    begin : LABEL_1
      id_6 <= id_4;
    end
  end
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd19,
    parameter id_12 = 32'd24,
    parameter id_13 = 32'd28,
    parameter id_14 = 32'd71,
    parameter id_18 = 32'd32,
    parameter id_6  = 32'd29,
    parameter id_7  = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  output tri0 id_10;
  output wire id_9;
  input wire id_8;
  inout wire _id_7;
  inout wire _id_6;
  output logic [7:0] id_5;
  output logic [7:0] id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  wire _id_11;
  assign id_5[1] = -1'b0 & $unsigned(56);
  ;
  localparam id_12 = (-1) == -1'b0 - "";
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_3
  );
  assign id_10 = -1;
  wire [-1 'b0 : id_7] _id_13;
  wire _id_14;
  assign id_13 = id_6;
  wire [1 'b0 : id_13] id_15;
  nor primCall (id_9, id_1, id_2, id_12, id_8, id_3);
  localparam id_16 = "";
  wire [-1 : {  id_12  {  -1  **  id_11  }  }  ==  id_6] id_17, _id_18;
  logic [id_12 : -1] id_19;
  wire [id_14 : id_18] id_20;
  assign id_4[1] = 1;
endmodule
