
vvvf.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <prog_ptr>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	b573      	push	{r0, r1, r4, r5, r6, lr}
   6:	4b26      	ldr	r3, [pc, #152]	; (a0 <init+0x9c>)
   8:	4c24      	ldr	r4, [pc, #144]	; (9c <init+0x98>)
   a:	4605      	mov	r5, r0
   c:	4825      	ldr	r0, [pc, #148]	; (a4 <init+0xa0>)
   e:	447b      	add	r3, pc
  10:	4478      	add	r0, pc
  12:	681b      	ldr	r3, [r3, #0]
  14:	9001      	str	r0, [sp, #4]
  16:	f001 fd87 	bl	1b28 <InitializeConfiguration>
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	f001 fe76 	bl	1d0c <PrintInverterConfig>
  20:	4b21      	ldr	r3, [pc, #132]	; (a8 <init+0xa4>)
  22:	4922      	ldr	r1, [pc, #136]	; (ac <init+0xa8>)
  24:	4822      	ldr	r0, [pc, #136]	; (b0 <init+0xac>)
  26:	447b      	add	r3, pc
  28:	2600      	movs	r6, #0
  2a:	711e      	strb	r6, [r3, #4]
  2c:	4b21      	ldr	r3, [pc, #132]	; (b4 <init+0xb0>)
  2e:	447b      	add	r3, pc
  30:	4479      	add	r1, pc
  32:	711e      	strb	r6, [r3, #4]
  34:	4478      	add	r0, pc
  36:	6823      	ldr	r3, [r4, #0]
  38:	4798      	blx	r3
  3a:	491f      	ldr	r1, [pc, #124]	; (b8 <init+0xb4>)
  3c:	481f      	ldr	r0, [pc, #124]	; (bc <init+0xb8>)
  3e:	6823      	ldr	r3, [r4, #0]
  40:	4479      	add	r1, pc
  42:	4478      	add	r0, pc
  44:	4798      	blx	r3
  46:	491e      	ldr	r1, [pc, #120]	; (c0 <init+0xbc>)
  48:	481e      	ldr	r0, [pc, #120]	; (c4 <init+0xc0>)
  4a:	6823      	ldr	r3, [r4, #0]
  4c:	4479      	add	r1, pc
  4e:	4478      	add	r0, pc
  50:	4798      	blx	r3
  52:	491d      	ldr	r1, [pc, #116]	; (c8 <init+0xc4>)
  54:	481d      	ldr	r0, [pc, #116]	; (cc <init+0xc8>)
  56:	6823      	ldr	r3, [r4, #0]
  58:	4479      	add	r1, pc
  5a:	4478      	add	r0, pc
  5c:	4798      	blx	r3
  5e:	491c      	ldr	r1, [pc, #112]	; (d0 <init+0xcc>)
  60:	481c      	ldr	r0, [pc, #112]	; (d4 <init+0xd0>)
  62:	6823      	ldr	r3, [r4, #0]
  64:	4479      	add	r1, pc
  66:	4478      	add	r0, pc
  68:	4798      	blx	r3
  6a:	491b      	ldr	r1, [pc, #108]	; (d8 <init+0xd4>)
  6c:	481b      	ldr	r0, [pc, #108]	; (dc <init+0xd8>)
  6e:	6823      	ldr	r3, [r4, #0]
  70:	4479      	add	r1, pc
  72:	4478      	add	r0, pc
  74:	4798      	blx	r3
  76:	491a      	ldr	r1, [pc, #104]	; (e0 <init+0xdc>)
  78:	481a      	ldr	r0, [pc, #104]	; (e4 <init+0xe0>)
  7a:	6823      	ldr	r3, [r4, #0]
  7c:	4479      	add	r1, pc
  7e:	4478      	add	r0, pc
  80:	4798      	blx	r3
  82:	4b19      	ldr	r3, [pc, #100]	; (e8 <init+0xe4>)
  84:	4819      	ldr	r0, [pc, #100]	; (ec <init+0xe8>)
  86:	447b      	add	r3, pc
  88:	e9c5 3600 	strd	r3, r6, [r5]
  8c:	4478      	add	r0, pc
  8e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
  92:	4798      	blx	r3
  94:	2001      	movs	r0, #1
  96:	b002      	add	sp, #8
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	bf00      	nop
  9c:	1000f800 	andne	pc, r0, r0, lsl #16
  a0:	ffffffee 			; <UNDEFINED> instruction: 0xffffffee
  a4:	00000118 	andeq	r0, r0, r8, lsl r1
  a8:	000004e2 	andeq	r0, r0, r2, ror #9
  ac:	000011d5 	ldrdeq	r1, [r0], -r5
  b0:	00000ca8 	andeq	r0, r0, r8, lsr #25
  b4:	00000512 	andeq	r0, r0, r2, lsl r5
  b8:	000012a1 	andeq	r1, r0, r1, lsr #5
  bc:	00000caf 	andeq	r0, r0, pc, lsr #25
  c0:	00001311 	andeq	r1, r0, r1, lsl r3
  c4:	00000cb7 			; <UNDEFINED> instruction: 0x00000cb7
  c8:	00001869 	andeq	r1, r0, r9, ror #16
  cc:	00000cb9 			; <UNDEFINED> instruction: 0x00000cb9
  d0:	000018f9 	strdeq	r1, [r0], -r9
  d4:	00000cc3 	andeq	r0, r0, r3, asr #25
  d8:	00001989 	andeq	r1, r0, r9, lsl #19
  dc:	00000cc8 	andeq	r0, r0, r8, asr #25
  e0:	000019bd 			; <UNDEFINED> instruction: 0x000019bd
  e4:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  e8:	000015e3 	andeq	r1, r0, r3, ror #11
  ec:	00000cd4 	ldrdeq	r0, [r0], -r4

Disassembly of section .data.rotor_state:

000000f0 <rotor_state>:
  f0:	Address 0x00000000000000f0 is out of bounds.


Disassembly of section .data.lfsr:

000000f2 <lfsr>:
  f2:	Address 0x00000000000000f2 is out of bounds.


Disassembly of section .bss.ActiveSpeedRange:

000000f4 <ActiveSpeedRange>:
	...

Disassembly of section .bss.Conf:

0000012c <Conf>:
	...

Disassembly of section .bss.active_current_index:

000004b8 <active_current_index>:
 4b8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_hz_index:

000004bc <active_hz_index>:
 4bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_rpm_index:

000004c0 <active_rpm_index>:
 4c0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_speed_index:

000004c4 <active_speed_index>:
 4c4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.amplitude:

000004c8 <amplitude>:
 4c8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.buffer_ready_for_consumption:

000004cc <buffer_ready_for_consumption>:
 4cc:	Address 0x00000000000004cc is out of bounds.


Disassembly of section .bss.buffers:

000004d0 <buffers>:
	...

Disassembly of section .bss.consumer_index:

000004dc <consumer_index>:
 4dc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.current_samples:

000004e0 <current_samples>:
	...

Disassembly of section .bss.generator:

000004f4 <generator>:
	...

Disassembly of section .bss.generator_thread_data:

0000050c <generator_thread_data>:
	...

Disassembly of section .bss.hz_samples:

00000514 <hz_samples>:
	...

Disassembly of section .bss.inverter_current:

00000528 <inverter_current>:
 528:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.inverter_enabled:

0000052c <inverter_enabled>:
 52c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.inverter_hz:

00000530 <inverter_hz>:
 530:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_comsumed:

00000534 <last_samples_comsumed>:
 534:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_generated:

00000538 <last_samples_generated>:
 538:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_time:

0000053c <last_time>:
 53c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.motor_poles:

00000540 <motor_poles>:
 540:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.playback_thread_data:

00000544 <playback_thread_data>:
	...

Disassembly of section .bss.producer_index:

0000054c <producer_index>:
 54c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.rpm_samples:

00000550 <rpm_samples>:
	...

Disassembly of section .bss.samples_consumed:

00000564 <samples_consumed>:
 564:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.samples_generated:

00000568 <samples_generated>:
 568:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.lookup_index:

0000056c <lookup_index>:
	...

Disassembly of section .text:

00000570 <__aeabi_drsub>:
     570:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     574:	e002      	b.n	57c <__adddf3>
     576:	bf00      	nop

00000578 <__aeabi_dsub>:
     578:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000057c <__adddf3>:
     57c:	b530      	push	{r4, r5, lr}
     57e:	ea4f 0441 	mov.w	r4, r1, lsl #1
     582:	ea4f 0543 	mov.w	r5, r3, lsl #1
     586:	ea94 0f05 	teq	r4, r5
     58a:	bf08      	it	eq
     58c:	ea90 0f02 	teqeq	r0, r2
     590:	bf1f      	itttt	ne
     592:	ea54 0c00 	orrsne.w	ip, r4, r0
     596:	ea55 0c02 	orrsne.w	ip, r5, r2
     59a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     59e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     5a2:	f000 80e2 	beq.w	76a <__adddf3+0x1ee>
     5a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
     5aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     5ae:	bfb8      	it	lt
     5b0:	426d      	neglt	r5, r5
     5b2:	dd0c      	ble.n	5ce <__adddf3+0x52>
     5b4:	442c      	add	r4, r5
     5b6:	ea80 0202 	eor.w	r2, r0, r2
     5ba:	ea81 0303 	eor.w	r3, r1, r3
     5be:	ea82 0000 	eor.w	r0, r2, r0
     5c2:	ea83 0101 	eor.w	r1, r3, r1
     5c6:	ea80 0202 	eor.w	r2, r0, r2
     5ca:	ea81 0303 	eor.w	r3, r1, r3
     5ce:	2d36      	cmp	r5, #54	; 0x36
     5d0:	bf88      	it	hi
     5d2:	bd30      	pophi	{r4, r5, pc}
     5d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     5d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     5dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     5e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     5e4:	d002      	beq.n	5ec <__adddf3+0x70>
     5e6:	4240      	negs	r0, r0
     5e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     5ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     5f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
     5f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     5f8:	d002      	beq.n	600 <__adddf3+0x84>
     5fa:	4252      	negs	r2, r2
     5fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     600:	ea94 0f05 	teq	r4, r5
     604:	f000 80a7 	beq.w	756 <__adddf3+0x1da>
     608:	f1a4 0401 	sub.w	r4, r4, #1
     60c:	f1d5 0e20 	rsbs	lr, r5, #32
     610:	db0d      	blt.n	62e <__adddf3+0xb2>
     612:	fa02 fc0e 	lsl.w	ip, r2, lr
     616:	fa22 f205 	lsr.w	r2, r2, r5
     61a:	1880      	adds	r0, r0, r2
     61c:	f141 0100 	adc.w	r1, r1, #0
     620:	fa03 f20e 	lsl.w	r2, r3, lr
     624:	1880      	adds	r0, r0, r2
     626:	fa43 f305 	asr.w	r3, r3, r5
     62a:	4159      	adcs	r1, r3
     62c:	e00e      	b.n	64c <__adddf3+0xd0>
     62e:	f1a5 0520 	sub.w	r5, r5, #32
     632:	f10e 0e20 	add.w	lr, lr, #32
     636:	2a01      	cmp	r2, #1
     638:	fa03 fc0e 	lsl.w	ip, r3, lr
     63c:	bf28      	it	cs
     63e:	f04c 0c02 	orrcs.w	ip, ip, #2
     642:	fa43 f305 	asr.w	r3, r3, r5
     646:	18c0      	adds	r0, r0, r3
     648:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     64c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     650:	d507      	bpl.n	662 <__adddf3+0xe6>
     652:	f04f 0e00 	mov.w	lr, #0
     656:	f1dc 0c00 	rsbs	ip, ip, #0
     65a:	eb7e 0000 	sbcs.w	r0, lr, r0
     65e:	eb6e 0101 	sbc.w	r1, lr, r1
     662:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     666:	d31b      	bcc.n	6a0 <__adddf3+0x124>
     668:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     66c:	d30c      	bcc.n	688 <__adddf3+0x10c>
     66e:	0849      	lsrs	r1, r1, #1
     670:	ea5f 0030 	movs.w	r0, r0, rrx
     674:	ea4f 0c3c 	mov.w	ip, ip, rrx
     678:	f104 0401 	add.w	r4, r4, #1
     67c:	ea4f 5244 	mov.w	r2, r4, lsl #21
     680:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     684:	f080 809a 	bcs.w	7bc <__adddf3+0x240>
     688:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     68c:	bf08      	it	eq
     68e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     692:	f150 0000 	adcs.w	r0, r0, #0
     696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     69a:	ea41 0105 	orr.w	r1, r1, r5
     69e:	bd30      	pop	{r4, r5, pc}
     6a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     6a4:	4140      	adcs	r0, r0
     6a6:	eb41 0101 	adc.w	r1, r1, r1
     6aa:	3c01      	subs	r4, #1
     6ac:	bf28      	it	cs
     6ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     6b2:	d2e9      	bcs.n	688 <__adddf3+0x10c>
     6b4:	f091 0f00 	teq	r1, #0
     6b8:	bf04      	itt	eq
     6ba:	4601      	moveq	r1, r0
     6bc:	2000      	moveq	r0, #0
     6be:	fab1 f381 	clz	r3, r1
     6c2:	bf08      	it	eq
     6c4:	3320      	addeq	r3, #32
     6c6:	f1a3 030b 	sub.w	r3, r3, #11
     6ca:	f1b3 0220 	subs.w	r2, r3, #32
     6ce:	da0c      	bge.n	6ea <__adddf3+0x16e>
     6d0:	320c      	adds	r2, #12
     6d2:	dd08      	ble.n	6e6 <__adddf3+0x16a>
     6d4:	f102 0c14 	add.w	ip, r2, #20
     6d8:	f1c2 020c 	rsb	r2, r2, #12
     6dc:	fa01 f00c 	lsl.w	r0, r1, ip
     6e0:	fa21 f102 	lsr.w	r1, r1, r2
     6e4:	e00c      	b.n	700 <__adddf3+0x184>
     6e6:	f102 0214 	add.w	r2, r2, #20
     6ea:	bfd8      	it	le
     6ec:	f1c2 0c20 	rsble	ip, r2, #32
     6f0:	fa01 f102 	lsl.w	r1, r1, r2
     6f4:	fa20 fc0c 	lsr.w	ip, r0, ip
     6f8:	bfdc      	itt	le
     6fa:	ea41 010c 	orrle.w	r1, r1, ip
     6fe:	4090      	lslle	r0, r2
     700:	1ae4      	subs	r4, r4, r3
     702:	bfa2      	ittt	ge
     704:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     708:	4329      	orrge	r1, r5
     70a:	bd30      	popge	{r4, r5, pc}
     70c:	ea6f 0404 	mvn.w	r4, r4
     710:	3c1f      	subs	r4, #31
     712:	da1c      	bge.n	74e <__adddf3+0x1d2>
     714:	340c      	adds	r4, #12
     716:	dc0e      	bgt.n	736 <__adddf3+0x1ba>
     718:	f104 0414 	add.w	r4, r4, #20
     71c:	f1c4 0220 	rsb	r2, r4, #32
     720:	fa20 f004 	lsr.w	r0, r0, r4
     724:	fa01 f302 	lsl.w	r3, r1, r2
     728:	ea40 0003 	orr.w	r0, r0, r3
     72c:	fa21 f304 	lsr.w	r3, r1, r4
     730:	ea45 0103 	orr.w	r1, r5, r3
     734:	bd30      	pop	{r4, r5, pc}
     736:	f1c4 040c 	rsb	r4, r4, #12
     73a:	f1c4 0220 	rsb	r2, r4, #32
     73e:	fa20 f002 	lsr.w	r0, r0, r2
     742:	fa01 f304 	lsl.w	r3, r1, r4
     746:	ea40 0003 	orr.w	r0, r0, r3
     74a:	4629      	mov	r1, r5
     74c:	bd30      	pop	{r4, r5, pc}
     74e:	fa21 f004 	lsr.w	r0, r1, r4
     752:	4629      	mov	r1, r5
     754:	bd30      	pop	{r4, r5, pc}
     756:	f094 0f00 	teq	r4, #0
     75a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     75e:	bf06      	itte	eq
     760:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     764:	3401      	addeq	r4, #1
     766:	3d01      	subne	r5, #1
     768:	e74e      	b.n	608 <__adddf3+0x8c>
     76a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     76e:	bf18      	it	ne
     770:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     774:	d029      	beq.n	7ca <__adddf3+0x24e>
     776:	ea94 0f05 	teq	r4, r5
     77a:	bf08      	it	eq
     77c:	ea90 0f02 	teqeq	r0, r2
     780:	d005      	beq.n	78e <__adddf3+0x212>
     782:	ea54 0c00 	orrs.w	ip, r4, r0
     786:	bf04      	itt	eq
     788:	4619      	moveq	r1, r3
     78a:	4610      	moveq	r0, r2
     78c:	bd30      	pop	{r4, r5, pc}
     78e:	ea91 0f03 	teq	r1, r3
     792:	bf1e      	ittt	ne
     794:	2100      	movne	r1, #0
     796:	2000      	movne	r0, #0
     798:	bd30      	popne	{r4, r5, pc}
     79a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     79e:	d105      	bne.n	7ac <__adddf3+0x230>
     7a0:	0040      	lsls	r0, r0, #1
     7a2:	4149      	adcs	r1, r1
     7a4:	bf28      	it	cs
     7a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     7aa:	bd30      	pop	{r4, r5, pc}
     7ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     7b0:	bf3c      	itt	cc
     7b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     7b6:	bd30      	popcc	{r4, r5, pc}
     7b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     7bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     7c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     7c4:	f04f 0000 	mov.w	r0, #0
     7c8:	bd30      	pop	{r4, r5, pc}
     7ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     7ce:	bf1a      	itte	ne
     7d0:	4619      	movne	r1, r3
     7d2:	4610      	movne	r0, r2
     7d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     7d8:	bf1c      	itt	ne
     7da:	460b      	movne	r3, r1
     7dc:	4602      	movne	r2, r0
     7de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     7e2:	bf06      	itte	eq
     7e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     7e8:	ea91 0f03 	teqeq	r1, r3
     7ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     7f0:	bd30      	pop	{r4, r5, pc}
     7f2:	bf00      	nop

000007f4 <__aeabi_ui2d>:
     7f4:	f090 0f00 	teq	r0, #0
     7f8:	bf04      	itt	eq
     7fa:	2100      	moveq	r1, #0
     7fc:	4770      	bxeq	lr
     7fe:	b530      	push	{r4, r5, lr}
     800:	f44f 6480 	mov.w	r4, #1024	; 0x400
     804:	f104 0432 	add.w	r4, r4, #50	; 0x32
     808:	f04f 0500 	mov.w	r5, #0
     80c:	f04f 0100 	mov.w	r1, #0
     810:	e750      	b.n	6b4 <__adddf3+0x138>
     812:	bf00      	nop

00000814 <__aeabi_i2d>:
     814:	f090 0f00 	teq	r0, #0
     818:	bf04      	itt	eq
     81a:	2100      	moveq	r1, #0
     81c:	4770      	bxeq	lr
     81e:	b530      	push	{r4, r5, lr}
     820:	f44f 6480 	mov.w	r4, #1024	; 0x400
     824:	f104 0432 	add.w	r4, r4, #50	; 0x32
     828:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     82c:	bf48      	it	mi
     82e:	4240      	negmi	r0, r0
     830:	f04f 0100 	mov.w	r1, #0
     834:	e73e      	b.n	6b4 <__adddf3+0x138>
     836:	bf00      	nop

00000838 <__aeabi_f2d>:
     838:	0042      	lsls	r2, r0, #1
     83a:	ea4f 01e2 	mov.w	r1, r2, asr #3
     83e:	ea4f 0131 	mov.w	r1, r1, rrx
     842:	ea4f 7002 	mov.w	r0, r2, lsl #28
     846:	bf1f      	itttt	ne
     848:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     84c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     850:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     854:	4770      	bxne	lr
     856:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     85a:	bf08      	it	eq
     85c:	4770      	bxeq	lr
     85e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     862:	bf04      	itt	eq
     864:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     868:	4770      	bxeq	lr
     86a:	b530      	push	{r4, r5, lr}
     86c:	f44f 7460 	mov.w	r4, #896	; 0x380
     870:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     874:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     878:	e71c      	b.n	6b4 <__adddf3+0x138>
     87a:	bf00      	nop

0000087c <__aeabi_ul2d>:
     87c:	ea50 0201 	orrs.w	r2, r0, r1
     880:	bf08      	it	eq
     882:	4770      	bxeq	lr
     884:	b530      	push	{r4, r5, lr}
     886:	f04f 0500 	mov.w	r5, #0
     88a:	e00a      	b.n	8a2 <__aeabi_l2d+0x16>

0000088c <__aeabi_l2d>:
     88c:	ea50 0201 	orrs.w	r2, r0, r1
     890:	bf08      	it	eq
     892:	4770      	bxeq	lr
     894:	b530      	push	{r4, r5, lr}
     896:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     89a:	d502      	bpl.n	8a2 <__aeabi_l2d+0x16>
     89c:	4240      	negs	r0, r0
     89e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     8a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
     8a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
     8aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     8ae:	f43f aed8 	beq.w	662 <__adddf3+0xe6>
     8b2:	f04f 0203 	mov.w	r2, #3
     8b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     8ba:	bf18      	it	ne
     8bc:	3203      	addne	r2, #3
     8be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     8c2:	bf18      	it	ne
     8c4:	3203      	addne	r2, #3
     8c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     8ca:	f1c2 0320 	rsb	r3, r2, #32
     8ce:	fa00 fc03 	lsl.w	ip, r0, r3
     8d2:	fa20 f002 	lsr.w	r0, r0, r2
     8d6:	fa01 fe03 	lsl.w	lr, r1, r3
     8da:	ea40 000e 	orr.w	r0, r0, lr
     8de:	fa21 f102 	lsr.w	r1, r1, r2
     8e2:	4414      	add	r4, r2
     8e4:	e6bd      	b.n	662 <__adddf3+0xe6>
     8e6:	bf00      	nop
	...

000008f0 <memset>:
     8f0:	0783      	lsls	r3, r0, #30
     8f2:	b530      	push	{r4, r5, lr}
     8f4:	d048      	beq.n	988 <memset+0x98>
     8f6:	1e54      	subs	r4, r2, #1
     8f8:	2a00      	cmp	r2, #0
     8fa:	d03f      	beq.n	97c <memset+0x8c>
     8fc:	b2ca      	uxtb	r2, r1
     8fe:	4603      	mov	r3, r0
     900:	e001      	b.n	906 <memset+0x16>
     902:	3c01      	subs	r4, #1
     904:	d33a      	bcc.n	97c <memset+0x8c>
     906:	f803 2b01 	strb.w	r2, [r3], #1
     90a:	079d      	lsls	r5, r3, #30
     90c:	d1f9      	bne.n	902 <memset+0x12>
     90e:	2c03      	cmp	r4, #3
     910:	d92d      	bls.n	96e <memset+0x7e>
     912:	b2cd      	uxtb	r5, r1
     914:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
     918:	2c0f      	cmp	r4, #15
     91a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
     91e:	d936      	bls.n	98e <memset+0x9e>
     920:	f1a4 0210 	sub.w	r2, r4, #16
     924:	f022 0c0f 	bic.w	ip, r2, #15
     928:	f103 0e20 	add.w	lr, r3, #32
     92c:	44e6      	add	lr, ip
     92e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
     932:	f103 0210 	add.w	r2, r3, #16
     936:	e942 5504 	strd	r5, r5, [r2, #-16]
     93a:	e942 5502 	strd	r5, r5, [r2, #-8]
     93e:	3210      	adds	r2, #16
     940:	4572      	cmp	r2, lr
     942:	d1f8      	bne.n	936 <memset+0x46>
     944:	f10c 0201 	add.w	r2, ip, #1
     948:	f014 0f0c 	tst.w	r4, #12
     94c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
     950:	f004 0c0f 	and.w	ip, r4, #15
     954:	d013      	beq.n	97e <memset+0x8e>
     956:	f1ac 0304 	sub.w	r3, ip, #4
     95a:	f023 0303 	bic.w	r3, r3, #3
     95e:	3304      	adds	r3, #4
     960:	4413      	add	r3, r2
     962:	f842 5b04 	str.w	r5, [r2], #4
     966:	4293      	cmp	r3, r2
     968:	d1fb      	bne.n	962 <memset+0x72>
     96a:	f00c 0403 	and.w	r4, ip, #3
     96e:	b12c      	cbz	r4, 97c <memset+0x8c>
     970:	b2ca      	uxtb	r2, r1
     972:	441c      	add	r4, r3
     974:	f803 2b01 	strb.w	r2, [r3], #1
     978:	429c      	cmp	r4, r3
     97a:	d1fb      	bne.n	974 <memset+0x84>
     97c:	bd30      	pop	{r4, r5, pc}
     97e:	4664      	mov	r4, ip
     980:	4613      	mov	r3, r2
     982:	2c00      	cmp	r4, #0
     984:	d1f4      	bne.n	970 <memset+0x80>
     986:	e7f9      	b.n	97c <memset+0x8c>
     988:	4603      	mov	r3, r0
     98a:	4614      	mov	r4, r2
     98c:	e7bf      	b.n	90e <memset+0x1e>
     98e:	461a      	mov	r2, r3
     990:	46a4      	mov	ip, r4
     992:	e7e0      	b.n	956 <memset+0x66>
	...
     9a0:	5252455b 	subspl	r4, r2, #381681664	; 0x16c00000
     9a4:	205d524f 	subscs	r5, sp, pc, asr #4
     9a8:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
     9ac:	6b636162 	blvs	18d8f3c <SPWMGenerator_GenerateSamples+0x18d707c>
     9b0:	72685420 	rsbvc	r5, r8, #32, 8	; 0x20000000
     9b4:	20646165 	rsbcs	r6, r4, r5, ror #2
     9b8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     9bc:	20646576 	rsbcs	r6, r4, r6, ror r5
     9c0:	20726f46 	rsbscs	r6, r2, r6, asr #30
     9c4:	706d6153 	rsbvc	r6, sp, r3, asr r1
     9c8:	4220656c 	eormi	r6, r0, #108, 10	; 0x1b000000
     9cc:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     9d0:	0a217372 	beq	85d7a0 <SPWMGenerator_GenerateSamples+0x85b8e0>
     9d4:	616c5000 	cmnvs	ip, r0
     9d8:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
     9dc:	6f6c206b 	svcvs	0x006c206b
     9e0:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
     9e4:	61657268 	cmnvs	r5, r8, ror #4
     9e8:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
     9ec:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     9f0:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
     9f4:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
     a00:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
     a04:	74206465 	strtvc	r6, [r0], #-1125	; 0xfffffb9b
     a08:	6c61206f 	stclvs	0, cr2, [r1], #-444	; 0xfffffe44
     a0c:	61636f6c 	cmnvs	r3, ip, ror #30
     a10:	62206574 	eorvs	r6, r0, #116, 10	; 0x1d000000
     a14:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     a18:	64252072 	strtvs	r2, [r5], #-114	; 0xffffff8e
     a1c:	6567000a 	strbvs	r0, [r7, #-10]!
     a20:	6172656e 	cmnvs	r2, lr, ror #10
     a24:	5f726f74 	svcpl	0x00726f74
     a28:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     a2c:	616c7000 	cmnvs	ip, r0
     a30:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
     a34:	6f6c5f6b 	svcvs	0x006c5f6b
     a38:	4700706f 	strmi	r7, [r0, -pc, rrx]
     a3c:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
     a40:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
     a44:	646e6120 	strbtvs	r6, [lr], #-288	; 0xfffffee0
     a48:	616c7020 	cmnvs	ip, r0, lsr #32
     a4c:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
     a50:	6874206b 	ldmdavs	r4!, {r0, r1, r3, r5, r6, sp}^
     a54:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
     a58:	74732073 	ldrbtvc	r2, [r3], #-115	; 0xffffff8d
     a5c:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
     a60:	000a2e64 	andeq	r2, sl, r4, ror #28
     a64:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     a68:	6f746172 	svcvs	0x00746172
     a6c:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
     a70:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
     a74:	61627961 	cmnvs	r2, r1, ror #18
     a78:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
     a7c:	61657268 	cmnvs	r5, r8, ror #4
     a80:	61207364 			; <UNDEFINED> instruction: 0x61207364
     a84:	61206572 			; <UNDEFINED> instruction: 0x61206572
     a88:	6165726c 	cmnvs	r5, ip, ror #4
     a8c:	72207964 	eorvc	r7, r0, #100, 18	; 0x190000
     a90:	696e6e75 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     a94:	0a2e676e 	beq	b9a854 <SPWMGenerator_GenerateSamples+0xb98994>
	...
     aa0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     aa4:	6f746172 	svcvs	0x00746172
     aa8:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
     aac:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
     ab0:	61627961 	cmnvs	r2, r1, ror #18
     ab4:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
     ab8:	61657268 	cmnvs	r5, r8, ror #4
     abc:	73207364 			; <UNDEFINED> instruction: 0x73207364
     ac0:	70706f74 	rsbsvc	r6, r0, r4, ror pc
     ac4:	0a2e6465 	beq	b99c60 <SPWMGenerator_GenerateSamples+0xb97da0>
     ac8:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
     acc:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     ad0:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
     ad4:	7020646e 	eorvc	r6, r0, lr, ror #8
     ad8:	6279616c 	rsbsvs	r6, r9, #108, 2
     adc:	206b6361 	rsbcs	r6, fp, r1, ror #6
     ae0:	65726874 	ldrbvs	r6, [r2, #-2164]!	; 0xfffff78c
     ae4:	20736461 	rsbscs	r6, r3, r1, ror #8
     ae8:	20657261 	rsbcs	r7, r5, r1, ror #4
     aec:	20746f6e 	rsbscs	r6, r4, lr, ror #30
     af0:	6e6e7572 	mcrvs	5, 3, r7, cr14, cr2, {3}
     af4:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
     af8:	0000000a 	andeq	r0, r0, sl
     afc:	00000000 	andeq	r0, r0, r0
     b00:	73616f43 	cmnvc	r1, #268	; 0x10c
     b04:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
     b08:	63654400 	cmnvs	r5, #0, 8
     b0c:	72656c65 	rsbvc	r6, r5, #25856	; 0x6500
     b10:	6e697461 	cdpvs	4, 6, cr7, cr9, cr1, {3}
     b14:	6e550067 	cdpvs	0, 5, cr0, cr5, cr7, {3}
     b18:	776f6e6b 	strbvc	r6, [pc, -fp, ror #28]!
     b1c:	6341006e 	movtvs	r0, #4206	; 0x106e
     b20:	656c6563 	strbvs	r6, [ip, #-1379]!	; 0xfffffa9d
     b24:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b28:	4400676e 	strmi	r6, [r0], #-1902	; 0xfffff892
     b2c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     b30:	0064656c 	rsbeq	r6, r4, ip, ror #10
     b34:	706d6152 	rsbvc	r6, sp, r2, asr r1
     b38:	79734120 	ldmdbvc	r3!, {r5, r8, lr}^
     b3c:	5200636e 	andpl	r6, r0, #-1207959551	; 0xb8000001
     b40:	6f646e61 	svcvs	0x00646e61
     b44:	5053206d 	subspl	r2, r3, sp, rrx
     b48:	53004d57 	movwpl	r4, #3415	; 0xd57
     b4c:	68636e79 	stmdavs	r3!, {r0, r3, r4, r5, r6, r9, sl, fp, sp, lr}^
     b50:	6f6e6f72 	svcvs	0x006e6f72
     b54:	46007375 			; <UNDEFINED> instruction: 0x46007375
     b58:	64657869 	strbtvs	r7, [r5], #-2153	; 0xfffff797
     b5c:	79734120 	ldmdbvc	r3!, {r5, r8, lr}^
     b60:	5700636e 	strpl	r6, [r0, -lr, ror #6]
     b64:	494e5241 	stmdbmi	lr, {r0, r6, r9, ip, lr}^
     b68:	203a474e 	eorscs	r4, sl, lr, asr #14
     b6c:	706d6153 	rsbvc	r6, sp, r3, asr r1
     b70:	7220656c 	eorvc	r6, r0, #108, 10	; 0x1b000000
     b74:	20657461 	rsbcs	r7, r5, r1, ror #8
     b78:	206f6f74 	rsbcs	r6, pc, r4, ror pc	; <UNPREDICTABLE>
     b7c:	68676968 	stmdavs	r7!, {r3, r5, r6, r8, fp, sp, lr}^
     b80:	63412021 	movtvs	r2, #4129	; 0x1021
     b84:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
     b88:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
     b8c:	202c6631 	eorcs	r6, ip, r1, lsr r6
     b90:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0xfffff7bb
     b94:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
     b98:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
     b9c:	000a6631 	andeq	r6, sl, r1, lsr r6
     ba0:	6e654728 	cdpvs	7, 6, cr4, cr5, cr8, {1}
     ba4:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     ba8:	73206465 			; <UNDEFINED> instruction: 0x73206465
     bac:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
     bb0:	732f7365 			; <UNDEFINED> instruction: 0x732f7365
     bb4:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
     bb8:	20296631 	eorcs	r6, r9, r1, lsr r6
     bbc:	6e6f4328 	cdpvs	3, 6, cr4, cr15, cr8, {1}
     bc0:	656d7573 	strbvs	r7, [sp, #-1395]!	; 0xfffffa8d
     bc4:	61732064 	cmnvs	r3, r4, rrx
     bc8:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
     bcc:	3a732f73 	bcc	1ccc9a0 <SPWMGenerator_GenerateSamples+0x1ccaae0>
     bd0:	312e2520 			; <UNDEFINED> instruction: 0x312e2520
     bd4:	000a2966 	andeq	r2, sl, r6, ror #18
     bd8:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
     bdc:	20746e65 	rsbscs	r6, r4, r5, ror #28
     be0:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
     be4:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
     be8:	2066312e 	rsbcs	r3, r6, lr, lsr #2
     bec:	682f6d6b 	stmdavs	pc!, {r0, r1, r3, r5, r6, r8, sl, fp, sp, lr}	; <UNPREDICTABLE>
     bf0:	6341000a 	movtvs	r0, #4106	; 0x100a
     bf4:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0xfffff68c
     bf8:	65705320 	ldrbvs	r5, [r0, #-800]!	; 0xfffffce0
     bfc:	52206465 	eorpl	r6, r0, #1694498816	; 0x65000000
     c00:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
     c04:	6625203a 			; <UNDEFINED> instruction: 0x6625203a
     c08:	2f6d6b20 	svccs	0x006d6b20
     c0c:	6f742068 	svcvs	0x00742068
     c10:	20662520 	rsbcs	r2, r6, r0, lsr #10
     c14:	682f6d6b 	stmdavs	pc!, {r0, r1, r3, r5, r6, r8, sl, fp, sp, lr}	; <UNPREDICTABLE>
     c18:	6f52000a 	svcvs	0x0052000a
     c1c:	20726f74 	rsbscs	r6, r2, r4, ror pc
     c20:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     c24:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xfffff59b
     c28:	53000a73 	movwpl	r0, #2675	; 0xa73
     c2c:	204d5750 	subcs	r5, sp, r0, asr r7
     c30:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     c34:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
     c38:	6143202c 	cmpvs	r3, ip, lsr #32
     c3c:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
     c40:	72462072 	subvc	r2, r6, #114	; 0x72
     c44:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
     c48:	3a79636e 	bcc	1e59a08 <SPWMGenerator_GenerateSamples+0x1e57b48>
     c4c:	312e2520 			; <UNDEFINED> instruction: 0x312e2520
     c50:	2c7a4866 	ldclcs	8, cr4, [sl], #-408	; 0xfffffe68
     c54:	706d4120 	rsbvc	r4, sp, r0, lsr #2
     c58:	7574696c 	ldrbvc	r6, [r4, #-2412]!	; 0xfffff694
     c5c:	25206564 	strcs	r6, [r0, #-1380]!	; 0xfffffa9c
     c60:	5666332e 	strbtpl	r3, [r6], -lr, lsr #6
     c64:	0000000a 	andeq	r0, r0, sl
	...
     c70:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     c74:	6f746172 	svcvs	0x00746172
     c78:	6f6c2072 	svcvs	0x006c2072
     c7c:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
     c80:	61657268 	cmnvs	r5, r8, ror #4
     c84:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
     c88:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     c8c:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
     c90:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
     ca0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     ca4:	6f746172 	svcvs	0x00746172
     ca8:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
     cac:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
     cb0:	61627961 	cmnvs	r2, r1, ror #18
     cb4:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
     cb8:	61657268 	cmnvs	r5, r8, ror #4
     cbc:	74207364 	strtvc	r7, [r0], #-868	; 0xfffffc9c
     cc0:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     cc4:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0xfffffe92
     cc8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     ccc:	6f747320 	svcvs	0x00747320
     cd0:	75662070 	strbvc	r2, [r6, #-112]!	; 0xffffff90
     cd4:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     cd8:	0a2e6e6f 	beq	b9c69c <SPWMGenerator_GenerateSamples+0xb9a7dc>
     cdc:	00000000 	andeq	r0, r0, r0
     ce0:	2d747865 	ldclcs	8, cr7, [r4, #-404]!	; 0xfffffe6c
     ce4:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
     ce8:	75612d74 	strbvc	r2, [r1, #-3444]!	; 0xfffff28c
     cec:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
     cf0:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     cf4:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
     cf8:	6f74732d 	svcvs	0x0074732d
     cfc:	75612d70 	strbvc	r2, [r1, #-3440]!	; 0xfffff290
     d00:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
     d04:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
     d08:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
     d0c:	7465672d 	strbtvc	r6, [r5], #-1837	; 0xfffff8d3
     d10:	6174732d 	cmnvs	r4, sp, lsr #6
     d14:	65007374 	strvs	r7, [r0, #-884]	; 0xfffffc8c
     d18:	732d7478 			; <UNDEFINED> instruction: 0x732d7478
     d1c:	6d2d7465 	cfstrsvs	mvf7, [sp, #-404]!	; 0xfffffe6c
     d20:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     d24:	7275632d 	rsbsvc	r6, r5, #-1275068416	; 0xb4000000
     d28:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
     d2c:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
     d30:	7465732d 	strbtvc	r7, [r5], #-813	; 0xfffffcd3
     d34:	746f6d2d 	strbtvc	r6, [pc], #-3373	; d3c <memset+0x44c>
     d38:	682d726f 	stmdavs	sp!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
     d3c:	7865007a 	stmdavc	r5!, {r1, r3, r4, r5, r6}^
     d40:	65732d74 	ldrbvs	r2, [r3, #-3444]!	; 0xfffff28c
     d44:	6f6d2d74 	svcvs	0x006d2d74
     d48:	2d726f74 	ldclcs	15, cr6, [r2, #-464]!	; 0xfffffe30
     d4c:	656c6f70 	strbvs	r6, [ip, #-3952]!	; 0xfffff090
     d50:	78650073 	stmdavc	r5!, {r0, r1, r4, r5, r6}^
     d54:	65732d74 	ldrbvs	r2, [r3, #-3444]!	; 0xfffff28c
     d58:	70732d74 	rsbsvc	r2, r3, r4, ror sp
     d5c:	2d646565 	cfstr64cs	mvdx6, [r4, #-404]!	; 0xfffffe6c
     d60:	00686d6b 	rsbeq	r6, r8, fp, ror #26
     d64:	69647541 	stmdbvs	r4!, {r0, r6, r8, sl, ip, sp, lr}^
     d68:	6f6d206f 	svcvs	0x006d206f
     d6c:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0xfffffa9c
     d70:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
     d74:	6c616974 			; <UNDEFINED> instruction: 0x6c616974
     d78:	64657a69 	strbtvs	r7, [r5], #-2665	; 0xfffff597
     d7c:	00000a2e 	andeq	r0, r0, lr, lsr #20
     d80:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     d84:	44207475 	strtmi	r7, [r0], #-1141	; 0xfffffb8b
     d88:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     d8c:	2064656c 	rsbcs	r6, r4, ip, ror #10
     d90:	6c6c6128 	stfvse	f6, [ip], #-160	; 0xffffff60
     d94:	29733020 	ldmdbcs	r3!, {r5, ip, sp}^
     d98:	20202000 	eorcs	r2, r0, r0
     d9c:	57505320 	ldrbpl	r5, [r0, -r0, lsr #6]
     da0:	7954204d 	ldmdbvc	r4, {r0, r2, r3, r6, sp}^
     da4:	203a6570 	eorscs	r6, sl, r0, ror r5
     da8:	000a7325 	andeq	r7, sl, r5, lsr #6
     dac:	20202020 	eorcs	r2, r0, r0, lsr #32
     db0:	72726143 	rsbsvc	r6, r2, #-1073741808	; 0xc0000010
     db4:	20726569 	rsbscs	r6, r2, r9, ror #10
     db8:	71657246 	cmnvc	r5, r6, asr #4
     dbc:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     dc0:	74532079 	ldrbvc	r2, [r3], #-121	; 0xffffff87
     dc4:	3a747261 	bcc	1d1d750 <SPWMGenerator_GenerateSamples+0x1d1b890>
     dc8:	20642520 	rsbcs	r2, r4, r0, lsr #10
     dcc:	000a7a48 	andeq	r7, sl, r8, asr #20
     dd0:	20202020 	eorcs	r2, r0, r0, lsr #32
     dd4:	72726143 	rsbsvc	r6, r2, #-1073741808	; 0xc0000010
     dd8:	20726569 	rsbscs	r6, r2, r9, ror #10
     ddc:	71657246 	cmnvc	r5, r6, asr #4
     de0:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     de4:	6e452079 	mcrvs	0, 2, r2, cr5, cr9, {3}
     de8:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
     dec:	7a482064 	bvc	1208f84 <SPWMGenerator_GenerateSamples+0x12070c4>
     df0:	2020000a 	eorcs	r0, r0, sl
     df4:	754e2020 	strbvc	r2, [lr, #-32]	; 0xffffffe0
     df8:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
     dfc:	20666f20 	rsbcs	r6, r6, r0, lsr #30
     e00:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
     e04:	203a7365 	eorscs	r7, sl, r5, ror #6
     e08:	000a6425 	andeq	r6, sl, r5, lsr #8
     e0c:	00000000 	andeq	r0, r0, r0
     e10:	6f727245 	svcvs	0x00727245
     e14:	43203a72 			; <UNDEFINED> instruction: 0x43203a72
     e18:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e1c:	6f702067 	svcvs	0x00702067
     e20:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     e24:	73692072 	cmnvc	r9, #114	; 0x72
     e28:	4c554e20 	mrrcmi	14, 2, r4, r5, cr0
     e2c:	000a2e4c 	andeq	r2, sl, ip, asr #28
     e30:	65766e49 	ldrbvs	r6, [r6, #-3657]!	; 0xfffff1b7
     e34:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
     e38:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     e3c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     e40:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     e44:	0a3a6e6f 	beq	e9c808 <SPWMGenerator_GenerateSamples+0xe9a948>
     e48:	4d202000 	stcmi	0, cr2, [r0, #-0]
     e4c:	53207861 			; <UNDEFINED> instruction: 0x53207861
     e50:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     e54:	6625203a 			; <UNDEFINED> instruction: 0x6625203a
     e58:	2f6d6b20 	svccs	0x006d6b20
     e5c:	20000a68 	andcs	r0, r0, r8, ror #20
     e60:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
     e64:	20726562 	rsbscs	r6, r2, r2, ror #10
     e68:	5320666f 			; <UNDEFINED> instruction: 0x5320666f
     e6c:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     e70:	6e615220 	cdpvs	2, 6, cr5, cr1, cr0, {1}
     e74:	3a736567 	bcc	1cda418 <SPWMGenerator_GenerateSamples+0x1cd8558>
     e78:	0a642520 	beq	190a300 <SPWMGenerator_GenerateSamples+0x1908440>
     e7c:	70530a00 	subsvc	r0, r3, r0, lsl #20
     e80:	20646565 	rsbcs	r6, r4, r5, ror #10
     e84:	676e6152 			; <UNDEFINED> instruction: 0x676e6152
     e88:	64252065 	strtvs	r2, [r5], #-101	; 0xffffff9b
     e8c:	20000a3a 	andcs	r0, r0, sl, lsr sl
     e90:	6e694d20 	cdpvs	13, 6, cr4, cr9, cr0, {1}
     e94:	65705320 	ldrbvs	r5, [r0, #-800]!	; 0xfffffce0
     e98:	203a6465 	eorscs	r6, sl, r5, ror #8
     e9c:	6b206625 	blvs	81a738 <SPWMGenerator_GenerateSamples+0x818878>
     ea0:	0a682f6d 	beq	1a0cc5c <SPWMGenerator_GenerateSamples+0x1a0ad9c>
     ea4:	41202000 			; <UNDEFINED> instruction: 0x41202000
     ea8:	6c656363 	stclvs	3, cr6, [r5], #-396	; 0xfffffe74
     eac:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     eb0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
     eb4:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
     eb8:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     ebc:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     ec0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ec4:	0a3a6e6f 	beq	e9c888 <SPWMGenerator_GenerateSamples+0xe9a9c8>
     ec8:	43202000 	nopmi	{0}	; <UNPREDICTABLE>
     ecc:	7473616f 	ldrbtvc	r6, [r3], #-367	; 0xfffffe91
     ed0:	20676e69 	rsbcs	r6, r7, r9, ror #28
     ed4:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
     ed8:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     edc:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     ee0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ee4:	0a3a6e6f 	beq	e9c8a8 <SPWMGenerator_GenerateSamples+0xe9a9e8>
     ee8:	44202000 	strtmi	r2, [r0], #-0
     eec:	6c656365 	stclvs	3, cr6, [r5], #-404	; 0xfffffe6c
     ef0:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
     ef4:	206e6f69 	rsbcs	r6, lr, r9, ror #30
     ef8:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
     efc:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
     f00:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     f04:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     f08:	0a3a6e6f 	beq	e9c8cc <SPWMGenerator_GenerateSamples+0xe9aa0c>
     f0c:	00000000 	andeq	r0, r0, r0

00000f10 <random_lookup_table>:
     f10:	0011002a 	andseq	r0, r1, sl, lsr #32
     f14:	003f0059 	eorseq	r0, pc, r9, asr r0	; <UNPREDICTABLE>
     f18:	0037001f 	eorseq	r0, r7, pc, lsl r0
     f1c:	0048000a 	subeq	r0, r8, sl
     f20:	001c005e 	andseq	r0, ip, lr, asr r0
     f24:	00240005 	eoreq	r0, r4, r5
     f28:	00160051 	andseq	r0, r6, r1, asr r0
     f2c:	000e0044 	andeq	r0, lr, r4, asr #32
     f30:	0031004d 	eorseq	r0, r1, sp, asr #32
     f34:	0021005a 	eoreq	r0, r1, sl, asr r0
     f38:	002d0008 	eoreq	r0, sp, r8
     f3c:	000c0063 	andeq	r0, ip, r3, rrx
     f40:	0019003c 	andseq	r0, r9, ip, lsr r0
     f44:	00280046 	eoreq	r0, r8, r6, asr #32
     f48:	00130053 	andseq	r0, r3, r3, asr r0
     f4c:	00320003 	eorseq	r0, r2, r3
     f50:	00070058 	andeq	r0, r7, r8, asr r0
     f54:	001d0041 	andseq	r0, sp, r1, asr #32
     f58:	0034004a 	eorseq	r0, r4, sl, asr #32
     f5c:	00150060 	andseq	r0, r5, r0, rrx
     f60:	00260001 	eoreq	r0, r6, r1
     f64:	0010004f 	andseq	r0, r0, pc, asr #32
     f68:	00220039 	eoreq	r0, r2, r9, lsr r0
     f6c:	002f0055 	eoreq	r0, pc, r5, asr r0	; <UNPREDICTABLE>
     f70:	001a005c 	andseq	r0, sl, ip, asr r0
     f74:	002c0009 	eoreq	r0, ip, r9
     f78:	000d0062 	andeq	r0, sp, r2, rrx
     f7c:	0018003d 	andseq	r0, r8, sp, lsr r0
     f80:	00270047 	eoreq	r0, r7, r7, asr #32
     f84:	00120054 	andseq	r0, r2, r4, asr r0
     f88:	00330004 	eorseq	r0, r3, r4
     f8c:	00060057 	andeq	r0, r6, r7, asr r0
     f90:	001e0042 	andseq	r0, lr, r2, asr #32
     f94:	0035004b 	eorseq	r0, r5, fp, asr #32
     f98:	0014005f 	andseq	r0, r4, pc, asr r0
     f9c:	00250002 	eoreq	r0, r5, r2
     fa0:	000f0050 	andeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
     fa4:	0023003a 	eoreq	r0, r3, sl, lsr r0
     fa8:	00300056 	eorseq	r0, r0, r6, asr r0
     fac:	001b005b 	andseq	r0, fp, fp, asr r0
     fb0:	002e000b 	eoreq	r0, lr, fp
     fb4:	00170061 	andseq	r0, r7, r1, rrx
     fb8:	0020003e 	eoreq	r0, r0, lr, lsr r0
     fbc:	0036004c 	eorseq	r0, r6, ip, asr #32
     fc0:	0029005d 	eoreq	r0, r9, sp, asr r0
     fc4:	002b0000 	eoreq	r0, fp, r0
     fc8:	0011004e 	andseq	r0, r1, lr, asr #32
     fcc:	0024003b 	eoreq	r0, r4, fp, lsr r0
     fd0:	00310052 	eorseq	r0, r1, r2, asr r0
     fd4:	00160059 	andseq	r0, r6, r9, asr r0
     fd8:	00ea007b 	rsceq	r0, sl, fp, ror r0
     fdc:	009100bd 	ldrheq	r0, [r1], sp
     fe0:	00c90043 	sbceq	r0, r9, r3, asr #32
     fe4:	00620084 	rsbeq	r0, r2, r4, lsl #1
     fe8:	00d200b1 	ldrheq	r0, [r2], #1
     fec:	00780037 	rsbseq	r0, r8, r7, lsr r0
     ff0:	00c80021 	sbceq	r0, r8, r1, lsr #32
     ff4:	00960058 	addseq	r0, r6, r8, asr r0
     ff8:	0063002c 	rsbeq	r0, r3, ip, lsr #32
     ffc:	0042006f 	subeq	r0, r2, pc, rrx
    1000:	0016004d 	andseq	r0, r6, sp, asr #32
    1004:	00b400c7 	adcseq	r0, r4, r7, asr #1
    1008:	009b001e 	addseq	r0, fp, lr, lsl r0
    100c:	00a6002b 	adceq	r0, r6, fp, lsr #32
    1010:	00bc005c 	adcseq	r0, ip, ip, asr r0
    1014:	0090000a 	addseq	r0, r0, sl
    1018:	00c7004e 	sbceq	r0, r7, lr, asr #32
    101c:	007a0041 	rsbseq	r0, sl, r1, asr #32
    1020:	00210057 	eoreq	r0, r1, r7, asr r0
    1024:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
    1028:	00b1002d 	adcseq	r0, r1, sp, lsr #32
    102c:	00580042 	subseq	r0, r8, r2, asr #32
    1030:	002c0096 	mlaeq	ip, r6, r0, r0
    1034:	00ea007b 	rsceq	r0, sl, fp, ror r0
    1038:	009100bd 	ldrheq	r0, [r1], sp
    103c:	00c90043 	sbceq	r0, r9, r3, asr #32
    1040:	00620084 	rsbeq	r0, r2, r4, lsl #1
    1044:	00d200b1 	ldrheq	r0, [r2], #1
    1048:	00780037 	rsbseq	r0, r8, r7, lsr r0
    104c:	00c80021 	sbceq	r0, r8, r1, lsr #32
    1050:	00960058 	addseq	r0, r6, r8, asr r0
    1054:	0063002c 	rsbeq	r0, r3, ip, lsr #32
    1058:	0042006f 	subeq	r0, r2, pc, rrx
    105c:	0016004d 	andseq	r0, r6, sp, asr #32
    1060:	00b400c7 	adcseq	r0, r4, r7, asr #1
    1064:	009b001e 	addseq	r0, fp, lr, lsl r0
    1068:	00a6002b 	adceq	r0, r6, fp, lsr #32
    106c:	00bc005c 	adcseq	r0, ip, ip, asr r0
    1070:	0090000a 	addseq	r0, r0, sl
    1074:	00c7004e 	sbceq	r0, r7, lr, asr #32
    1078:	007a0041 	rsbseq	r0, sl, r1, asr #32
    107c:	00210057 	eoreq	r0, r1, r7, asr r0
    1080:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
    1084:	00b1002d 	adcseq	r0, r1, sp, lsr #32
    1088:	00580042 	subseq	r0, r8, r2, asr #32
    108c:	002c0096 	mlaeq	ip, r6, r0, r0
    1090:	00ea007b 	rsceq	r0, sl, fp, ror r0
    1094:	009100bd 	ldrheq	r0, [r1], sp
    1098:	00c90043 	sbceq	r0, r9, r3, asr #32
    109c:	00620084 	rsbeq	r0, r2, r4, lsl #1
    10a0:	00d200b1 	ldrheq	r0, [r2], #1
    10a4:	00780037 	rsbseq	r0, r8, r7, lsr r0
    10a8:	00c80021 	sbceq	r0, r8, r1, lsr #32
    10ac:	00960058 	addseq	r0, r6, r8, asr r0
    10b0:	0063002c 	rsbeq	r0, r3, ip, lsr #32
    10b4:	0042006f 	subeq	r0, r2, pc, rrx
    10b8:	0016004d 	andseq	r0, r6, sp, asr #32
    10bc:	00b400c7 	adcseq	r0, r4, r7, asr #1
    10c0:	009b001e 	addseq	r0, fp, lr, lsl r0
    10c4:	00a6002b 	adceq	r0, r6, fp, lsr #32
    10c8:	00bc005c 	adcseq	r0, ip, ip, asr r0
    10cc:	0090000a 	addseq	r0, r0, sl
    10d0:	00c7004e 	sbceq	r0, r7, lr, asr #32
    10d4:	007a0041 	rsbseq	r0, sl, r1, asr #32
    10d8:	00210057 	eoreq	r0, r1, r7, asr r0
    10dc:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
    10e0:	00b1002d 	adcseq	r0, r1, sp, lsr #32
    10e4:	00580042 	subseq	r0, r8, r2, asr #32
    10e8:	002c0096 	mlaeq	ip, r6, r0, r0
	...

Disassembly of section .text.playback_loop:

00001110 <playback_loop>:
    1110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1114:	4c30      	ldr	r4, [pc, #192]	; (11d8 <playback_loop+0xc8>)
    1116:	4d31      	ldr	r5, [pc, #196]	; (11dc <playback_loop+0xcc>)
    1118:	4e31      	ldr	r6, [pc, #196]	; (11e0 <playback_loop+0xd0>)
    111a:	447c      	add	r4, pc
    111c:	447d      	add	r5, pc
    111e:	447e      	add	r6, pc
    1120:	7923      	ldrb	r3, [r4, #4]
    1122:	b1f3      	cbz	r3, 1162 <playback_loop+0x52>
    1124:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 11e4 <playback_loop+0xd4>
    1128:	44f8      	add	r8, pc
    112a:	e012      	b.n	1152 <playback_loop+0x42>
    112c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
    1130:	2001      	movs	r0, #1
    1132:	4798      	blx	r3
    1134:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
    1138:	4798      	blx	r3
    113a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    113e:	eeb4 0ae7 	vcmpe.f32	s0, s15
    1142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1146:	dd04      	ble.n	1152 <playback_loop+0x42>
    1148:	4827      	ldr	r0, [pc, #156]	; (11e8 <playback_loop+0xd8>)
    114a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
    114e:	4478      	add	r0, pc
    1150:	4798      	blx	r3
    1152:	682b      	ldr	r3, [r5, #0]
    1154:	7932      	ldrb	r2, [r6, #4]
    1156:	f818 1003 	ldrb.w	r1, [r8, r3]
    115a:	4f1d      	ldr	r7, [pc, #116]	; (11d0 <playback_loop+0xc0>)
    115c:	b949      	cbnz	r1, 1172 <playback_loop+0x62>
    115e:	2a00      	cmp	r2, #0
    1160:	d1e4      	bne.n	112c <playback_loop+0x1c>
    1162:	4b1b      	ldr	r3, [pc, #108]	; (11d0 <playback_loop+0xc0>)
    1164:	4821      	ldr	r0, [pc, #132]	; (11ec <playback_loop+0xdc>)
    1166:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
    116a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    116e:	4478      	add	r0, pc
    1170:	4718      	bx	r3
    1172:	2a00      	cmp	r2, #0
    1174:	d0f5      	beq.n	1162 <playback_loop+0x52>
    1176:	4a1e      	ldr	r2, [pc, #120]	; (11f0 <playback_loop+0xe0>)
    1178:	447a      	add	r2, pc
    117a:	6812      	ldr	r2, [r2, #0]
    117c:	b16a      	cbz	r2, 119a <playback_loop+0x8a>
    117e:	481d      	ldr	r0, [pc, #116]	; (11f4 <playback_loop+0xe4>)
    1180:	491d      	ldr	r1, [pc, #116]	; (11f8 <playback_loop+0xe8>)
    1182:	f8d7 23d4 	ldr.w	r2, [r7, #980]	; 0x3d4
    1186:	ed9f 0a13 	vldr	s0, [pc, #76]	; 11d4 <playback_loop+0xc4>
    118a:	4478      	add	r0, pc
    118c:	4479      	add	r1, pc
    118e:	edd1 0a00 	vldr	s1, [r1]
    1192:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
    1196:	21fa      	movs	r1, #250	; 0xfa
    1198:	4790      	blx	r2
    119a:	4a18      	ldr	r2, [pc, #96]	; (11fc <playback_loop+0xec>)
    119c:	447a      	add	r2, pc
    119e:	f242 7010 	movw	r0, #10000	; 0x2710
    11a2:	6813      	ldr	r3, [r2, #0]
    11a4:	33fa      	adds	r3, #250	; 0xfa
    11a6:	6013      	str	r3, [r2, #0]
    11a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
    11ac:	4798      	blx	r3
    11ae:	4914      	ldr	r1, [pc, #80]	; (1200 <playback_loop+0xf0>)
    11b0:	4a14      	ldr	r2, [pc, #80]	; (1204 <playback_loop+0xf4>)
    11b2:	4479      	add	r1, pc
    11b4:	447a      	add	r2, pc
    11b6:	680b      	ldr	r3, [r1, #0]
    11b8:	2000      	movs	r0, #0
    11ba:	54d0      	strb	r0, [r2, r3]
    11bc:	3301      	adds	r3, #1
    11be:	2203      	movs	r2, #3
    11c0:	fb93 f2f2 	sdiv	r2, r3, r2
    11c4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    11c8:	1a9b      	subs	r3, r3, r2
    11ca:	600b      	str	r3, [r1, #0]
    11cc:	e7a8      	b.n	1120 <playback_loop+0x10>
    11ce:	bf00      	nop
    11d0:	1000f800 	andne	pc, r0, r0, lsl #16
    11d4:	46c35000 	strbmi	r5, [r3], r0
    11d8:	fffff426 			; <UNDEFINED> instruction: 0xfffff426
    11dc:	fffff3bc 			; <UNDEFINED> instruction: 0xfffff3bc
    11e0:	fffff422 			; <UNDEFINED> instruction: 0xfffff422
    11e4:	fffff3a0 			; <UNDEFINED> instruction: 0xfffff3a0
    11e8:	fffff84e 			; <UNDEFINED> instruction: 0xfffff84e
    11ec:	fffff863 			; <UNDEFINED> instruction: 0xfffff863
    11f0:	fffff3b0 			; <UNDEFINED> instruction: 0xfffff3b0
    11f4:	fffff342 			; <UNDEFINED> instruction: 0xfffff342
    11f8:	fffff338 			; <UNDEFINED> instruction: 0xfffff338
    11fc:	fffff3c4 			; <UNDEFINED> instruction: 0xfffff3c4
    1200:	fffff326 			; <UNDEFINED> instruction: 0xfffff326
    1204:	fffff314 			; <UNDEFINED> instruction: 0xfffff314

Disassembly of section .text.ext_start_audio_loop:

00001208 <ext_start_audio_loop>:
    1208:	4b29      	ldr	r3, [pc, #164]	; (12b0 <ext_start_audio_loop+0xa8>)
    120a:	447b      	add	r3, pc
    120c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1210:	791b      	ldrb	r3, [r3, #4]
    1212:	4c26      	ldr	r4, [pc, #152]	; (12ac <ext_start_audio_loop+0xa4>)
    1214:	2b00      	cmp	r3, #0
    1216:	d144      	bne.n	12a2 <ext_start_audio_loop+0x9a>
    1218:	4b26      	ldr	r3, [pc, #152]	; (12b4 <ext_start_audio_loop+0xac>)
    121a:	447b      	add	r3, pc
    121c:	791d      	ldrb	r5, [r3, #4]
    121e:	2d00      	cmp	r5, #0
    1220:	d13f      	bne.n	12a2 <ext_start_audio_loop+0x9a>
    1222:	4f25      	ldr	r7, [pc, #148]	; (12b8 <ext_start_audio_loop+0xb0>)
    1224:	4e25      	ldr	r6, [pc, #148]	; (12bc <ext_start_audio_loop+0xb4>)
    1226:	447f      	add	r7, pc
    1228:	447e      	add	r6, pc
    122a:	46a8      	mov	r8, r5
    122c:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
    1230:	20fa      	movs	r0, #250	; 0xfa
    1232:	4798      	blx	r3
    1234:	f847 0b04 	str.w	r0, [r7], #4
    1238:	b948      	cbnz	r0, 124e <ext_start_audio_loop+0x46>
    123a:	4821      	ldr	r0, [pc, #132]	; (12c0 <ext_start_audio_loop+0xb8>)
    123c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1240:	4629      	mov	r1, r5
    1242:	4478      	add	r0, pc
    1244:	4798      	blx	r3
    1246:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    124a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    124e:	3501      	adds	r5, #1
    1250:	2d03      	cmp	r5, #3
    1252:	f806 8b01 	strb.w	r8, [r6], #1
    1256:	d1e9      	bne.n	122c <ext_start_audio_loop+0x24>
    1258:	4e1a      	ldr	r6, [pc, #104]	; (12c4 <ext_start_audio_loop+0xbc>)
    125a:	4d1b      	ldr	r5, [pc, #108]	; (12c8 <ext_start_audio_loop+0xc0>)
    125c:	4a1b      	ldr	r2, [pc, #108]	; (12cc <ext_start_audio_loop+0xc4>)
    125e:	481c      	ldr	r0, [pc, #112]	; (12d0 <ext_start_audio_loop+0xc8>)
    1260:	f8d4 70c0 	ldr.w	r7, [r4, #192]	; 0xc0
    1264:	447e      	add	r6, pc
    1266:	447d      	add	r5, pc
    1268:	2301      	movs	r3, #1
    126a:	7133      	strb	r3, [r6, #4]
    126c:	712b      	strb	r3, [r5, #4]
    126e:	447a      	add	r2, pc
    1270:	2300      	movs	r3, #0
    1272:	f44f 6180 	mov.w	r1, #1024	; 0x400
    1276:	4478      	add	r0, pc
    1278:	47b8      	blx	r7
    127a:	4a16      	ldr	r2, [pc, #88]	; (12d4 <ext_start_audio_loop+0xcc>)
    127c:	6030      	str	r0, [r6, #0]
    127e:	4816      	ldr	r0, [pc, #88]	; (12d8 <ext_start_audio_loop+0xd0>)
    1280:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
    1284:	2300      	movs	r3, #0
    1286:	447a      	add	r2, pc
    1288:	f44f 6180 	mov.w	r1, #1024	; 0x400
    128c:	4478      	add	r0, pc
    128e:	47b0      	blx	r6
    1290:	6028      	str	r0, [r5, #0]
    1292:	4812      	ldr	r0, [pc, #72]	; (12dc <ext_start_audio_loop+0xd4>)
    1294:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1298:	4478      	add	r0, pc
    129a:	4798      	blx	r3
    129c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    12a0:	e7d3      	b.n	124a <ext_start_audio_loop+0x42>
    12a2:	480f      	ldr	r0, [pc, #60]	; (12e0 <ext_start_audio_loop+0xd8>)
    12a4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    12a8:	4478      	add	r0, pc
    12aa:	e7f6      	b.n	129a <ext_start_audio_loop+0x92>
    12ac:	1000f800 	andne	pc, r0, r0, lsl #16
    12b0:	fffff2fe 			; <UNDEFINED> instruction: 0xfffff2fe
    12b4:	fffff326 			; <UNDEFINED> instruction: 0xfffff326
    12b8:	fffff2a6 			; <UNDEFINED> instruction: 0xfffff2a6
    12bc:	fffff2a0 			; <UNDEFINED> instruction: 0xfffff2a0
    12c0:	fffff7ba 			; <UNDEFINED> instruction: 0xfffff7ba
    12c4:	fffff2a4 			; <UNDEFINED> instruction: 0xfffff2a4
    12c8:	fffff2da 			; <UNDEFINED> instruction: 0xfffff2da
    12cc:	fffff7ac 			; <UNDEFINED> instruction: 0xfffff7ac
    12d0:	0000030b 	andeq	r0, r0, fp, lsl #6
    12d4:	fffff7a3 			; <UNDEFINED> instruction: 0xfffff7a3
    12d8:	fffffe81 			; <UNDEFINED> instruction: 0xfffffe81
    12dc:	fffff79f 			; <UNDEFINED> instruction: 0xfffff79f
    12e0:	fffff7b8 			; <UNDEFINED> instruction: 0xfffff7b8

Disassembly of section .text.ext_stop_audio_loop:

000012e4 <ext_stop_audio_loop>:
    12e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12e6:	4b18      	ldr	r3, [pc, #96]	; (1348 <ext_stop_audio_loop+0x64>)
    12e8:	4c16      	ldr	r4, [pc, #88]	; (1344 <ext_stop_audio_loop+0x60>)
    12ea:	447b      	add	r3, pc
    12ec:	791a      	ldrb	r2, [r3, #4]
    12ee:	b31a      	cbz	r2, 1338 <ext_stop_audio_loop+0x54>
    12f0:	4d16      	ldr	r5, [pc, #88]	; (134c <ext_stop_audio_loop+0x68>)
    12f2:	447d      	add	r5, pc
    12f4:	792a      	ldrb	r2, [r5, #4]
    12f6:	b1fa      	cbz	r2, 1338 <ext_stop_audio_loop+0x54>
    12f8:	6818      	ldr	r0, [r3, #0]
    12fa:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
    12fe:	4e14      	ldr	r6, [pc, #80]	; (1350 <ext_stop_audio_loop+0x6c>)
    1300:	2700      	movs	r7, #0
    1302:	711f      	strb	r7, [r3, #4]
    1304:	712f      	strb	r7, [r5, #4]
    1306:	4790      	blx	r2
    1308:	6828      	ldr	r0, [r5, #0]
    130a:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    130e:	4798      	blx	r3
    1310:	447e      	add	r6, pc
    1312:	2503      	movs	r5, #3
    1314:	f856 0b04 	ldr.w	r0, [r6], #4
    1318:	b120      	cbz	r0, 1324 <ext_stop_audio_loop+0x40>
    131a:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    131e:	4798      	blx	r3
    1320:	f846 7c04 	str.w	r7, [r6, #-4]
    1324:	3d01      	subs	r5, #1
    1326:	d1f5      	bne.n	1314 <ext_stop_audio_loop+0x30>
    1328:	480a      	ldr	r0, [pc, #40]	; (1354 <ext_stop_audio_loop+0x70>)
    132a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    132e:	4478      	add	r0, pc
    1330:	4798      	blx	r3
    1332:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1338:	4807      	ldr	r0, [pc, #28]	; (1358 <ext_stop_audio_loop+0x74>)
    133a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    133e:	4478      	add	r0, pc
    1340:	e7f6      	b.n	1330 <ext_stop_audio_loop+0x4c>
    1342:	bf00      	nop
    1344:	1000f800 	andne	pc, r0, r0, lsl #16
    1348:	fffff21e 			; <UNDEFINED> instruction: 0xfffff21e
    134c:	fffff24e 			; <UNDEFINED> instruction: 0xfffff24e
    1350:	fffff1bc 			; <UNDEFINED> instruction: 0xfffff1bc
    1354:	fffff76e 			; <UNDEFINED> instruction: 0xfffff76e
    1358:	fffff787 			; <UNDEFINED> instruction: 0xfffff787

Disassembly of section .text.ext_get_stats:

00001360 <ext_get_stats>:
    1360:	b5f0      	push	{r4, r5, r6, r7, lr}
    1362:	ed2d 8b02 	vpush	{d8}
    1366:	4c6a      	ldr	r4, [pc, #424]	; (1510 <ext_get_stats+0x1b0>)
    1368:	b085      	sub	sp, #20
    136a:	b129      	cbz	r1, 1378 <ext_get_stats+0x18>
    136c:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1370:	b005      	add	sp, #20
    1372:	ecbd 8b02 	vpop	{d8}
    1376:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1378:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
    137c:	4798      	blx	r3
    137e:	4a66      	ldr	r2, [pc, #408]	; (1518 <ext_get_stats+0x1b8>)
    1380:	447a      	add	r2, pc
    1382:	edd2 7a00 	vldr	s15, [r2]
    1386:	ee70 7a67 	vsub.f32	s15, s0, s15
    138a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    138e:	eef4 7ac7 	vcmpe.f32	s15, s14
    1392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1396:	f2c0 80a4 	blt.w	14e2 <ext_get_stats+0x182>
    139a:	4960      	ldr	r1, [pc, #384]	; (151c <ext_get_stats+0x1bc>)
    139c:	4b60      	ldr	r3, [pc, #384]	; (1520 <ext_get_stats+0x1c0>)
    139e:	4e61      	ldr	r6, [pc, #388]	; (1524 <ext_get_stats+0x1c4>)
    13a0:	ed82 0a00 	vstr	s0, [r2]
    13a4:	4479      	add	r1, pc
    13a6:	447e      	add	r6, pc
    13a8:	447b      	add	r3, pc
    13aa:	680d      	ldr	r5, [r1, #0]
    13ac:	495e      	ldr	r1, [pc, #376]	; (1528 <ext_get_stats+0x1c8>)
    13ae:	681f      	ldr	r7, [r3, #0]
    13b0:	6833      	ldr	r3, [r6, #0]
    13b2:	6037      	str	r7, [r6, #0]
    13b4:	4479      	add	r1, pc
    13b6:	1afb      	subs	r3, r7, r3
    13b8:	6808      	ldr	r0, [r1, #0]
    13ba:	600d      	str	r5, [r1, #0]
    13bc:	ee07 3a90 	vmov	s15, r3
    13c0:	1a28      	subs	r0, r5, r0
    13c2:	eeb8 8a67 	vcvt.f32.u32	s16, s15
    13c6:	ee07 0a90 	vmov	s15, r0
    13ca:	ee18 0a10 	vmov	r0, s16
    13ce:	eef8 8a67 	vcvt.f32.u32	s17, s15
    13d2:	f7ff fa31 	bl	838 <__aeabi_f2d>
    13d6:	eddf 7a4f 	vldr	s15, [pc, #316]	; 1514 <ext_get_stats+0x1b4>
    13da:	eeb4 8ae7 	vcmpe.f32	s16, s15
    13de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    13e2:	4606      	mov	r6, r0
    13e4:	460f      	mov	r7, r1
    13e6:	dd0b      	ble.n	1400 <ext_get_stats+0xa0>
    13e8:	a347      	add	r3, pc, #284	; (adr r3, 1508 <ext_get_stats+0x1a8>)
    13ea:	e9d3 2300 	ldrd	r2, r3, [r3]
    13ee:	e9cd 2300 	strd	r2, r3, [sp]
    13f2:	484e      	ldr	r0, [pc, #312]	; (152c <ext_get_stats+0x1cc>)
    13f4:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    13f8:	4632      	mov	r2, r6
    13fa:	463b      	mov	r3, r7
    13fc:	4478      	add	r0, pc
    13fe:	4788      	blx	r1
    1400:	ee18 0a90 	vmov	r0, s17
    1404:	f7ff fa18 	bl	838 <__aeabi_f2d>
    1408:	e9cd 0100 	strd	r0, r1, [sp]
    140c:	4848      	ldr	r0, [pc, #288]	; (1530 <ext_get_stats+0x1d0>)
    140e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1412:	4d48      	ldr	r5, [pc, #288]	; (1534 <ext_get_stats+0x1d4>)
    1414:	4632      	mov	r2, r6
    1416:	463b      	mov	r3, r7
    1418:	4478      	add	r0, pc
    141a:	4788      	blx	r1
    141c:	4846      	ldr	r0, [pc, #280]	; (1538 <ext_get_stats+0x1d8>)
    141e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1422:	447d      	add	r5, pc
    1424:	2200      	movs	r2, #0
    1426:	2300      	movs	r3, #0
    1428:	4478      	add	r0, pc
    142a:	4788      	blx	r1
    142c:	6828      	ldr	r0, [r5, #0]
    142e:	f7ff fa03 	bl	838 <__aeabi_f2d>
    1432:	4602      	mov	r2, r0
    1434:	460b      	mov	r3, r1
    1436:	6868      	ldr	r0, [r5, #4]
    1438:	e9cd 2302 	strd	r2, r3, [sp, #8]
    143c:	f7ff f9fc 	bl	838 <__aeabi_f2d>
    1440:	e9cd 0100 	strd	r0, r1, [sp]
    1444:	483d      	ldr	r0, [pc, #244]	; (153c <ext_get_stats+0x1dc>)
    1446:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    144a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    144e:	4478      	add	r0, pc
    1450:	4788      	blx	r1
    1452:	4b3b      	ldr	r3, [pc, #236]	; (1540 <ext_get_stats+0x1e0>)
    1454:	447b      	add	r3, pc
    1456:	781b      	ldrb	r3, [r3, #0]
    1458:	2b01      	cmp	r3, #1
    145a:	d01a      	beq.n	1492 <ext_get_stats+0x132>
    145c:	2b02      	cmp	r3, #2
    145e:	d01b      	beq.n	1498 <ext_get_stats+0x138>
    1460:	b9eb      	cbnz	r3, 149e <ext_get_stats+0x13e>
    1462:	4938      	ldr	r1, [pc, #224]	; (1544 <ext_get_stats+0x1e4>)
    1464:	4479      	add	r1, pc
    1466:	4838      	ldr	r0, [pc, #224]	; (1548 <ext_get_stats+0x1e8>)
    1468:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    146c:	4478      	add	r0, pc
    146e:	4798      	blx	r3
    1470:	4936      	ldr	r1, [pc, #216]	; (154c <ext_get_stats+0x1ec>)
    1472:	4a37      	ldr	r2, [pc, #220]	; (1550 <ext_get_stats+0x1f0>)
    1474:	4479      	add	r1, pc
    1476:	447a      	add	r2, pc
    1478:	7809      	ldrb	r1, [r1, #0]
    147a:	7a13      	ldrb	r3, [r2, #8]
    147c:	2901      	cmp	r1, #1
    147e:	d011      	beq.n	14a4 <ext_get_stats+0x144>
    1480:	2902      	cmp	r1, #2
    1482:	d011      	beq.n	14a8 <ext_get_stats+0x148>
    1484:	2b04      	cmp	r3, #4
    1486:	d83b      	bhi.n	1500 <ext_get_stats+0x1a0>
    1488:	e8df f003 	tbb	[pc, r3]
    148c:	312e1137 			; <UNDEFINED> instruction: 0x312e1137
    1490:	49300034 	ldmdbmi	r0!, {r2, r4, r5}
    1494:	4479      	add	r1, pc
    1496:	e7e6      	b.n	1466 <ext_get_stats+0x106>
    1498:	492f      	ldr	r1, [pc, #188]	; (1558 <ext_get_stats+0x1f8>)
    149a:	4479      	add	r1, pc
    149c:	e7e3      	b.n	1466 <ext_get_stats+0x106>
    149e:	492f      	ldr	r1, [pc, #188]	; (155c <ext_get_stats+0x1fc>)
    14a0:	4479      	add	r1, pc
    14a2:	e7e0      	b.n	1466 <ext_get_stats+0x106>
    14a4:	7e13      	ldrb	r3, [r2, #24]
    14a6:	e7ed      	b.n	1484 <ext_get_stats+0x124>
    14a8:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
    14ac:	e7ea      	b.n	1484 <ext_get_stats+0x124>
    14ae:	4d2c      	ldr	r5, [pc, #176]	; (1560 <ext_get_stats+0x200>)
    14b0:	447d      	add	r5, pc
    14b2:	4b2c      	ldr	r3, [pc, #176]	; (1564 <ext_get_stats+0x204>)
    14b4:	447b      	add	r3, pc
    14b6:	6898      	ldr	r0, [r3, #8]
    14b8:	f7ff f9be 	bl	838 <__aeabi_f2d>
    14bc:	460b      	mov	r3, r1
    14be:	492a      	ldr	r1, [pc, #168]	; (1568 <ext_get_stats+0x208>)
    14c0:	4479      	add	r1, pc
    14c2:	4602      	mov	r2, r0
    14c4:	6808      	ldr	r0, [r1, #0]
    14c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    14ca:	f7ff f9b5 	bl	838 <__aeabi_f2d>
    14ce:	e9cd 0100 	strd	r0, r1, [sp]
    14d2:	4826      	ldr	r0, [pc, #152]	; (156c <ext_get_stats+0x20c>)
    14d4:	f8d4 60b4 	ldr.w	r6, [r4, #180]	; 0xb4
    14d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    14dc:	4629      	mov	r1, r5
    14de:	4478      	add	r0, pc
    14e0:	47b0      	blx	r6
    14e2:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    14e6:	e743      	b.n	1370 <ext_get_stats+0x10>
    14e8:	4d21      	ldr	r5, [pc, #132]	; (1570 <ext_get_stats+0x210>)
    14ea:	447d      	add	r5, pc
    14ec:	e7e1      	b.n	14b2 <ext_get_stats+0x152>
    14ee:	4d21      	ldr	r5, [pc, #132]	; (1574 <ext_get_stats+0x214>)
    14f0:	447d      	add	r5, pc
    14f2:	e7de      	b.n	14b2 <ext_get_stats+0x152>
    14f4:	4d20      	ldr	r5, [pc, #128]	; (1578 <ext_get_stats+0x218>)
    14f6:	447d      	add	r5, pc
    14f8:	e7db      	b.n	14b2 <ext_get_stats+0x152>
    14fa:	4d20      	ldr	r5, [pc, #128]	; (157c <ext_get_stats+0x21c>)
    14fc:	447d      	add	r5, pc
    14fe:	e7d8      	b.n	14b2 <ext_get_stats+0x152>
    1500:	4d1f      	ldr	r5, [pc, #124]	; (1580 <ext_get_stats+0x220>)
    1502:	447d      	add	r5, pc
    1504:	e7d5      	b.n	14b2 <ext_get_stats+0x152>
    1506:	bf00      	nop
    1508:	00000000 	andeq	r0, r0, r0
    150c:	40d86a00 	sbcsmi	r6, r8, r0, lsl #20
    1510:	1000f800 	andne	pc, r0, r0, lsl #16
    1514:	46ea6001 	strbtmi	r6, [sl], r1
    1518:	fffff1b8 			; <UNDEFINED> instruction: 0xfffff1b8
    151c:	fffff1bc 			; <UNDEFINED> instruction: 0xfffff1bc
    1520:	fffff1bc 			; <UNDEFINED> instruction: 0xfffff1bc
    1524:	fffff18e 			; <UNDEFINED> instruction: 0xfffff18e
    1528:	fffff17c 			; <UNDEFINED> instruction: 0xfffff17c
    152c:	fffff763 			; <UNDEFINED> instruction: 0xfffff763
    1530:	fffff784 			; <UNDEFINED> instruction: 0xfffff784
    1534:	ffffecce 			; <UNDEFINED> instruction: 0xffffecce
    1538:	fffff7ac 			; <UNDEFINED> instruction: 0xfffff7ac
    153c:	fffff7a0 			; <UNDEFINED> instruction: 0xfffff7a0
    1540:	ffffec98 			; <UNDEFINED> instruction: 0xffffec98
    1544:	fffff6b6 			; <UNDEFINED> instruction: 0xfffff6b6
    1548:	fffff7aa 			; <UNDEFINED> instruction: 0xfffff7aa
    154c:	ffffec78 			; <UNDEFINED> instruction: 0xffffec78
    1550:	ffffec7a 			; <UNDEFINED> instruction: 0xffffec7a
    1554:	fffff668 			; <UNDEFINED> instruction: 0xfffff668
    1558:	fffff66b 			; <UNDEFINED> instruction: 0xfffff66b
    155c:	fffff672 			; <UNDEFINED> instruction: 0xfffff672
    1560:	fffff6a3 			; <UNDEFINED> instruction: 0xfffff6a3
    1564:	fffff03c 			; <UNDEFINED> instruction: 0xfffff03c
    1568:	fffff004 			; <UNDEFINED> instruction: 0xfffff004
    156c:	fffff749 			; <UNDEFINED> instruction: 0xfffff749
    1570:	fffff646 			; <UNDEFINED> instruction: 0xfffff646
    1574:	fffff64b 			; <UNDEFINED> instruction: 0xfffff64b
    1578:	fffff651 			; <UNDEFINED> instruction: 0xfffff651
    157c:	fffff62b 			; <UNDEFINED> instruction: 0xfffff62b
    1580:	fffff610 			; <UNDEFINED> instruction: 0xfffff610

Disassembly of section .text.generator_loop:

00001584 <generator_loop>:
    1584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1586:	482b      	ldr	r0, [pc, #172]	; (1634 <generator_loop+0xb0>)
    1588:	4d2b      	ldr	r5, [pc, #172]	; (1638 <generator_loop+0xb4>)
    158a:	4c2c      	ldr	r4, [pc, #176]	; (163c <generator_loop+0xb8>)
    158c:	4e2c      	ldr	r6, [pc, #176]	; (1640 <generator_loop+0xbc>)
    158e:	4478      	add	r0, pc
    1590:	f000 fc6a 	bl	1e68 <SPWMGenerator_Init>
    1594:	447d      	add	r5, pc
    1596:	447c      	add	r4, pc
    1598:	447e      	add	r6, pc
    159a:	792b      	ldrb	r3, [r5, #4]
    159c:	b16b      	cbz	r3, 15ba <generator_loop+0x36>
    159e:	4f29      	ldr	r7, [pc, #164]	; (1644 <generator_loop+0xc0>)
    15a0:	447f      	add	r7, pc
    15a2:	e004      	b.n	15ae <generator_loop+0x2a>
    15a4:	4b21      	ldr	r3, [pc, #132]	; (162c <generator_loop+0xa8>)
    15a6:	2001      	movs	r0, #1
    15a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    15ac:	4798      	blx	r3
    15ae:	6822      	ldr	r2, [r4, #0]
    15b0:	7933      	ldrb	r3, [r6, #4]
    15b2:	5cb9      	ldrb	r1, [r7, r2]
    15b4:	b151      	cbz	r1, 15cc <generator_loop+0x48>
    15b6:	2b00      	cmp	r3, #0
    15b8:	d1f4      	bne.n	15a4 <generator_loop+0x20>
    15ba:	4b1c      	ldr	r3, [pc, #112]	; (162c <generator_loop+0xa8>)
    15bc:	4822      	ldr	r0, [pc, #136]	; (1648 <generator_loop+0xc4>)
    15be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
    15c2:	4478      	add	r0, pc
    15c4:	b003      	add	sp, #12
    15c6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    15ca:	4718      	bx	r3
    15cc:	2b00      	cmp	r3, #0
    15ce:	d0f4      	beq.n	15ba <generator_loop+0x36>
    15d0:	4b1e      	ldr	r3, [pc, #120]	; (164c <generator_loop+0xc8>)
    15d2:	481f      	ldr	r0, [pc, #124]	; (1650 <generator_loop+0xcc>)
    15d4:	eddf 0a16 	vldr	s1, [pc, #88]	; 1630 <generator_loop+0xac>
    15d8:	447b      	add	r3, pc
    15da:	4478      	add	r0, pc
    15dc:	7819      	ldrb	r1, [r3, #0]
    15de:	4b1d      	ldr	r3, [pc, #116]	; (1654 <generator_loop+0xd0>)
    15e0:	447b      	add	r3, pc
    15e2:	681b      	ldr	r3, [r3, #0]
    15e4:	9301      	str	r3, [sp, #4]
    15e6:	4b1c      	ldr	r3, [pc, #112]	; (1658 <generator_loop+0xd4>)
    15e8:	447b      	add	r3, pc
    15ea:	9300      	str	r3, [sp, #0]
    15ec:	4b1b      	ldr	r3, [pc, #108]	; (165c <generator_loop+0xd8>)
    15ee:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    15f2:	481b      	ldr	r0, [pc, #108]	; (1660 <generator_loop+0xdc>)
    15f4:	447b      	add	r3, pc
    15f6:	ed93 0a00 	vldr	s0, [r3]
    15fa:	4478      	add	r0, pc
    15fc:	23fa      	movs	r3, #250	; 0xfa
    15fe:	f000 fc5f 	bl	1ec0 <SPWMGenerator_GenerateSamples>
    1602:	4b18      	ldr	r3, [pc, #96]	; (1664 <generator_loop+0xe0>)
    1604:	4918      	ldr	r1, [pc, #96]	; (1668 <generator_loop+0xe4>)
    1606:	447b      	add	r3, pc
    1608:	4479      	add	r1, pc
    160a:	6018      	str	r0, [r3, #0]
    160c:	6823      	ldr	r3, [r4, #0]
    160e:	2201      	movs	r2, #1
    1610:	54fa      	strb	r2, [r7, r3]
    1612:	680a      	ldr	r2, [r1, #0]
    1614:	32fa      	adds	r2, #250	; 0xfa
    1616:	3301      	adds	r3, #1
    1618:	600a      	str	r2, [r1, #0]
    161a:	2203      	movs	r2, #3
    161c:	fb93 f2f2 	sdiv	r2, r3, r2
    1620:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    1624:	1a9b      	subs	r3, r3, r2
    1626:	6023      	str	r3, [r4, #0]
    1628:	e7b7      	b.n	159a <generator_loop+0x16>
    162a:	bf00      	nop
    162c:	1000f800 	andne	pc, r0, r0, lsl #16
    1630:	00000000 	andeq	r0, r0, r0
    1634:	ffffef62 			; <UNDEFINED> instruction: 0xffffef62
    1638:	ffffef74 			; <UNDEFINED> instruction: 0xffffef74
    163c:	ffffefb2 			; <UNDEFINED> instruction: 0xffffefb2
    1640:	ffffef70 			; <UNDEFINED> instruction: 0xffffef70
    1644:	ffffef28 			; <UNDEFINED> instruction: 0xffffef28
    1648:	fffff6aa 			; <UNDEFINED> instruction: 0xfffff6aa
    164c:	ffffeb14 			; <UNDEFINED> instruction: 0xffffeb14
    1650:	ffffeef2 			; <UNDEFINED> instruction: 0xffffeef2
    1654:	ffffef5c 			; <UNDEFINED> instruction: 0xffffef5c
    1658:	ffffeb08 			; <UNDEFINED> instruction: 0xffffeb08
    165c:	ffffef38 			; <UNDEFINED> instruction: 0xffffef38
    1660:	ffffeef6 			; <UNDEFINED> instruction: 0xffffeef6
    1664:	ffffef22 			; <UNDEFINED> instruction: 0xffffef22
    1668:	ffffef5c 			; <UNDEFINED> instruction: 0xffffef5c

Disassembly of section .text.stop:

0000166c <stop>:
    166c:	4b16      	ldr	r3, [pc, #88]	; (16c8 <stop+0x5c>)
    166e:	447b      	add	r3, pc
    1670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1674:	791a      	ldrb	r2, [r3, #4]
    1676:	b31a      	cbz	r2, 16c0 <stop+0x54>
    1678:	4d14      	ldr	r5, [pc, #80]	; (16cc <stop+0x60>)
    167a:	447d      	add	r5, pc
    167c:	792a      	ldrb	r2, [r5, #4]
    167e:	b1fa      	cbz	r2, 16c0 <stop+0x54>
    1680:	4c10      	ldr	r4, [pc, #64]	; (16c4 <stop+0x58>)
    1682:	6818      	ldr	r0, [r3, #0]
    1684:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
    1688:	4e11      	ldr	r6, [pc, #68]	; (16d0 <stop+0x64>)
    168a:	2700      	movs	r7, #0
    168c:	711f      	strb	r7, [r3, #4]
    168e:	712f      	strb	r7, [r5, #4]
    1690:	4790      	blx	r2
    1692:	6828      	ldr	r0, [r5, #0]
    1694:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    1698:	4798      	blx	r3
    169a:	447e      	add	r6, pc
    169c:	2503      	movs	r5, #3
    169e:	f856 0b04 	ldr.w	r0, [r6], #4
    16a2:	b120      	cbz	r0, 16ae <stop+0x42>
    16a4:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    16a8:	4798      	blx	r3
    16aa:	f846 7c04 	str.w	r7, [r6, #-4]
    16ae:	3d01      	subs	r5, #1
    16b0:	d1f5      	bne.n	169e <stop+0x32>
    16b2:	4808      	ldr	r0, [pc, #32]	; (16d4 <stop+0x68>)
    16b4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    16b8:	4478      	add	r0, pc
    16ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    16be:	4718      	bx	r3
    16c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    16c4:	1000f800 	andne	pc, r0, r0, lsl #16
    16c8:	ffffee9a 			; <UNDEFINED> instruction: 0xffffee9a
    16cc:	ffffeec6 			; <UNDEFINED> instruction: 0xffffeec6
    16d0:	ffffee32 			; <UNDEFINED> instruction: 0xffffee32
    16d4:	fffff5e4 			; <UNDEFINED> instruction: 0xfffff5e4

Disassembly of section .text.map_value:

000016d8 <map_value>:
    16d8:	eef4 0a41 	vcmp.f32	s1, s2
    16dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    16e0:	d016      	beq.n	1710 <map_value+0x38>
    16e2:	eef4 0ac0 	vcmpe.f32	s1, s0
    16e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    16ea:	dc11      	bgt.n	1710 <map_value+0x38>
    16ec:	eeb4 1ac0 	vcmpe.f32	s2, s0
    16f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    16f4:	bf5f      	itttt	pl
    16f6:	ee30 0a60 	vsubpl.f32	s0, s0, s1
    16fa:	ee31 1a60 	vsubpl.f32	s2, s2, s1
    16fe:	ee32 2a61 	vsubpl.f32	s4, s4, s3
    1702:	eec0 7a01 	vdivpl.f32	s15, s0, s2
    1706:	bf4c      	ite	mi
    1708:	eef0 1a42 	vmovmi.f32	s3, s4
    170c:	eee7 1a82 	vfmapl.f32	s3, s15, s4
    1710:	eeb0 0a61 	vmov.f32	s0, s3
    1714:	4770      	bx	lr

Disassembly of section .text.update_spwm_settings:

00001718 <update_spwm_settings>:
    1718:	4b5d      	ldr	r3, [pc, #372]	; (1890 <update_spwm_settings+0x178>)
    171a:	485e      	ldr	r0, [pc, #376]	; (1894 <update_spwm_settings+0x17c>)
    171c:	4a5e      	ldr	r2, [pc, #376]	; (1898 <update_spwm_settings+0x180>)
    171e:	447b      	add	r3, pc
    1720:	edd3 7a00 	vldr	s15, [r3]
    1724:	4b5d      	ldr	r3, [pc, #372]	; (189c <update_spwm_settings+0x184>)
    1726:	447b      	add	r3, pc
    1728:	ed93 7a00 	vldr	s14, [r3]
    172c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1730:	b570      	push	{r4, r5, r6, lr}
    1732:	eec7 6a27 	vdiv.f32	s13, s14, s15
    1736:	4478      	add	r0, pc
    1738:	447a      	add	r2, pc
    173a:	6803      	ldr	r3, [r0, #0]
    173c:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    1740:	3301      	adds	r3, #1
    1742:	ed2d 8b02 	vpush	{d8}
    1746:	edc1 6a00 	vstr	s13, [r1]
    174a:	ed9f 8a4e 	vldr	s16, [pc, #312]	; 1884 <update_spwm_settings+0x16c>
    174e:	edd2 7a00 	vldr	s15, [r2]
    1752:	ed92 7a01 	vldr	s14, [r2, #4]
    1756:	ee77 7a88 	vadd.f32	s15, s15, s16
    175a:	2105      	movs	r1, #5
    175c:	ee77 7a87 	vadd.f32	s15, s15, s14
    1760:	ed92 7a02 	vldr	s14, [r2, #8]
    1764:	fb93 f1f1 	sdiv	r1, r3, r1
    1768:	ee77 7a87 	vadd.f32	s15, s15, s14
    176c:	ed92 7a03 	vldr	s14, [r2, #12]
    1770:	ee77 7a87 	vadd.f32	s15, s15, s14
    1774:	ed92 7a04 	vldr	s14, [r2, #16]
    1778:	ee77 7a87 	vadd.f32	s15, s15, s14
    177c:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
    1780:	ee87 6a87 	vdiv.f32	s12, s15, s14
    1784:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    1788:	1a5b      	subs	r3, r3, r1
    178a:	b08e      	sub	sp, #56	; 0x38
    178c:	6003      	str	r3, [r0, #0]
    178e:	eddf 7a3e 	vldr	s15, [pc, #248]	; 1888 <update_spwm_settings+0x170>
    1792:	ee36 7a66 	vsub.f32	s14, s12, s13
    1796:	eeb4 7ac8 	vcmpe.f32	s14, s16
    179a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    179e:	bf48      	it	mi
    17a0:	eeb1 7a47 	vnegmi.f32	s14, s14
    17a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
    17a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    17ac:	d858      	bhi.n	1860 <update_spwm_settings+0x148>
    17ae:	4b3c      	ldr	r3, [pc, #240]	; (18a0 <update_spwm_settings+0x188>)
    17b0:	2201      	movs	r2, #1
    17b2:	447b      	add	r3, pc
    17b4:	4c3b      	ldr	r4, [pc, #236]	; (18a4 <update_spwm_settings+0x18c>)
    17b6:	eddf 1a33 	vldr	s3, [pc, #204]	; 1884 <update_spwm_settings+0x16c>
    17ba:	ed9f 1a34 	vldr	s2, [pc, #208]	; 188c <update_spwm_settings+0x174>
    17be:	701a      	strb	r2, [r3, #0]
    17c0:	447c      	add	r4, pc
    17c2:	ed94 0a00 	vldr	s0, [r4]
    17c6:	4d38      	ldr	r5, [pc, #224]	; (18a8 <update_spwm_settings+0x190>)
    17c8:	4e38      	ldr	r6, [pc, #224]	; (18ac <update_spwm_settings+0x194>)
    17ca:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
    17ce:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
    17d2:	f7ff ff81 	bl	16d8 <map_value>
    17d6:	ed9f 2a2b 	vldr	s4, [pc, #172]	; 1884 <update_spwm_settings+0x16c>
    17da:	447d      	add	r5, pc
    17dc:	ed85 0a00 	vstr	s0, [r5]
    17e0:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    17e4:	eeb3 1a09 	vmov.f32	s2, #57	; 0x41c80000  25.0
    17e8:	eef2 0a0c 	vmov.f32	s1, #44	; 0x41600000  14.0
    17ec:	eeb0 0a42 	vmov.f32	s0, s4
    17f0:	f7ff ff72 	bl	16d8 <map_value>
    17f4:	edd5 7a00 	vldr	s15, [r5]
    17f8:	492d      	ldr	r1, [pc, #180]	; (18b0 <update_spwm_settings+0x198>)
    17fa:	edd4 0a00 	vldr	s1, [r4]
    17fe:	ee77 7a88 	vadd.f32	s15, s15, s16
    1802:	466c      	mov	r4, sp
    1804:	ee27 0a80 	vmul.f32	s0, s15, s0
    1808:	4479      	add	r1, pc
    180a:	ed85 0a00 	vstr	s0, [r5]
    180e:	4620      	mov	r0, r4
    1810:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 1884 <update_spwm_settings+0x16c>
    1814:	f000 f9c2 	bl	1b9c <GetSpeedRangeAtSpeed>
    1818:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    181a:	447e      	add	r6, pc
    181c:	4635      	mov	r5, r6
    181e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1820:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1822:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1824:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1826:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1828:	4b22      	ldr	r3, [pc, #136]	; (18b4 <update_spwm_settings+0x19c>)
    182a:	447b      	add	r3, pc
    182c:	e894 0003 	ldmia.w	r4, {r0, r1}
    1830:	781b      	ldrb	r3, [r3, #0]
    1832:	2b01      	cmp	r3, #1
    1834:	e885 0003 	stmia.w	r5, {r0, r1}
    1838:	d01f      	beq.n	187a <update_spwm_settings+0x162>
    183a:	2b02      	cmp	r3, #2
    183c:	d01f      	beq.n	187e <update_spwm_settings+0x166>
    183e:	b95b      	cbnz	r3, 1858 <update_spwm_settings+0x140>
    1840:	3608      	adds	r6, #8
    1842:	4b1d      	ldr	r3, [pc, #116]	; (18b8 <update_spwm_settings+0x1a0>)
    1844:	edd6 7a01 	vldr	s15, [r6, #4]
    1848:	447b      	add	r3, pc
    184a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    184e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    1852:	edc3 7a02 	vstr	s15, [r3, #8]
    1856:	611a      	str	r2, [r3, #16]
    1858:	b00e      	add	sp, #56	; 0x38
    185a:	ecbd 8b02 	vpop	{d8}
    185e:	bd70      	pop	{r4, r5, r6, pc}
    1860:	eef4 6ac6 	vcmpe.f32	s13, s12
    1864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1868:	dd03      	ble.n	1872 <update_spwm_settings+0x15a>
    186a:	4b14      	ldr	r3, [pc, #80]	; (18bc <update_spwm_settings+0x1a4>)
    186c:	2200      	movs	r2, #0
    186e:	447b      	add	r3, pc
    1870:	e7a0      	b.n	17b4 <update_spwm_settings+0x9c>
    1872:	4b13      	ldr	r3, [pc, #76]	; (18c0 <update_spwm_settings+0x1a8>)
    1874:	2202      	movs	r2, #2
    1876:	447b      	add	r3, pc
    1878:	e79c      	b.n	17b4 <update_spwm_settings+0x9c>
    187a:	3618      	adds	r6, #24
    187c:	e7e1      	b.n	1842 <update_spwm_settings+0x12a>
    187e:	3628      	adds	r6, #40	; 0x28
    1880:	e7df      	b.n	1842 <update_spwm_settings+0x12a>
    1882:	bf00      	nop
    1884:	00000000 	andeq	r0, r0, r0
    1888:	3dcccccd 	stclcc	12, cr12, [ip, #820]	; 0x334
    188c:	42f00000 	rscsmi	r0, r0, #0
    1890:	ffffee1e 			; <UNDEFINED> instruction: 0xffffee1e
    1894:	ffffed86 			; <UNDEFINED> instruction: 0xffffed86
    1898:	ffffee14 			; <UNDEFINED> instruction: 0xffffee14
    189c:	ffffee06 			; <UNDEFINED> instruction: 0xffffee06
    18a0:	ffffe93a 			; <UNDEFINED> instruction: 0xffffe93a
    18a4:	ffffed64 			; <UNDEFINED> instruction: 0xffffed64
    18a8:	ffffecea 			; <UNDEFINED> instruction: 0xffffecea
    18ac:	ffffe8d6 			; <UNDEFINED> instruction: 0xffffe8d6
    18b0:	ffffe920 			; <UNDEFINED> instruction: 0xffffe920
    18b4:	ffffe8c2 			; <UNDEFINED> instruction: 0xffffe8c2
    18b8:	ffffeca8 			; <UNDEFINED> instruction: 0xffffeca8
    18bc:	ffffe87e 			; <UNDEFINED> instruction: 0xffffe87e
    18c0:	ffffe876 			; <UNDEFINED> instruction: 0xffffe876

Disassembly of section .text.ext_set_motor_current:

000018c4 <ext_set_motor_current>:
    18c4:	2901      	cmp	r1, #1
    18c6:	b538      	push	{r3, r4, r5, lr}
    18c8:	4c20      	ldr	r4, [pc, #128]	; (194c <ext_set_motor_current+0x88>)
    18ca:	4605      	mov	r5, r0
    18cc:	d002      	beq.n	18d4 <ext_set_motor_current+0x10>
    18ce:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    18d2:	bd38      	pop	{r3, r4, r5, pc}
    18d4:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    18d6:	6800      	ldr	r0, [r0, #0]
    18d8:	4798      	blx	r3
    18da:	2800      	cmp	r0, #0
    18dc:	d0f7      	beq.n	18ce <ext_set_motor_current+0xa>
    18de:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    18e0:	6828      	ldr	r0, [r5, #0]
    18e2:	4798      	blx	r3
    18e4:	481b      	ldr	r0, [pc, #108]	; (1954 <ext_set_motor_current+0x90>)
    18e6:	4a1c      	ldr	r2, [pc, #112]	; (1958 <ext_set_motor_current+0x94>)
    18e8:	ed9f 7a19 	vldr	s14, [pc, #100]	; 1950 <ext_set_motor_current+0x8c>
    18ec:	4478      	add	r0, pc
    18ee:	447a      	add	r2, pc
    18f0:	6803      	ldr	r3, [r0, #0]
    18f2:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    18f6:	ed81 0a00 	vstr	s0, [r1]
    18fa:	edd2 7a00 	vldr	s15, [r2]
    18fe:	ee77 7a87 	vadd.f32	s15, s15, s14
    1902:	ed92 7a01 	vldr	s14, [r2, #4]
    1906:	ee77 7a87 	vadd.f32	s15, s15, s14
    190a:	ed92 7a02 	vldr	s14, [r2, #8]
    190e:	ee77 7a87 	vadd.f32	s15, s15, s14
    1912:	ed92 7a03 	vldr	s14, [r2, #12]
    1916:	ee77 7a87 	vadd.f32	s15, s15, s14
    191a:	ed92 7a04 	vldr	s14, [r2, #16]
    191e:	ee77 7a87 	vadd.f32	s15, s15, s14
    1922:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
    1926:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    192a:	3301      	adds	r3, #1
    192c:	2105      	movs	r1, #5
    192e:	fb93 f1f1 	sdiv	r1, r3, r1
    1932:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    1936:	1a5b      	subs	r3, r3, r1
    1938:	6003      	str	r3, [r0, #0]
    193a:	4b08      	ldr	r3, [pc, #32]	; (195c <ext_set_motor_current+0x98>)
    193c:	447b      	add	r3, pc
    193e:	ed83 7a00 	vstr	s14, [r3]
    1942:	f7ff fee9 	bl	1718 <update_spwm_settings>
    1946:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    194a:	e7c2      	b.n	18d2 <ext_set_motor_current+0xe>
    194c:	1000f800 	andne	pc, r0, r0, lsl #16
    1950:	00000000 	andeq	r0, r0, r0
    1954:	ffffebc8 			; <UNDEFINED> instruction: 0xffffebc8
    1958:	ffffebee 			; <UNDEFINED> instruction: 0xffffebee
    195c:	ffffebe8 			; <UNDEFINED> instruction: 0xffffebe8

Disassembly of section .text.ext_set_motor_hz:

00001960 <ext_set_motor_hz>:
    1960:	2901      	cmp	r1, #1
    1962:	b538      	push	{r3, r4, r5, lr}
    1964:	4c20      	ldr	r4, [pc, #128]	; (19e8 <ext_set_motor_hz+0x88>)
    1966:	4605      	mov	r5, r0
    1968:	d002      	beq.n	1970 <ext_set_motor_hz+0x10>
    196a:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    196e:	bd38      	pop	{r3, r4, r5, pc}
    1970:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1972:	6800      	ldr	r0, [r0, #0]
    1974:	4798      	blx	r3
    1976:	2800      	cmp	r0, #0
    1978:	d0f7      	beq.n	196a <ext_set_motor_hz+0xa>
    197a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    197c:	6828      	ldr	r0, [r5, #0]
    197e:	4798      	blx	r3
    1980:	481b      	ldr	r0, [pc, #108]	; (19f0 <ext_set_motor_hz+0x90>)
    1982:	4a1c      	ldr	r2, [pc, #112]	; (19f4 <ext_set_motor_hz+0x94>)
    1984:	ed9f 7a19 	vldr	s14, [pc, #100]	; 19ec <ext_set_motor_hz+0x8c>
    1988:	4478      	add	r0, pc
    198a:	447a      	add	r2, pc
    198c:	6803      	ldr	r3, [r0, #0]
    198e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    1992:	ed81 0a00 	vstr	s0, [r1]
    1996:	edd2 7a00 	vldr	s15, [r2]
    199a:	ee77 7a87 	vadd.f32	s15, s15, s14
    199e:	ed92 7a01 	vldr	s14, [r2, #4]
    19a2:	ee77 7a87 	vadd.f32	s15, s15, s14
    19a6:	ed92 7a02 	vldr	s14, [r2, #8]
    19aa:	ee77 7a87 	vadd.f32	s15, s15, s14
    19ae:	ed92 7a03 	vldr	s14, [r2, #12]
    19b2:	ee77 7a87 	vadd.f32	s15, s15, s14
    19b6:	ed92 7a04 	vldr	s14, [r2, #16]
    19ba:	ee77 7a87 	vadd.f32	s15, s15, s14
    19be:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
    19c2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    19c6:	3301      	adds	r3, #1
    19c8:	2105      	movs	r1, #5
    19ca:	fb93 f1f1 	sdiv	r1, r3, r1
    19ce:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    19d2:	1a5b      	subs	r3, r3, r1
    19d4:	6003      	str	r3, [r0, #0]
    19d6:	4b08      	ldr	r3, [pc, #32]	; (19f8 <ext_set_motor_hz+0x98>)
    19d8:	447b      	add	r3, pc
    19da:	ed83 7a00 	vstr	s14, [r3]
    19de:	f7ff fe9b 	bl	1718 <update_spwm_settings>
    19e2:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    19e6:	e7c2      	b.n	196e <ext_set_motor_hz+0xe>
    19e8:	1000f800 	andne	pc, r0, r0, lsl #16
    19ec:	00000000 	andeq	r0, r0, r0
    19f0:	ffffeb30 			; <UNDEFINED> instruction: 0xffffeb30
    19f4:	ffffeb86 			; <UNDEFINED> instruction: 0xffffeb86
    19f8:	ffffeb54 			; <UNDEFINED> instruction: 0xffffeb54

Disassembly of section .text.ext_set_motor_poles:

000019fc <ext_set_motor_poles>:
    19fc:	2901      	cmp	r1, #1
    19fe:	b538      	push	{r3, r4, r5, lr}
    1a00:	4c0c      	ldr	r4, [pc, #48]	; (1a34 <ext_set_motor_poles+0x38>)
    1a02:	4605      	mov	r5, r0
    1a04:	d002      	beq.n	1a0c <ext_set_motor_poles+0x10>
    1a06:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1a0a:	bd38      	pop	{r3, r4, r5, pc}
    1a0c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1a0e:	6800      	ldr	r0, [r0, #0]
    1a10:	4798      	blx	r3
    1a12:	2800      	cmp	r0, #0
    1a14:	d0f7      	beq.n	1a06 <ext_set_motor_poles+0xa>
    1a16:	6828      	ldr	r0, [r5, #0]
    1a18:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1a1a:	4798      	blx	r3
    1a1c:	4b06      	ldr	r3, [pc, #24]	; (1a38 <ext_set_motor_poles+0x3c>)
    1a1e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    1a22:	447b      	add	r3, pc
    1a24:	ed83 0a00 	vstr	s0, [r3]
    1a28:	f7ff fe76 	bl	1718 <update_spwm_settings>
    1a2c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1a30:	e7eb      	b.n	1a0a <ext_set_motor_poles+0xe>
    1a32:	bf00      	nop
    1a34:	1000f800 	andne	pc, r0, r0, lsl #16
    1a38:	ffffeb1a 			; <UNDEFINED> instruction: 0xffffeb1a

Disassembly of section .text.ext_set_speed_kmh:

00001a3c <ext_set_speed_kmh>:
    1a3c:	2901      	cmp	r1, #1
    1a3e:	b538      	push	{r3, r4, r5, lr}
    1a40:	4c0e      	ldr	r4, [pc, #56]	; (1a7c <ext_set_speed_kmh+0x40>)
    1a42:	4605      	mov	r5, r0
    1a44:	d002      	beq.n	1a4c <ext_set_speed_kmh+0x10>
    1a46:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1a4a:	bd38      	pop	{r3, r4, r5, pc}
    1a4c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1a4e:	6800      	ldr	r0, [r0, #0]
    1a50:	4798      	blx	r3
    1a52:	2800      	cmp	r0, #0
    1a54:	d0f7      	beq.n	1a46 <ext_set_speed_kmh+0xa>
    1a56:	6828      	ldr	r0, [r5, #0]
    1a58:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1a5a:	4798      	blx	r3
    1a5c:	4908      	ldr	r1, [pc, #32]	; (1a80 <ext_set_speed_kmh+0x44>)
    1a5e:	4479      	add	r1, pc
    1a60:	2205      	movs	r2, #5
    1a62:	680b      	ldr	r3, [r1, #0]
    1a64:	3301      	adds	r3, #1
    1a66:	fb93 f2f2 	sdiv	r2, r3, r2
    1a6a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    1a6e:	1a9b      	subs	r3, r3, r2
    1a70:	600b      	str	r3, [r1, #0]
    1a72:	f7ff fe51 	bl	1718 <update_spwm_settings>
    1a76:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1a7a:	e7e6      	b.n	1a4a <ext_set_speed_kmh+0xe>
    1a7c:	1000f800 	andne	pc, r0, r0, lsl #16
    1a80:	ffffea62 			; <UNDEFINED> instruction: 0xffffea62

Disassembly of section .text.AddSPWM_AsyncFixed:

00001a84 <AddSPWM_AsyncFixed>:
    1a84:	2201      	movs	r2, #1
    1a86:	7002      	strb	r2, [r0, #0]
    1a88:	2200      	movs	r2, #0
    1a8a:	e9c0 1101 	strd	r1, r1, [r0, #4]
    1a8e:	60c2      	str	r2, [r0, #12]
    1a90:	4770      	bx	lr

Disassembly of section .text.SetSPWM_Acceleration:

00001a92 <SetSPWM_Acceleration>:
    1a92:	b082      	sub	sp, #8
    1a94:	b510      	push	{r4, lr}
    1a96:	290f      	cmp	r1, #15
    1a98:	ac02      	add	r4, sp, #8
    1a9a:	e884 000c 	stmia.w	r4, {r2, r3}
    1a9e:	dc08      	bgt.n	1ab2 <SetSPWM_Acceleration+0x20>
    1aa0:	2438      	movs	r4, #56	; 0x38
    1aa2:	fb04 0001 	mla	r0, r4, r1, r0
    1aa6:	ab02      	add	r3, sp, #8
    1aa8:	f100 0410 	add.w	r4, r0, #16
    1aac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1aae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1ab2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1ab6:	b002      	add	sp, #8
    1ab8:	4770      	bx	lr

Disassembly of section .text.SetSPWM_Coasting:

00001aba <SetSPWM_Coasting>:
    1aba:	b082      	sub	sp, #8
    1abc:	b510      	push	{r4, lr}
    1abe:	290f      	cmp	r1, #15
    1ac0:	ac02      	add	r4, sp, #8
    1ac2:	e884 000c 	stmia.w	r4, {r2, r3}
    1ac6:	dc08      	bgt.n	1ada <SetSPWM_Coasting+0x20>
    1ac8:	2438      	movs	r4, #56	; 0x38
    1aca:	fb04 0001 	mla	r0, r4, r1, r0
    1ace:	ab02      	add	r3, sp, #8
    1ad0:	f100 0420 	add.w	r4, r0, #32
    1ad4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1ad6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1ada:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1ade:	b002      	add	sp, #8
    1ae0:	4770      	bx	lr

Disassembly of section .text.SetSPWM_Deceleration:

00001ae2 <SetSPWM_Deceleration>:
    1ae2:	b082      	sub	sp, #8
    1ae4:	b510      	push	{r4, lr}
    1ae6:	290f      	cmp	r1, #15
    1ae8:	ac02      	add	r4, sp, #8
    1aea:	e884 000c 	stmia.w	r4, {r2, r3}
    1aee:	dc08      	bgt.n	1b02 <SetSPWM_Deceleration+0x20>
    1af0:	2438      	movs	r4, #56	; 0x38
    1af2:	fb04 0001 	mla	r0, r4, r1, r0
    1af6:	ab02      	add	r3, sp, #8
    1af8:	f100 0430 	add.w	r4, r0, #48	; 0x30
    1afc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1afe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1b02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1b06:	b002      	add	sp, #8
    1b08:	4770      	bx	lr

Disassembly of section .text.SetSpeedRangeSpeed:

00001b0a <SetSpeedRangeSpeed>:
    1b0a:	290f      	cmp	r1, #15
    1b0c:	dc0b      	bgt.n	1b26 <SetSpeedRangeSpeed+0x1c>
    1b0e:	2338      	movs	r3, #56	; 0x38
    1b10:	fb03 0101 	mla	r1, r3, r1, r0
    1b14:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
    1b18:	ed81 0a02 	vstr	s0, [r1, #8]
    1b1c:	3301      	adds	r3, #1
    1b1e:	edc1 0a03 	vstr	s1, [r1, #12]
    1b22:	f8c0 3388 	str.w	r3, [r0, #904]	; 0x388
    1b26:	4770      	bx	lr

Disassembly of section .text.InitializeConfiguration:

00001b28 <InitializeConfiguration>:
    1b28:	b570      	push	{r4, r5, r6, lr}
    1b2a:	4b1b      	ldr	r3, [pc, #108]	; (1b98 <InitializeConfiguration+0x70>)
    1b2c:	6003      	str	r3, [r0, #0]
    1b2e:	b086      	sub	sp, #24
    1b30:	ac02      	add	r4, sp, #8
    1b32:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    1b36:	4605      	mov	r5, r0
    1b38:	ae04      	add	r6, sp, #16
    1b3a:	6043      	str	r3, [r0, #4]
    1b3c:	f241 7170 	movw	r1, #6000	; 0x1770
    1b40:	4620      	mov	r0, r4
    1b42:	f7ff ff9f 	bl	1a84 <AddSPWM_AsyncFixed>
    1b46:	e896 0003 	ldmia.w	r6, {r0, r1}
    1b4a:	e88d 0003 	stmia.w	sp, {r0, r1}
    1b4e:	4628      	mov	r0, r5
    1b50:	e894 000c 	ldmia.w	r4, {r2, r3}
    1b54:	2100      	movs	r1, #0
    1b56:	f7ff ff9c 	bl	1a92 <SetSPWM_Acceleration>
    1b5a:	e896 0003 	ldmia.w	r6, {r0, r1}
    1b5e:	e88d 0003 	stmia.w	sp, {r0, r1}
    1b62:	4628      	mov	r0, r5
    1b64:	e894 000c 	ldmia.w	r4, {r2, r3}
    1b68:	2100      	movs	r1, #0
    1b6a:	f7ff ffa6 	bl	1aba <SetSPWM_Coasting>
    1b6e:	e896 0003 	ldmia.w	r6, {r0, r1}
    1b72:	e88d 0003 	stmia.w	sp, {r0, r1}
    1b76:	4628      	mov	r0, r5
    1b78:	e894 000c 	ldmia.w	r4, {r2, r3}
    1b7c:	2100      	movs	r1, #0
    1b7e:	f7ff ffb0 	bl	1ae2 <SetSPWM_Deceleration>
    1b82:	eef3 0a0f 	vmov.f32	s1, #63	; 0x41f80000  31.0
    1b86:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
    1b8a:	2100      	movs	r1, #0
    1b8c:	4628      	mov	r0, r5
    1b8e:	b006      	add	sp, #24
    1b90:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    1b94:	f7ff bfb9 	b.w	1b0a <SetSpeedRangeSpeed>
    1b98:	42c80000 	sbcmi	r0, r8, #0

Disassembly of section .text.GetSpeedRangeAtSpeed:

00001b9c <GetSpeedRangeAtSpeed>:
    1b9c:	b570      	push	{r4, r5, r6, lr}
    1b9e:	ed2d 8b02 	vpush	{d8}
    1ba2:	b08e      	sub	sp, #56	; 0x38
    1ba4:	466b      	mov	r3, sp
    1ba6:	4606      	mov	r6, r0
    1ba8:	460c      	mov	r4, r1
    1baa:	4618      	mov	r0, r3
    1bac:	2238      	movs	r2, #56	; 0x38
    1bae:	2100      	movs	r1, #0
    1bb0:	eeb0 8a40 	vmov.f32	s16, s0
    1bb4:	eef0 8a60 	vmov.f32	s17, s1
    1bb8:	f7fe fe9a 	bl	8f0 <memset>
    1bbc:	4603      	mov	r3, r0
    1bbe:	b114      	cbz	r4, 1bc6 <GetSpeedRangeAtSpeed+0x2a>
    1bc0:	f8d4 0388 	ldr.w	r0, [r4, #904]	; 0x388
    1bc4:	b990      	cbnz	r0, 1bec <GetSpeedRangeAtSpeed+0x50>
    1bc6:	4a25      	ldr	r2, [pc, #148]	; (1c5c <GetSpeedRangeAtSpeed+0xc0>)
    1bc8:	9201      	str	r2, [sp, #4]
    1bca:	4635      	mov	r5, r6
    1bcc:	461c      	mov	r4, r3
    1bce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1bd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1bd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1bd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1bd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1bd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1bda:	e894 0003 	ldmia.w	r4, {r0, r1}
    1bde:	e885 0003 	stmia.w	r5, {r0, r1}
    1be2:	4630      	mov	r0, r6
    1be4:	b00e      	add	sp, #56	; 0x38
    1be6:	ecbd 8b02 	vpop	{d8}
    1bea:	bd70      	pop	{r4, r5, r6, pc}
    1bec:	edd4 7a00 	vldr	s15, [r4]
    1bf0:	eef4 7a48 	vcmp.f32	s15, s16
    1bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1bf8:	bf48      	it	mi
    1bfa:	eeb0 8a67 	vmovmi.f32	s16, s15
    1bfe:	edd4 7a01 	vldr	s15, [r4, #4]
    1c02:	eef4 7ac8 	vcmpe.f32	s15, s16
    1c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1c0a:	dd06      	ble.n	1c1a <GetSpeedRangeAtSpeed+0x7e>
    1c0c:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
    1c10:	eef4 8ae7 	vcmpe.f32	s17, s15
    1c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1c18:	d4d5      	bmi.n	1bc6 <GetSpeedRangeAtSpeed+0x2a>
    1c1a:	4622      	mov	r2, r4
    1c1c:	2100      	movs	r1, #0
    1c1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    1c22:	4288      	cmp	r0, r1
    1c24:	ddcf      	ble.n	1bc6 <GetSpeedRangeAtSpeed+0x2a>
    1c26:	edd2 7a02 	vldr	s15, [r2, #8]
    1c2a:	b909      	cbnz	r1, 1c30 <GetSpeedRangeAtSpeed+0x94>
    1c2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
    1c30:	eeb4 8ae7 	vcmpe.f32	s16, s15
    1c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1c38:	db0c      	blt.n	1c54 <GetSpeedRangeAtSpeed+0xb8>
    1c3a:	edd2 7a03 	vldr	s15, [r2, #12]
    1c3e:	eef4 7ac8 	vcmpe.f32	s15, s16
    1c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1c46:	db05      	blt.n	1c54 <GetSpeedRangeAtSpeed+0xb8>
    1c48:	2338      	movs	r3, #56	; 0x38
    1c4a:	fb03 4401 	mla	r4, r3, r1, r4
    1c4e:	4635      	mov	r5, r6
    1c50:	3408      	adds	r4, #8
    1c52:	e7bc      	b.n	1bce <GetSpeedRangeAtSpeed+0x32>
    1c54:	3101      	adds	r1, #1
    1c56:	3238      	adds	r2, #56	; 0x38
    1c58:	e7e3      	b.n	1c22 <GetSpeedRangeAtSpeed+0x86>
    1c5a:	bf00      	nop
    1c5c:	47c34f80 	strbmi	r4, [r3, r0, lsl #31]

Disassembly of section .text.PrintSPWMConfig:

00001c60 <PrintSPWMConfig>:
    1c60:	b570      	push	{r4, r5, r6, lr}
    1c62:	7803      	ldrb	r3, [r0, #0]
    1c64:	4604      	mov	r4, r0
    1c66:	2b04      	cmp	r3, #4
    1c68:	d82e      	bhi.n	1cc8 <PrintSPWMConfig+0x68>
    1c6a:	e8df f003 	tbb	[pc, r3]
    1c6e:	2421032a 	strtcs	r0, [r1], #-810	; 0xfffffcd6
    1c72:	491b0027 	ldmdbmi	fp, {r0, r1, r2, r5}
    1c76:	4479      	add	r1, pc
    1c78:	4d19      	ldr	r5, [pc, #100]	; (1ce0 <PrintSPWMConfig+0x80>)
    1c7a:	481b      	ldr	r0, [pc, #108]	; (1ce8 <PrintSPWMConfig+0x88>)
    1c7c:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1c80:	4478      	add	r0, pc
    1c82:	4798      	blx	r3
    1c84:	7823      	ldrb	r3, [r4, #0]
    1c86:	1e5a      	subs	r2, r3, #1
    1c88:	2a02      	cmp	r2, #2
    1c8a:	d820      	bhi.n	1cce <PrintSPWMConfig+0x6e>
    1c8c:	4817      	ldr	r0, [pc, #92]	; (1cec <PrintSPWMConfig+0x8c>)
    1c8e:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1c92:	6861      	ldr	r1, [r4, #4]
    1c94:	4478      	add	r0, pc
    1c96:	4798      	blx	r3
    1c98:	7823      	ldrb	r3, [r4, #0]
    1c9a:	3b02      	subs	r3, #2
    1c9c:	2b01      	cmp	r3, #1
    1c9e:	d81e      	bhi.n	1cde <PrintSPWMConfig+0x7e>
    1ca0:	4813      	ldr	r0, [pc, #76]	; (1cf0 <PrintSPWMConfig+0x90>)
    1ca2:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1ca6:	68a1      	ldr	r1, [r4, #8]
    1ca8:	4478      	add	r0, pc
    1caa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    1cae:	4718      	bx	r3
    1cb0:	4910      	ldr	r1, [pc, #64]	; (1cf4 <PrintSPWMConfig+0x94>)
    1cb2:	4479      	add	r1, pc
    1cb4:	e7e0      	b.n	1c78 <PrintSPWMConfig+0x18>
    1cb6:	4910      	ldr	r1, [pc, #64]	; (1cf8 <PrintSPWMConfig+0x98>)
    1cb8:	4479      	add	r1, pc
    1cba:	e7dd      	b.n	1c78 <PrintSPWMConfig+0x18>
    1cbc:	490f      	ldr	r1, [pc, #60]	; (1cfc <PrintSPWMConfig+0x9c>)
    1cbe:	4479      	add	r1, pc
    1cc0:	e7da      	b.n	1c78 <PrintSPWMConfig+0x18>
    1cc2:	490f      	ldr	r1, [pc, #60]	; (1d00 <PrintSPWMConfig+0xa0>)
    1cc4:	4479      	add	r1, pc
    1cc6:	e7d7      	b.n	1c78 <PrintSPWMConfig+0x18>
    1cc8:	490e      	ldr	r1, [pc, #56]	; (1d04 <PrintSPWMConfig+0xa4>)
    1cca:	4479      	add	r1, pc
    1ccc:	e7d4      	b.n	1c78 <PrintSPWMConfig+0x18>
    1cce:	2b04      	cmp	r3, #4
    1cd0:	d105      	bne.n	1cde <PrintSPWMConfig+0x7e>
    1cd2:	480d      	ldr	r0, [pc, #52]	; (1d08 <PrintSPWMConfig+0xa8>)
    1cd4:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
    1cd8:	68e1      	ldr	r1, [r4, #12]
    1cda:	4478      	add	r0, pc
    1cdc:	e7e5      	b.n	1caa <PrintSPWMConfig+0x4a>
    1cde:	bd70      	pop	{r4, r5, r6, pc}
    1ce0:	1000f800 	andne	pc, r0, r0, lsl #16
    1ce4:	ffffeedd 			; <UNDEFINED> instruction: 0xffffeedd
    1ce8:	fffff115 			; <UNDEFINED> instruction: 0xfffff115
    1cec:	fffff114 			; <UNDEFINED> instruction: 0xfffff114
    1cf0:	fffff124 			; <UNDEFINED> instruction: 0xfffff124
    1cf4:	ffffee7e 			; <UNDEFINED> instruction: 0xffffee7e
    1cf8:	ffffee83 			; <UNDEFINED> instruction: 0xffffee83
    1cfc:	ffffee89 			; <UNDEFINED> instruction: 0xffffee89
    1d00:	fffff0b8 			; <UNDEFINED> instruction: 0xfffff0b8
    1d04:	ffffee48 			; <UNDEFINED> instruction: 0xffffee48
    1d08:	fffff114 			; <UNDEFINED> instruction: 0xfffff114

Disassembly of section .text.PrintInverterConfig:

00001d0c <PrintInverterConfig>:
    1d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1d10:	4c32      	ldr	r4, [pc, #200]	; (1ddc <PrintInverterConfig+0xd0>)
    1d12:	4605      	mov	r5, r0
    1d14:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1d18:	b920      	cbnz	r0, 1d24 <PrintInverterConfig+0x18>
    1d1a:	4831      	ldr	r0, [pc, #196]	; (1de0 <PrintInverterConfig+0xd4>)
    1d1c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1d20:	4478      	add	r0, pc
    1d22:	4718      	bx	r3
    1d24:	482f      	ldr	r0, [pc, #188]	; (1de4 <PrintInverterConfig+0xd8>)
    1d26:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 1de8 <PrintInverterConfig+0xdc>
    1d2a:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 1dec <PrintInverterConfig+0xe0>
    1d2e:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 1df0 <PrintInverterConfig+0xe4>
    1d32:	4478      	add	r0, pc
    1d34:	4798      	blx	r3
    1d36:	6828      	ldr	r0, [r5, #0]
    1d38:	f7fe fd7e 	bl	838 <__aeabi_f2d>
    1d3c:	4602      	mov	r2, r0
    1d3e:	482d      	ldr	r0, [pc, #180]	; (1df4 <PrintInverterConfig+0xe8>)
    1d40:	460b      	mov	r3, r1
    1d42:	4478      	add	r0, pc
    1d44:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1d48:	4788      	blx	r1
    1d4a:	482b      	ldr	r0, [pc, #172]	; (1df8 <PrintInverterConfig+0xec>)
    1d4c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1d50:	f8d5 1388 	ldr.w	r1, [r5, #904]	; 0x388
    1d54:	4478      	add	r0, pc
    1d56:	4798      	blx	r3
    1d58:	f105 0610 	add.w	r6, r5, #16
    1d5c:	2700      	movs	r7, #0
    1d5e:	44f8      	add	r8, pc
    1d60:	44f9      	add	r9, pc
    1d62:	44fa      	add	sl, pc
    1d64:	f8d5 3388 	ldr.w	r3, [r5, #904]	; 0x388
    1d68:	42bb      	cmp	r3, r7
    1d6a:	dc01      	bgt.n	1d70 <PrintInverterConfig+0x64>
    1d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1d70:	3701      	adds	r7, #1
    1d72:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1d76:	4639      	mov	r1, r7
    1d78:	4640      	mov	r0, r8
    1d7a:	4798      	blx	r3
    1d7c:	f856 0c08 	ldr.w	r0, [r6, #-8]
    1d80:	f7fe fd5a 	bl	838 <__aeabi_f2d>
    1d84:	4602      	mov	r2, r0
    1d86:	460b      	mov	r3, r1
    1d88:	4648      	mov	r0, r9
    1d8a:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1d8e:	4788      	blx	r1
    1d90:	f856 0c04 	ldr.w	r0, [r6, #-4]
    1d94:	f7fe fd50 	bl	838 <__aeabi_f2d>
    1d98:	4602      	mov	r2, r0
    1d9a:	460b      	mov	r3, r1
    1d9c:	4650      	mov	r0, sl
    1d9e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1da2:	4788      	blx	r1
    1da4:	4815      	ldr	r0, [pc, #84]	; (1dfc <PrintInverterConfig+0xf0>)
    1da6:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1daa:	4478      	add	r0, pc
    1dac:	4798      	blx	r3
    1dae:	4630      	mov	r0, r6
    1db0:	f7ff ff56 	bl	1c60 <PrintSPWMConfig>
    1db4:	4812      	ldr	r0, [pc, #72]	; (1e00 <PrintInverterConfig+0xf4>)
    1db6:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1dba:	4478      	add	r0, pc
    1dbc:	4798      	blx	r3
    1dbe:	f106 0010 	add.w	r0, r6, #16
    1dc2:	f7ff ff4d 	bl	1c60 <PrintSPWMConfig>
    1dc6:	480f      	ldr	r0, [pc, #60]	; (1e04 <PrintInverterConfig+0xf8>)
    1dc8:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1dcc:	4478      	add	r0, pc
    1dce:	4798      	blx	r3
    1dd0:	f106 0020 	add.w	r0, r6, #32
    1dd4:	f7ff ff44 	bl	1c60 <PrintSPWMConfig>
    1dd8:	3638      	adds	r6, #56	; 0x38
    1dda:	e7c3      	b.n	1d64 <PrintInverterConfig+0x58>
    1ddc:	1000f800 	andne	pc, r0, r0, lsl #16
    1de0:	fffff0ec 			; <UNDEFINED> instruction: 0xfffff0ec
    1de4:	fffff0fa 			; <UNDEFINED> instruction: 0xfffff0fa
    1de8:	fffff11b 			; <UNDEFINED> instruction: 0xfffff11b
    1dec:	fffff12b 			; <UNDEFINED> instruction: 0xfffff12b
    1df0:	fffff0e3 			; <UNDEFINED> instruction: 0xfffff0e3
    1df4:	fffff103 			; <UNDEFINED> instruction: 0xfffff103
    1df8:	fffff107 			; <UNDEFINED> instruction: 0xfffff107
    1dfc:	fffff0f7 			; <UNDEFINED> instruction: 0xfffff0f7
    1e00:	fffff10b 			; <UNDEFINED> instruction: 0xfffff10b
    1e04:	fffff119 			; <UNDEFINED> instruction: 0xfffff119

Disassembly of section .text.get_enhanced_random:

00001e08 <get_enhanced_random>:
    1e08:	4a0d      	ldr	r2, [pc, #52]	; (1e40 <get_enhanced_random+0x38>)
    1e0a:	490e      	ldr	r1, [pc, #56]	; (1e44 <get_enhanced_random+0x3c>)
    1e0c:	447a      	add	r2, pc
    1e0e:	4479      	add	r1, pc
    1e10:	8813      	ldrh	r3, [r2, #0]
    1e12:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
    1e16:	490c      	ldr	r1, [pc, #48]	; (1e48 <get_enhanced_random+0x40>)
    1e18:	3301      	adds	r3, #1
    1e1a:	4479      	add	r1, pc
    1e1c:	b2db      	uxtb	r3, r3
    1e1e:	8013      	strh	r3, [r2, #0]
    1e20:	880b      	ldrh	r3, [r1, #0]
    1e22:	08da      	lsrs	r2, r3, #3
    1e24:	ea82 0293 	eor.w	r2, r2, r3, lsr #2
    1e28:	405a      	eors	r2, r3
    1e2a:	ea82 1253 	eor.w	r2, r2, r3, lsr #5
    1e2e:	f002 0201 	and.w	r2, r2, #1
    1e32:	085b      	lsrs	r3, r3, #1
    1e34:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
    1e38:	800b      	strh	r3, [r1, #0]
    1e3a:	4058      	eors	r0, r3
    1e3c:	4770      	bx	lr
    1e3e:	bf00      	nop
    1e40:	ffffe75c 			; <UNDEFINED> instruction: 0xffffe75c
    1e44:	fffff0fe 			; <UNDEFINED> instruction: 0xfffff0fe
    1e48:	ffffe2d4 			; <UNDEFINED> instruction: 0xffffe2d4

Disassembly of section .text.random_range:

00001e4c <random_range>:
    1e4c:	b538      	push	{r3, r4, r5, lr}
    1e4e:	4605      	mov	r5, r0
    1e50:	460c      	mov	r4, r1
    1e52:	f7ff ffd9 	bl	1e08 <get_enhanced_random>
    1e56:	1b61      	subs	r1, r4, r5
    1e58:	3101      	adds	r1, #1
    1e5a:	fb90 f3f1 	sdiv	r3, r0, r1
    1e5e:	fb03 0011 	mls	r0, r3, r1, r0
    1e62:	4428      	add	r0, r5
    1e64:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.SPWMGenerator_Init:

00001e68 <SPWMGenerator_Init>:
    1e68:	4a05      	ldr	r2, [pc, #20]	; (1e80 <SPWMGenerator_Init+0x18>)
    1e6a:	6082      	str	r2, [r0, #8]
    1e6c:	4a05      	ldr	r2, [pc, #20]	; (1e84 <SPWMGenerator_Init+0x1c>)
    1e6e:	60c2      	str	r2, [r0, #12]
    1e70:	2300      	movs	r3, #0
    1e72:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    1e76:	6003      	str	r3, [r0, #0]
    1e78:	6043      	str	r3, [r0, #4]
    1e7a:	6102      	str	r2, [r0, #16]
    1e7c:	6143      	str	r3, [r0, #20]
    1e7e:	4770      	bx	lr
    1e80:	447a0000 	ldrbtmi	r0, [sl], #-0
    1e84:	42c80000 	sbcmi	r0, r8, #0

Disassembly of section .text.SPWMGenerator_GenerateSawtooth:

00001e88 <SPWMGenerator_GenerateSawtooth>:
    1e88:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 1eb8 <SPWMGenerator_GenerateSawtooth+0x30>
    1e8c:	eec0 7a07 	vdiv.f32	s15, s0, s14
    1e90:	b082      	sub	sp, #8
    1e92:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 1ebc <SPWMGenerator_GenerateSawtooth+0x34>
    1e96:	ee67 7a87 	vmul.f32	s15, s15, s14
    1e9a:	eef4 7a47 	vcmp.f32	s15, s14
    1e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1ea2:	bfc8      	it	gt
    1ea4:	eef0 7a47 	vmovgt.f32	s15, s14
    1ea8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    1eac:	edcd 7a01 	vstr	s15, [sp, #4]
    1eb0:	f99d 0004 	ldrsb.w	r0, [sp, #4]
    1eb4:	b002      	add	sp, #8
    1eb6:	4770      	bx	lr
    1eb8:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
    1ebc:	42fe0000 	rscsmi	r0, lr, #0

Disassembly of section .text.SPWMGenerator_GenerateSamples:

00001ec0 <SPWMGenerator_GenerateSamples>:
    1ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1ec4:	ed2d 8b02 	vpush	{d8}
    1ec8:	9e08      	ldr	r6, [sp, #32]
    1eca:	4617      	mov	r7, r2
    1ecc:	4698      	mov	r8, r3
    1ece:	4604      	mov	r4, r0
    1ed0:	b920      	cbnz	r0, 1edc <SPWMGenerator_GenerateSamples+0x1c>
    1ed2:	2000      	movs	r0, #0
    1ed4:	ecbd 8b02 	vpop	{d8}
    1ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1edc:	2a00      	cmp	r2, #0
    1ede:	d0f8      	beq.n	1ed2 <SPWMGenerator_GenerateSamples+0x12>
    1ee0:	2e00      	cmp	r6, #0
    1ee2:	d0f6      	beq.n	1ed2 <SPWMGenerator_GenerateSamples+0x12>
    1ee4:	7a33      	ldrb	r3, [r6, #8]
    1ee6:	b933      	cbnz	r3, 1ef6 <SPWMGenerator_GenerateSamples+0x36>
    1ee8:	ea28 72e8 	bic.w	r2, r8, r8, asr #31
    1eec:	4619      	mov	r1, r3
    1eee:	4638      	mov	r0, r7
    1ef0:	f7fe fcfe 	bl	8f0 <memset>
    1ef4:	e7ed      	b.n	1ed2 <SPWMGenerator_GenerateSamples+0x12>
    1ef6:	2901      	cmp	r1, #1
    1ef8:	d016      	beq.n	1f28 <SPWMGenerator_GenerateSamples+0x68>
    1efa:	2902      	cmp	r1, #2
    1efc:	d017      	beq.n	1f2e <SPWMGenerator_GenerateSamples+0x6e>
    1efe:	b951      	cbnz	r1, 1f16 <SPWMGenerator_GenerateSamples+0x56>
    1f00:	f106 0508 	add.w	r5, r6, #8
    1f04:	782b      	ldrb	r3, [r5, #0]
    1f06:	2b01      	cmp	r3, #1
    1f08:	d114      	bne.n	1f34 <SPWMGenerator_GenerateSamples+0x74>
    1f0a:	edd5 7a01 	vldr	s15, [r5, #4]
    1f0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1f12:	edc4 7a02 	vstr	s15, [r4, #8]
    1f16:	ed9f 8a39 	vldr	s16, [pc, #228]	; 1ffc <SPWMGenerator_GenerateSamples+0x13c>
    1f1a:	eddf 8a39 	vldr	s17, [pc, #228]	; 2000 <SPWMGenerator_GenerateSamples+0x140>
    1f1e:	2500      	movs	r5, #0
    1f20:	4545      	cmp	r5, r8
    1f22:	db39      	blt.n	1f98 <SPWMGenerator_GenerateSamples+0xd8>
    1f24:	2001      	movs	r0, #1
    1f26:	e7d5      	b.n	1ed4 <SPWMGenerator_GenerateSamples+0x14>
    1f28:	f106 0518 	add.w	r5, r6, #24
    1f2c:	e7ea      	b.n	1f04 <SPWMGenerator_GenerateSamples+0x44>
    1f2e:	f106 0528 	add.w	r5, r6, #40	; 0x28
    1f32:	e7e7      	b.n	1f04 <SPWMGenerator_GenerateSamples+0x44>
    1f34:	2b02      	cmp	r3, #2
    1f36:	d117      	bne.n	1f68 <SPWMGenerator_GenerateSamples+0xa8>
    1f38:	e9d5 1001 	ldrd	r1, r0, [r5, #4]
    1f3c:	1a40      	subs	r0, r0, r1
    1f3e:	ee07 0a90 	vmov	s15, r0
    1f42:	edd6 6a00 	vldr	s13, [r6]
    1f46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    1f4a:	edd6 7a01 	vldr	s15, [r6, #4]
    1f4e:	ee70 0ae6 	vsub.f32	s1, s1, s13
    1f52:	ee77 7ae6 	vsub.f32	s15, s15, s13
    1f56:	eec0 6aa7 	vdiv.f32	s13, s1, s15
    1f5a:	ee07 1a90 	vmov	s15, r1
    1f5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1f62:	eee7 7a26 	vfma.f32	s15, s14, s13
    1f66:	e7d4      	b.n	1f12 <SPWMGenerator_GenerateSamples+0x52>
    1f68:	2b04      	cmp	r3, #4
    1f6a:	d10c      	bne.n	1f86 <SPWMGenerator_GenerateSamples+0xc6>
    1f6c:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
    1f70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1f74:	ee80 7a27 	vdiv.f32	s14, s0, s15
    1f78:	edd5 7a03 	vldr	s15, [r5, #12]
    1f7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1f80:	ee67 7a27 	vmul.f32	s15, s14, s15
    1f84:	e7c5      	b.n	1f12 <SPWMGenerator_GenerateSamples+0x52>
    1f86:	2b03      	cmp	r3, #3
    1f88:	d1c5      	bne.n	1f16 <SPWMGenerator_GenerateSamples+0x56>
    1f8a:	e9d5 0101 	ldrd	r0, r1, [r5, #4]
    1f8e:	f7ff ff5d 	bl	1e4c <random_range>
    1f92:	ee07 0a90 	vmov	s15, r0
    1f96:	e7ba      	b.n	1f0e <SPWMGenerator_GenerateSamples+0x4e>
    1f98:	edd4 7a03 	vldr	s15, [r4, #12]
    1f9c:	edd4 6a02 	vldr	s13, [r4, #8]
    1fa0:	ee67 7a88 	vmul.f32	s15, s15, s16
    1fa4:	ee66 6a88 	vmul.f32	s13, s13, s16
    1fa8:	ee87 7aa8 	vdiv.f32	s14, s15, s17
    1fac:	edd4 7a01 	vldr	s15, [r4, #4]
    1fb0:	ee37 7a27 	vadd.f32	s14, s14, s15
    1fb4:	eec6 7aa8 	vdiv.f32	s15, s13, s17
    1fb8:	edd4 6a00 	vldr	s13, [r4]
    1fbc:	ed84 7a01 	vstr	s14, [r4, #4]
    1fc0:	eeb4 7ac8 	vcmpe.f32	s14, s16
    1fc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
    1fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1fcc:	bfa8      	it	ge
    1fce:	ee37 7a48 	vsubge.f32	s14, s14, s16
    1fd2:	eef4 7ac8 	vcmpe.f32	s15, s16
    1fd6:	bfa8      	it	ge
    1fd8:	ed84 7a01 	vstrge	s14, [r4, #4]
    1fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1fe0:	edc4 7a00 	vstr	s15, [r4]
    1fe4:	bfa4      	itt	ge
    1fe6:	ee77 7ac8 	vsubge.f32	s15, s15, s16
    1fea:	edc4 7a00 	vstrge	s15, [r4]
    1fee:	ed94 0a00 	vldr	s0, [r4]
    1ff2:	f7ff ff49 	bl	1e88 <SPWMGenerator_GenerateSawtooth>
    1ff6:	5578      	strb	r0, [r7, r5]
    1ff8:	3501      	adds	r5, #1
    1ffa:	e791      	b.n	1f20 <SPWMGenerator_GenerateSamples+0x60>
    1ffc:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
    2000:	46c35000 	strbmi	r5, [r3], r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <SPWMGenerator_GenerateSamples+0x10cee64>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003141 	andeq	r3, r0, r1, asr #2
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000027 	andeq	r0, r0, r7, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	041e011c 	ldreq	r0, [lr], #-284	; 0xfffffee4
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000182 	andeq	r0, r0, r2, lsl #3
   4:	00470003 	subeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	2f636367 	svccs	0x00636367
  34:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
  38:	612f6769 			; <UNDEFINED> instruction: 0x612f6769
  3c:	00006d72 	andeq	r6, r0, r2, ror sp
  40:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  44:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  48:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	02050000 	andeq	r0, r5, #0
  54:	00000570 	andeq	r0, r0, r0, ror r5
  58:	0100cc03 	tsteq	r0, r3, lsl #24
  5c:	2736332f 	ldrcs	r3, [r6, -pc, lsr #6]!
  60:	212f2f2f 			; <UNDEFINED> instruction: 0x212f2f2f
  64:	2f2f212f 	svccs	0x002f212f
  68:	2f322f2f 	svccs	0x00322f2f
  6c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
  70:	2f2f2f21 	svccs	0x002f2f21
  74:	21332f2f 	teqcs	r3, pc, lsr #30
  78:	2f2f2321 	svccs	0x002f2321
  7c:	21222f2f 			; <UNDEFINED> instruction: 0x21222f2f
  80:	2f2f2f34 	svccs	0x002f2f34
  84:	2f362122 	svccs	0x00362122
  88:	312e0903 			; <UNDEFINED> instruction: 0x312e0903
  8c:	3d2f212f 	stfccs	f2, [pc, #-188]!	; ffffffd8 <SPWMGenerator_GenerateSamples+0xffffe118>
  90:	213d3d2f 	teqcs	sp, pc, lsr #26
  94:	2f212f2f 	svccs	0x00212f2f
  98:	323d2f21 	eorscc	r2, sp, #33, 30	; 0x84
  9c:	2f2f222f 	svccs	0x002f222f
  a0:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
  a4:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
  a8:	312f2f21 			; <UNDEFINED> instruction: 0x312f2f21
  ac:	2f352f2f 	svccs	0x00352f2f
  b0:	2f2f2f21 	svccs	0x002f2f21
  b4:	212f242f 			; <UNDEFINED> instruction: 0x212f242f
  b8:	2f21212f 	svccs	0x0021212f
  bc:	2f201d03 	svccs	0x00201d03
  c0:	2f212121 	svccs	0x00212121
  c4:	2f332121 	svccs	0x00332121
  c8:	2f242121 	svccs	0x00242121
  cc:	242f2f2f 	strtcs	r2, [pc], #-3887	; d4 <init+0xd0>
  d0:	302f212f 	eorcc	r2, pc, pc, lsr #2
  d4:	272f212f 	strcs	r2, [pc, -pc, lsr #2]!
  d8:	212f2121 			; <UNDEFINED> instruction: 0x212f2121
  dc:	21212f24 			; <UNDEFINED> instruction: 0x21212f24
  e0:	2f2f2321 	svccs	0x002f2321
  e4:	244b4b2f 	strbcs	r4, [fp], #-2863	; 0xfffff4d1
  e8:	4b2f2f2f 	blmi	bcbdac <SPWMGenerator_GenerateSamples+0xbc9eec>
  ec:	212f2421 			; <UNDEFINED> instruction: 0x212f2421
  f0:	212f2f25 			; <UNDEFINED> instruction: 0x212f2f25
  f4:	2421212f 	strtcs	r2, [r1], #-303	; 0xfffffed1
  f8:	222f212f 	eorcs	r2, pc, #-1073741813	; 0xc000000b
  fc:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
 100:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 104:	21213122 			; <UNDEFINED> instruction: 0x21213122
 108:	212f2321 			; <UNDEFINED> instruction: 0x212f2321
 10c:	2f212121 	svccs	0x00212121
 110:	2f212f21 	svccs	0x00212f21
 114:	2f2f3221 	svccs	0x002f3221
 118:	2009032f 	andcs	r0, r9, pc, lsr #6
 11c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 120:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 124:	2f2f212f 	svccs	0x002f212f
 128:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
 12c:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 130:	322f2f26 	eorcc	r2, pc, #38, 30	; 0x98
 134:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
 138:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 13c:	2f2f2f26 	svccs	0x002f2f26
 140:	032f2421 			; <UNDEFINED> instruction: 0x032f2421
 144:	2f212e0a 	svccs	0x00212e0a
 148:	2f212f2f 	svccs	0x00212f2f
 14c:	2f222f2f 	svccs	0x00222f2f
 150:	212f2221 			; <UNDEFINED> instruction: 0x212f2221
 154:	2f26232f 	svccs	0x0026232f
 158:	0b032f2f 	bleq	cbe1c <SPWMGenerator_GenerateSamples+0xc9f5c>
 15c:	22212f2e 	eorcs	r2, r1, #46, 30	; 0xb8
 160:	09032f26 	stmdbeq	r3, {r1, r2, r5, r8, r9, sl, fp, sp}
 164:	22212f20 	eorcs	r2, r1, #32, 30	; 0x80
 168:	21222f26 			; <UNDEFINED> instruction: 0x21222f26
 16c:	09032f34 	stmdbeq	r3, {r2, r4, r5, r8, r9, sl, fp, sp}
 170:	2f312f2e 	svccs	0x00312f2e
 174:	2f21212f 	svccs	0x0021212f
 178:	2f302121 	svccs	0x00302121
 17c:	2f4b2f2f 	svccs	0x004b2f2f
 180:	00010221 	andeq	r0, r1, r1, lsr #4
 184:	01bb0101 			; <UNDEFINED> instruction: 0x01bb0101
 188:	00030000 	andeq	r0, r3, r0
 18c:	000000c2 	andeq	r0, r0, r2, asr #1
 190:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 194:	0101000d 	tsteq	r1, sp
 198:	00000101 	andeq	r0, r0, r1, lsl #2
 19c:	00000100 	andeq	r0, r0, r0, lsl #2
 1a0:	2f2e2e01 	svccs	0x002e2e01
 1a4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1a8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 1ac:	2f2e2e2f 	svccs	0x002e2e2f
 1b0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1b4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 1b8:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1bc:	2f62696c 	svccs	0x0062696c
 1c0:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 1c4:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 1c8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1cc:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
 1d0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1d4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 1d8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 1dc:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 1e0:	61652d65 	cmnvs	r5, r5, ror #26
 1e4:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
 1e8:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 1ec:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
 1f0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 1f4:	622f0065 	eorvs	r0, pc, #101	; 0x65
 1f8:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
 1fc:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 200:	2d62696c 			; <UNDEFINED> instruction: 0x2d62696c
 204:	30334270 	eorscc	r4, r3, r0, ror r2
 208:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
 20c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 210:	2e332d62 	cdpcs	13, 3, cr2, cr3, cr2, {3}
 214:	2f302e33 	svccs	0x00302e33
 218:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 21c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420	; 80 <init+0x7c>
 220:	2f636269 	svccs	0x00636269
 224:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 228:	00656475 	rsbeq	r6, r5, r5, ror r4
 22c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 230:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
 234:	00010063 	andeq	r0, r1, r3, rrx
 238:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 23c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
 240:	00020068 	andeq	r0, r2, r8, rrx
 244:	72747300 	rsbsvc	r7, r4, #0, 6
 248:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
 24c:	00030068 	andeq	r0, r3, r8, rrx
 250:	01050000 	mrseq	r0, (UNDEF: 5)
 254:	f0020500 			; <UNDEFINED> instruction: 0xf0020500
 258:	03000008 	movweq	r0, #8
 25c:	03050128 	movweq	r0, #20776	; 0x5128
 260:	13131513 	tstne	r3, #79691776	; 0x4c00000
 264:	09051513 	stmdbeq	r5, {r0, r1, r4, r8, sl, ip}
 268:	06010501 	streq	r0, [r1], -r1, lsl #10
 26c:	05207603 	streq	r7, [r0, #-1539]!	; 0xfffff9fd
 270:	200a0309 	andcs	r0, sl, r9, lsl #6
 274:	22060705 	andcs	r0, r6, #1310720	; 0x140000
 278:	01060c05 	tsteq	r6, r5, lsl #24
 27c:	05200a05 	streq	r0, [r0, #-2565]!	; 0xfffff5fb
 280:	09052f10 	stmdbeq	r5, {r4, r8, r9, sl, fp, sp}
 284:	05207403 	streq	r7, [r0, #-1027]!	; 0xfffffbfd
 288:	2e0b030a 	cdpcs	3, 0, cr0, cr11, cr10, {0}
 28c:	06070520 	streq	r0, [r7], -r0, lsr #10
 290:	13090520 	movwne	r0, #38176	; 0x9520
 294:	01060e05 	tsteq	r6, r5, lsl #28
 298:	2b060905 	blcs	1826b4 <SPWMGenerator_GenerateSamples+0x1807f4>
 29c:	05360305 	ldreq	r0, [r6, #-773]!	; 0xfffffcfb
 2a0:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 2a4:	2e750310 	mrccs	3, 3, r0, cr5, cr0, {0}
 2a8:	03060705 	movweq	r0, #26373	; 0x6705
 2ac:	0516200e 	ldreq	r2, [r6, #-14]
 2b0:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 2b4:	052f0607 	streq	r0, [pc, #-1543]!	; fffffcb5 <SPWMGenerator_GenerateSamples+0xffffddf5>
 2b8:	0517060d 	ldreq	r0, [r7, #-1549]	; 0xfffff9f3
 2bc:	07051b0e 	streq	r1, [r5, -lr, lsl #22]
 2c0:	14052f06 	strne	r2, [r5], #-3846	; 0xfffff0fa
 2c4:	160d0501 	strne	r0, [sp], -r1, lsl #10
 2c8:	0b052006 	bleq	1482e8 <SPWMGenerator_GenerateSamples+0x146428>
 2cc:	1b05ae06 	blne	16baec <SPWMGenerator_GenerateSamples+0x169c2c>
 2d0:	0b051306 	bleq	144ef0 <SPWMGenerator_GenerateSamples+0x143030>
 2d4:	1b052f06 	blne	14bef4 <SPWMGenerator_GenerateSamples+0x14a034>
 2d8:	0b051306 	bleq	144ef8 <SPWMGenerator_GenerateSamples+0x143038>
 2dc:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
 2e0:	05017a03 	streq	r7, [r1, #-2563]	; 0xfffff5fd
 2e4:	05410618 	strbeq	r0, [r1, #-1560]	; 0xfffff9e8
 2e8:	1805320d 	stmdane	r5, {r0, r2, r3, r9, ip, sp}
 2ec:	2f0d052a 	svccs	0x000d052a
 2f0:	20063106 	andcs	r3, r6, r6, lsl #2
 2f4:	060b052e 	streq	r0, [fp], -lr, lsr #10
 2f8:	061b054c 	ldreq	r0, [fp], -ip, asr #10
 2fc:	060b0501 	streq	r0, [fp], -r1, lsl #10
 300:	0f0d052f 	svceq	0x000d052f
 304:	09053106 	stmdbeq	r5, {r1, r2, r8, ip, sp}
 308:	01063606 	tsteq	r6, r6, lsl #12
 30c:	5a031005 	bpl	c4328 <SPWMGenerator_GenerateSamples+0xc2468>
 310:	06050520 	streq	r0, [r5], -r0, lsr #10
 314:	052e2703 	streq	r2, [lr, #-1795]!	; 0xfffff8fd
 318:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 31c:	062d0609 	strteq	r0, [sp], -r9, lsl #12
 320:	32010501 	andcc	r0, r1, #4194304	; 0x400000
 324:	71030d05 	tstvc	r3, r5, lsl #26
 328:	1c180520 	cfldr32ne	mvfx0, [r8], {32}
 32c:	03060905 	movweq	r0, #26885	; 0x6905
 330:	0106200f 	tsteq	r6, pc
 334:	204e032e 	subcs	r0, lr, lr, lsr #6
 338:	05200903 	streq	r0, [r0, #-2307]!	; 0xfffff6fd
 33c:	2e15030d 	cdpcs	3, 1, cr0, cr5, cr13, {0}
 340:	01000302 	tsteq	r0, r2, lsl #6
 344:	Address 0x0000000000000344 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00000570 	andeq	r0, r0, r0, ror r5
  14:	000008e6 	andeq	r0, r0, r6, ror #17
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000031 	andeq	r0, r0, r1, lsr r0
  20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	01338001 	teqeq	r3, r1
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00f20104 	rscseq	r0, r2, r4, lsl #2
  34:	650c0000 	strvs	r0, [ip, #-0]
  38:	ac000001 	stcge	0, cr0, [r0], {1}
  3c:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
  40:	a4000008 	strge	r0, [r0], #-8
  44:	86000000 	strhi	r0, [r0], -r0
  48:	02000001 	andeq	r0, r0, #1
  4c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  50:	b9030074 	stmdblt	r3, {r2, r4, r5, r6}
  54:	02000000 	andeq	r0, r0, #0
  58:	003817d1 	ldrsbteq	r1, [r8], -r1
  5c:	04040000 	streq	r0, [r4], #-0
  60:	0000ca07 	andeq	ip, r0, r7, lsl #20
  64:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  68:	000000ab 	andeq	r0, r0, fp, lsr #1
  6c:	09040804 	stmdbeq	r4, {r2, fp}
  70:	04000002 	streq	r0, [r0], #-2
  74:	00e60601 	rsceq	r0, r6, r1, lsl #12
  78:	01040000 	mrseq	r0, (UNDEF: 4)
  7c:	0000e408 	andeq	lr, r0, r8, lsl #8
  80:	05020400 	streq	r0, [r2, #-1024]	; 0xfffffc00
  84:	0000021c 	andeq	r0, r0, ip, lsl r2
  88:	99070204 	stmdbls	r7, {r2, r9}
  8c:	04000001 	streq	r0, [r0], #-1
  90:	00b00504 	adcseq	r0, r0, r4, lsl #10
  94:	04040000 	streq	r0, [r4], #-0
  98:	0000c507 	andeq	ip, r0, r7, lsl #10
  9c:	07080400 	streq	r0, [r8, -r0, lsl #8]
  a0:	000000c0 	andeq	r0, r0, r0, asr #1
  a4:	04060405 	streq	r0, [r6], #-1029	; 0xfffffbfb
  a8:	00000086 	andeq	r0, r0, r6, lsl #1
  ac:	ed080104 	stfs	f0, [r8, #-16]
  b0:	07000000 	streq	r0, [r0, -r0]
  b4:	00000215 	andeq	r0, r0, r5, lsl r2
  b8:	7e092103 	adfvce	f2, f1, f3
  bc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
  c0:	a4000008 	strge	r0, [r0], #-8
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	0001309c 	muleq	r1, ip, r0
  cc:	006d0800 	rsbeq	r0, sp, r0, lsl #16
  d0:	7e0f2601 	cfmadd32vc	mvax0, mvfx2, mvfx15, mvfx1
  d4:	01000000 	mrseq	r0, (UNDEF: 0)
  d8:	00630850 	rsbeq	r0, r3, r0, asr r8
  dc:	25062701 	strcs	r2, [r6, #-1793]	; 0xfffff8ff
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	006e0951 	rsbeq	r0, lr, r1, asr r9
  e8:	2c092801 	stccs	8, cr2, [r9], {1}
  ec:	14000000 	strne	r0, [r0], #-0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0a000000 	beq	fc <ActiveSpeedRange+0x8>
  f8:	2a010073 	bcs	402cc <SPWMGenerator_GenerateSamples+0x3e40c>
  fc:	00008009 	andeq	r8, r0, r9
 100:	0000a600 	andeq	sl, r0, r0, lsl #12
 104:	00009000 	andeq	r9, r0, r0
 108:	00690a00 	rsbeq	r0, r9, r0, lsl #20
 10c:	38102d01 	ldmdacc	r0, {r0, r8, sl, fp, sp}
 110:	31000000 	mrscc	r0, (UNDEF: 0)
 114:	2b000001 	blcs	120 <ActiveSpeedRange+0x2c>
 118:	0b000001 	bleq	124 <ActiveSpeedRange+0x30>
 11c:	00000226 	andeq	r0, r0, r6, lsr #4
 120:	70112e01 	andsvc	r2, r1, r1, lsl #28
 124:	66000000 	strvs	r0, [r0], -r0
 128:	60000001 	andvs	r0, r0, r1
 12c:	0b000001 	bleq	138 <Conf+0xc>
 130:	000000d7 	ldrdeq	r0, [r0], -r7
 134:	30122f01 	andscc	r2, r2, r1, lsl #30
 138:	a1000001 	tstge	r0, r1
 13c:	8f000001 	svchi	0x00000001
 140:	0a000001 	beq	14c <Conf+0x20>
 144:	30010064 	andcc	r0, r1, r4, rrx
 148:	00003810 	andeq	r3, r0, r0, lsl r8
 14c:	00021400 	andeq	r1, r2, r0, lsl #8
 150:	00021200 	andeq	r1, r2, r0, lsl #4
 154:	04060000 	streq	r0, [r6], #-0
 158:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <SPWMGenerator_GenerateSamples+0x37ed54>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	0b0b0024 	bleq	2c00c0 <SPWMGenerator_GenerateSamples+0x2be200>
  2c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  30:	16030000 	strne	r0, [r3], -r0
  34:	3a0e0300 	bcc	380c3c <SPWMGenerator_GenerateSamples+0x37ed7c>
  38:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  3c:	0013490b 	andseq	r4, r3, fp, lsl #18
  40:	00240400 	eoreq	r0, r4, r0, lsl #8
  44:	0b3e0b0b 	bleq	f82c78 <SPWMGenerator_GenerateSamples+0xf80db8>
  48:	00000e03 	andeq	r0, r0, r3, lsl #28
  4c:	0b000f05 	bleq	3c68 <SPWMGenerator_GenerateSamples+0x1da8>
  50:	0600000b 	streq	r0, [r0], -fp
  54:	0b0b000f 	bleq	2c0098 <SPWMGenerator_GenerateSamples+0x2be1d8>
  58:	00001349 	andeq	r1, r0, r9, asr #6
  5c:	3f012e07 	svccc	0x00012e07
  60:	3a0e0319 	bcc	380ccc <SPWMGenerator_GenerateSamples+0x37ee0c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  6c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	05080000 	streq	r0, [r8, #-0]
  7c:	3a080300 	bcc	200c84 <SPWMGenerator_GenerateSamples+0x1fedc4>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	09000018 	stmdbeq	r0, {r3, r4}
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <SPWMGenerator_GenerateSamples+0xec0ec0>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0a000017 	beq	100 <ActiveSpeedRange+0xc>
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <SPWMGenerator_GenerateSamples+0xec0ed4>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0b000017 	bleq	114 <ActiveSpeedRange+0x20>
  b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b8:	0b3b0b3a 	bleq	ec2da8 <SPWMGenerator_GenerateSamples+0xec0ee8>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000570 	andeq	r0, r0, r0, ror r5
  14:	00000376 	andeq	r0, r0, r6, ror r3
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00260002 	eoreq	r0, r6, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  34:	000000a4 	andeq	r0, r0, r4, lsr #1
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
   4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
   8:	2f2e2e2f 	svccs	0x002e2e2f
   c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  10:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  14:	63636762 	cmnvs	r3, #25690112	; 0x1880000
  18:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
  1c:	2f676966 	svccs	0x00676966
  20:	2f6d7261 	svccs	0x006d7261
  24:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  28:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  2c:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  30:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
  34:	2f646c69 	svccs	0x00646c69
  38:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  44:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  48:	59682d69 	stmdbpl	r8!, {r0, r3, r5, r6, r8, sl, fp, sp}^
  4c:	344b6766 	strbcc	r6, [fp], #-1894	; 0xfffff89a
  50:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  54:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  58:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  5c:	61652d65 	cmnvs	r5, r5, ror #26
  60:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  64:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  68:	31323032 	teqcc	r2, r2, lsr r0
  6c:	2f37302e 	svccs	0x0037302e
  70:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  74:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
  78:	6f6e2d6d 	svcvs	0x006e2d6d
  7c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  80:	2f696261 	svccs	0x00696261
  84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  88:	37762f62 	ldrbcc	r2, [r6, -r2, ror #30]!
  8c:	2b6d2d65 	blcs	1b4b628 <SPWMGenerator_GenerateSamples+0x1b49768>
  90:	682f7066 	stmdavs	pc!, {r1, r2, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
  94:	2f647261 	svccs	0x00647261
  98:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
  9c:	47006363 	strmi	r6, [r0, -r3, ror #6]
  a0:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  a4:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  a8:	6c003733 	stcvs	7, cr3, [r0], {51}	; 0x33
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b8:	7a697300 	bvc	1a5ccc0 <SPWMGenerator_GenerateSamples+0x1a5ae00>
  bc:	00745f65 	rsbseq	r5, r4, r5, ror #30
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	6100746e 	tstvs	r0, lr, ror #8
  d8:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
  dc:	615f6465 	cmpvs	pc, r5, ror #8
  e0:	00726464 	rsbseq	r6, r2, r4, ror #8
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f4:	31432055 	qdaddcc	r2, r5, r3
  f8:	30312037 	eorscc	r2, r1, r7, lsr r0
  fc:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 100:	32303220 	eorscc	r3, r0, #32, 4
 104:	32363031 	eorscc	r3, r6, #49	; 0x31
 108:	72282031 	eorvc	r2, r8, #49	; 0x31
 10c:	61656c65 	cmnvs	r5, r5, ror #24
 110:	20296573 	eorcs	r6, r9, r3, ror r5
 114:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 118:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 11c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 120:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 124:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 128:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 12c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 130:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 134:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 138:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 13c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 140:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 144:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 148:	2d653776 	stclcs	7, cr3, [r5, #-472]!	; 0xfffffe28
 14c:	70662b6d 	rsbvc	r2, r6, sp, ror #22
 150:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 154:	20324f2d 	eorscs	r4, r2, sp, lsr #30
 158:	6f6e662d 	svcvs	0x006e662d
 15c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
 160:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
 164:	2f2e2e00 	svccs	0x002e2e00
 168:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 16c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 170:	2f2e2e2f 	svccs	0x002e2e2f
 174:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 178:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 17c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 180:	2f62696c 	svccs	0x0062696c
 184:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 188:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 18c:	2f676e69 	svccs	0x00676e69
 190:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
 194:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
 198:	6f687300 	svcvs	0x00687300
 19c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 1a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ac:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 1b0:	6e2f646c 	cdpvs	4, 2, cr6, cr15, cr12, {3}
 1b4:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 1b8:	42702d62 	rsbsmi	r2, r0, #6272	; 0x1880
 1bc:	65643033 	strbvs	r3, [r4, #-51]!	; 0xffffffcd
 1c0:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1c4:	2d62696c 			; <UNDEFINED> instruction: 0x2d62696c
 1c8:	2e332e33 	mrccs	14, 1, r2, cr3, cr3, {1}
 1cc:	75622f30 	strbvc	r2, [r2, #-3888]!	; 0xfffff0d0
 1d0:	2f646c69 	svccs	0x00646c69
 1d4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1d8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 1dc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 1e0:	68742f69 	ldmdavs	r4!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
 1e4:	2f626d75 	svccs	0x00626d75
 1e8:	2d653776 	stclcs	7, cr3, [r5, #-472]!	; 0xfffffe28
 1ec:	70662b6d 	rsbvc	r2, r6, sp, ror #22
 1f0:	7261682f 	rsbvc	r6, r1, #3080192	; 0x2f0000
 1f4:	656e2f64 	strbvs	r2, [lr, #-3940]!	; 0xfffff09c
 1f8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 1fc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 200:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
 204:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 208:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 20c:	6f642067 	svcvs	0x00642067
 210:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 214:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 218:	00746573 	rsbseq	r6, r4, r3, ror r5
 21c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 220:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 224:	75620074 	strbvc	r0, [r2, #-116]!	; 0xffffff8c
 228:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000570 	andeq	r0, r0, r0, ror r5
  1c:	00000282 	andeq	r0, r0, r2, lsl #5
  20:	0c0e470a 	stceq	7, cr4, [lr], {10}
  24:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  28:	3a03018e 	bcc	c0668 <SPWMGenerator_GenerateSamples+0xbe7a8>
  2c:	00000b01 	andeq	r0, r0, r1, lsl #22
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	000007f4 	strdeq	r0, [r0], -r4
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	0c0e460a 	stceq	6, cr4, [lr], {10}
  44:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  48:	0b49018e 	bleq	1240688 <SPWMGenerator_GenerateSamples+0x123e7c8>
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000814 	andeq	r0, r0, r4, lsl r8
  58:	00000022 	andeq	r0, r0, r2, lsr #32
  5c:	0c0e460a 	stceq	6, cr4, [lr], {10}
  60:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  64:	0b4b018e 	bleq	12c06a4 <SPWMGenerator_GenerateSamples+0x12be7e4>
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000838 	andeq	r0, r0, r8, lsr r8
  74:	00000042 	andeq	r0, r0, r2, asr #32
  78:	0c0e5a0a 			; <UNDEFINED> instruction: 0x0c0e5a0a
  7c:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  80:	0b47018e 	bleq	11c06c0 <SPWMGenerator_GenerateSamples+0x11be800>
  84:	00000024 	andeq	r0, r0, r4, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000087c 	andeq	r0, r0, ip, ror r8
  90:	0000006a 	andeq	r0, r0, sl, rrx
  94:	0e450a0a 	vmlaeq.f32	s1, s10, s20
  98:	8503840c 	strhi	r8, [r3, #-1036]	; 0xfffffbf4
  9c:	43018e02 	movwmi	r8, #7682	; 0x1e02
  a0:	0c0e450b 	cfstr32eq	mvfx4, [lr], {11}
  a4:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  a8:	0b68018e 	bleq	1a006e8 <SPWMGenerator_GenerateSamples+0x19fe828>
  ac:	0000000c 	andeq	r0, r0, ip
  b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  b4:	7c020001 	stcvc	0, cr0, [r2], {1}
  b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
  c0:	000000ac 	andeq	r0, r0, ip, lsr #1
  c4:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  c8:	000000a4 	andeq	r0, r0, r4, lsr #1
  cc:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  d0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  d4:	00000001 	andeq	r0, r0, r1

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000001 	andeq	r0, r0, r1
   c:	01000000 	mrseq	r0, (UNDEF: 0)
  10:	00000001 	andeq	r0, r0, r1
  14:	00000000 	andeq	r0, r0, r0
  18:	00000008 	andeq	r0, r0, r8
  1c:	08520001 	ldmdaeq	r2, {r0}^
  20:	12000000 	andne	r0, r0, #0
  24:	01000000 	mrseq	r0, (UNDEF: 0)
  28:	00125400 	andseq	r5, r2, r0, lsl #8
  2c:	00140000 	andseq	r0, r4, r0
  30:	00030000 	andeq	r0, r3, r0
  34:	149f7f74 	ldrne	r7, [pc], #3956	; 3c <init+0x38>
  38:	16000000 	strne	r0, [r0], -r0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00165400 	andseq	r5, r6, r0, lsl #8
  44:	001e0000 	andseq	r0, lr, r0
  48:	00030000 	andeq	r0, r3, r0
  4c:	649f7f74 	ldrvs	r7, [pc], #3956	; 54 <init+0x50>
  50:	66000000 	strvs	r0, [r0], -r0
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	008e5c00 	addeq	r5, lr, r0, lsl #24
  5c:	00920000 	addseq	r0, r2, r0
  60:	00010000 	andeq	r0, r1, r0
  64:	0000925c 	andeq	r9, r0, ip, asr r2
  68:	00009200 	andeq	r9, r0, r0, lsl #4
  6c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  70:	00000092 	muleq	r0, r2, r0
  74:	00000098 	muleq	r0, r8, r0
  78:	7f740003 	svcvc	0x00740003
  7c:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  80:	00009e00 	andeq	r9, r0, r0, lsl #28
  84:	52000100 	andpl	r0, r0, #0, 2
	...
  90:	02000002 	andeq	r0, r0, #2
  94:	00000002 	andeq	r0, r0, r2
  98:	00010100 	andeq	r0, r1, r0, lsl #2
	...
  a8:	00120000 	andseq	r0, r2, r0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00001250 	andeq	r1, r0, r0, asr r2
  b4:	00001600 	andeq	r1, r0, r0, lsl #12
  b8:	53000100 	movwpl	r0, #256	; 0x100
  bc:	00000016 	andeq	r0, r0, r6, lsl r0
  c0:	0000001a 	andeq	r0, r0, sl, lsl r0
  c4:	01730003 	cmneq	r3, r3
  c8:	00001a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
  cc:	00006a00 	andeq	r6, r0, r0, lsl #20
  d0:	53000100 	movwpl	r0, #256	; 0x100
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
  d8:	00000084 	andeq	r0, r0, r4, lsl #1
  dc:	84530001 	ldrbhi	r0, [r3], #-1
  e0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
  e4:	03000000 	movweq	r0, #0
  e8:	9f017300 	svcls	0x00017300
  ec:	00000088 	andeq	r0, r0, r8, lsl #1
  f0:	0000008c 	andeq	r0, r0, ip, lsl #1
  f4:	8e530001 	cdphi	0, 5, cr0, cr3, cr1, {0}
  f8:	96000000 	strls	r0, [r0], -r0
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	00965300 	addseq	r5, r6, r0, lsl #6
 104:	00980000 	addseq	r0, r8, r0
 108:	00010000 	andeq	r0, r1, r0
 10c:	00009852 	andeq	r9, r0, r2, asr r8
 110:	00009e00 	andeq	r9, r0, r0, lsl #28
 114:	50000100 	andpl	r0, r0, r0, lsl #2
 118:	0000009e 	muleq	r0, lr, r0
 11c:	000000a4 	andeq	r0, r0, r4, lsr #1
 120:	00530001 	subseq	r0, r3, r1
 124:	00000000 	andeq	r0, r0, r0
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00000000 	andeq	r0, r0, r0
 130:	00002e00 	andeq	r2, r0, r0, lsl #28
 134:	00007e00 	andeq	r7, r0, r0, lsl #28
 138:	08000300 	stmdaeq	r0, {r8, r9}
 13c:	008e9f20 	addeq	r9, lr, r0, lsr #30
 140:	00980000 	addseq	r0, r8, r0
 144:	00030000 	andeq	r0, r3, r0
 148:	9e9f2008 	cdpls	0, 9, cr2, cr15, cr8, {0}
 14c:	a4000000 	strge	r0, [r0], #-0
 150:	03000000 	movweq	r0, #0
 154:	9f200800 	svcls	0x00200800
	...
 164:	00280000 	eoreq	r0, r8, r0
 168:	007e0000 	rsbseq	r0, lr, r0
 16c:	00010000 	andeq	r0, r1, r0
 170:	00008e55 	andeq	r8, r0, r5, asr lr
 174:	00009800 	andeq	r9, r0, r0, lsl #16
 178:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 17c:	0000009e 	muleq	r0, lr, r0
 180:	000000a4 	andeq	r0, r0, r4, lsr #1
 184:	00550001 	subseq	r0, r5, r1
 188:	00000000 	andeq	r0, r0, r0
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
 190:	01010100 	mrseq	r0, (UNDEF: 17)
 194:	00000001 	andeq	r0, r0, r1
 198:	00000101 	andeq	r0, r0, r1, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00002400 	andeq	r2, r0, r0, lsl #8
 1a4:	00004600 	andeq	r4, r0, r0, lsl #12
 1a8:	53000100 	movwpl	r0, #256	; 0x100
 1ac:	00000046 	andeq	r0, r0, r6, asr #32
 1b0:	0000004a 	andeq	r0, r0, sl, asr #32
 1b4:	74720003 	ldrbtvc	r0, [r2], #-3
 1b8:	00004a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
 1bc:	00004e00 	andeq	r4, r0, r0, lsl #28
 1c0:	72000300 	andvc	r0, r0, #0, 6
 1c4:	00649f7c 	rsbeq	r9, r4, ip, ror pc
 1c8:	00660000 	rsbeq	r0, r6, r0
 1cc:	00010000 	andeq	r0, r1, r0
 1d0:	00007252 	andeq	r7, r0, r2, asr r2
 1d4:	00007200 	andeq	r7, r0, r0, lsl #4
 1d8:	52000100 	andpl	r0, r0, #0, 2
 1dc:	00000072 	andeq	r0, r0, r2, ror r0
 1e0:	00000076 	andeq	r0, r0, r6, ror r0
 1e4:	04720003 	ldrbteq	r0, [r2], #-3
 1e8:	0000769f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
 1ec:	00007e00 	andeq	r7, r0, r0, lsl #28
 1f0:	52000100 	andpl	r0, r0, #0, 2
 1f4:	0000008e 	andeq	r0, r0, lr, lsl #1
 1f8:	00000098 	muleq	r0, r8, r0
 1fc:	9e520001 	cdpls	0, 5, cr0, cr2, cr1, {0}
 200:	a4000000 	strge	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005300 	andeq	r5, r0, r0, lsl #6
 20c:	00000000 	andeq	r0, r0, r0
 210:	00060000 	andeq	r0, r6, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	000000a4 	andeq	r0, r0, r4, lsr #1
 21c:	00710006 	rsbseq	r0, r1, r6
 220:	9f1aff08 	svcls	0x001aff08
	...
