
--
-- RoboChart generator version 3.0.0.202401231330
-- Automatically generated on 18-06-2024 09:43:33
--
-- Iterated compression status: true
-- Assertions compression status: false
--

module pkg0_C1_stm0
exports
	transparent diamond
	transparent sbisim
	transparent dbisim
	transparent chase

	-- Transition identifiers
	-- declaring identifiers of transitions
	datatype NIDS = 
	              NID_i0|
	              NID_s0|
	              NID_f0
	
	channel internal__ : NIDS
	
	-- Flow channels		
	channel interrupt
	channel exited
	channel exit
	channel terminate
	
	-- Variable channels
	channel get_l, set_l, setL_l, setR_l: core_int
	channel get_m, set_m, setL_m, setR_m: core_int
	channel get_m1, set_m1, setL_m1, setR_m1: core_int
	channel get_a1, set_a1, setL_a1, setR_a1: core_int
	channel get_a2, set_a2, setL_a2, setR_a2: core_int
	channel get_a3, set_a3, setL_a3, setR_a3: core_int
	channel get_a, set_a, setL_a, setR_a: core_int
	
	-- Shared variable channels
	channel set_EXT_m: core_int
	channel set_EXT_m1: core_int
	channel set_EXT_a1: core_int
	channel set_EXT_a2: core_int
	channel set_EXT_a3: core_int
	channel set_EXT_a: core_int
	
	-- Local variable channels for defined operations that are required by the state machine
	
	-- Declaring state machine events
	channel stop__: NIDS.InOut
	channel stop: InOut
	channel event1__: NIDS.InOut.core_int
	channel event1: InOut.core_int
	channel event2__: NIDS.InOut.core_int
	channel event2: InOut.core_int
	channel trigger1__: NIDS.InOut.core_int
	channel trigger1: InOut.core_int
	
	-- Declaring call and ret events for undefined operations
	
	enterSS = {|
	i0::enter,
	s0::enter,
	f0::enter
	|}
	
	enteredSS = 	{|
	s0::entered,
	f0::entered
	|}
	
	internal_events = union(enteredSS,union(enterSS,{|interrupt,exited|}))
	
	shared_variable_events = {|
		set_EXT_m,
		set_EXT_m1,
		set_EXT_a1,
		set_EXT_a2,
		set_EXT_a3,
		set_EXT_a
	|}
	
	-- channel set with all visible events
	sem__events = {|
		terminate
	,	set_EXT_m, set_m,
		set_EXT_m1, set_m1,
		set_EXT_a1, set_a1,
		set_EXT_a2, set_a2,
		set_EXT_a3, set_a3,
		set_EXT_a, set_a
	,	stop,
		event1,
		event2,
		trigger1
		|}

	-- Nodes --
	-- declaring all nodes
	
	----------------------------------------------------------------------
	-- Initial: i0
	module i0
	exports
	
		channel enter, interrupt
		
		D__(id__,
				    const_pkg0_C1_stm0_const1) = 
			dbisim(let
				Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Active
				
				Termination = terminate -> SKIP
				
				Active 		= share__choice(interrupt -> SKIP) ; Inactive
			within
				Inactive [| {terminate} |> SKIP)
		
		VS_O__(id__,
				    const_pkg0_C1_stm0_const1) = D__(id__,
				    const_pkg0_C1_stm0_const1)
	
	endmodule
	----------------------------------------------------------------------
	
	
	----------------------------------------------------------------------
	-- State: s0
	module s0
	
	enterSS = {}
	
	enteredSS = {}
	
	exports
	
		--  Declarations
		
		channel enter, entered, interrupt
		channel enteredL, enteredR
		
						
		
		--	Nodes
		-- declaring all nodes
		
		
		--	Rule: behaviours(Node)
		--  Note that FDR has problems with efficiently compiling the process below
		-- 	if using a different recursion pattern.
		D__(id__,
				    const_pkg0_C1_stm0_const1) = 
		dbisim(let
			-- IMPLEMENTATION NOTE: 
			-- The following should be defined as: Inactive = share__choice(Activation [] Termination),
			-- however FDR struggles with that form in certain cases. So we use the exception operator
			-- instead to 'terminate'.
			
			Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Active
			
			Termination = terminate -> SKIP
			
			Active 		= true&(share__choice(event1.in?a1 -> (SStop /\ set_a1!a1 -> SKIP))) ; 
					 	  Behaviour ; 
					 	  share__choice(exit -> SKIP) ; SKIP ; 
					 	  share__choice(exited -> SKIP) ; Inactive
		
			Behaviour 	= entered -> During
			During 		= ((share__choice(share__choice(get_l?l -> share__choice(get_a1?a1 -> true & (share__choice(set_a!Plus(Plus(a1, l, core_int), 1, core_int) -> SKIP))))) ; SStop) /\ interrupt -> SKIP)
		within
			Inactive [| {terminate} |> SKIP)
			
		VS_O__(id__,
				    const_pkg0_C1_stm0_const1) = 
		dbisim(let
			Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Active
			
			Termination = terminate -> SKIP
			
			Active 		= true&(share__choice(event1.in?a1 -> (SStop /\ set_a1!a1 -> SKIP))) ; 
					 	  Behaviour ; 
					 	  share__choice(exit -> SKIP) ; SKIP ; 
					 	  share__choice(exited -> SKIP) ; Inactive
		
			Behaviour 	= entered -> During
			During 		= ((share__choice(share__choice(get_l?l -> share__choice(get_a1?a1 -> true & (share__choice(set_a!Plus(Plus(a1, l, core_int), 1, core_int) -> SKIP))))) ; SStop) /\ interrupt -> SKIP)
		within
			Inactive [| {terminate} |> SKIP)
		
	
	endmodule
	----------------------------------------------------------------------
	
	
	----------------------------------------------------------------------
	-- Final state: f0
	module f0
	
	exports
	
		channel enter, entered, interrupt
		channel enteredL, enteredR
		
		--	Rule: behaviours(Node)
		D__(id__,
				    const_pkg0_C1_stm0_const1) = 
			dbisim(let
				Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Entering
				
				Entering 	= entered -> SKIP ; Active
				Active		= share__choice(terminate -> SKIP [] interrupt -> SKIP) ; Interrupted
				Interrupted	= share__choice(exit -> exited -> Inactive)
			within
				Inactive [| {terminate} |> SKIP)
			
		VS_O__(id__,
				    const_pkg0_C1_stm0_const1) = D__(id__,
				    const_pkg0_C1_stm0_const1)
	
	endmodule
	----------------------------------------------------------------------
	
	-- END of Nodes --
	
	-- Operation calls --
	-- Only the undefined operations are declared here.
	-- If the state machine is in isolation, all required operations will be undefined.
	-- If it is in the context of a controller, the required operations not provided by the
	-- controller will be declared here, and the defined operations will be defined in the
	-- context of the Controller module, and therefore within scope of the state machine module.
	
	-- END of Operation calls --
	
	-- STM processes
	STM(id__,
			    const_pkg0_C1_stm0_const1) = -- RULE: [[stm:StateMachineDef]]_STM^nops : CSPProcess
	( 
		(
			(
				(IteratedStateful(id__,
						    const_pkg0_C1_stm0_const1) \ {terminate} ; share__choice(terminate -> SKIP))
			 	[[ share__ <- x__ | x__ <- {|set_EXT_m,set_EXT_m1,set_EXT_a1,set_EXT_a2,set_EXT_a3,set_EXT_a|} ]]
			)
		[| {share__} |]
		SKIP
		)
		[| union(sharedVarSync,{terminate}) |]
		dbisim(sharedVarMemory(id__,
				    const_pkg0_C1_stm0_const1))
	)\sharedVarHide
	
	STM_VS_O(id__,
			    const_pkg0_C1_stm0_const1) = -- RULE: [[stm:StateMachineDef]]_STM^nops : CSPProcess
	( 
		(
			(
				(IteratedStateful_VS_O(id__,
						    const_pkg0_C1_stm0_const1) \ {terminate} ; share__choice(terminate -> SKIP))
			 	[[ share__ <- x__ | x__ <- {|set_EXT_m,set_EXT_m1,set_EXT_a1,set_EXT_a2,set_EXT_a3,set_EXT_a|} ]]
			)
		[| {share__} |]
		SKIP
		)
		[| union(sharedVarSync,{terminate}) |]
		dbisim(sharedVarMemory(id__,
				    const_pkg0_C1_stm0_const1))
	)\sharedVarHide
	
	-- Transitions
	Transitions(id__,
			    const_pkg0_C1_stm0_const1) = ((let
		Trans = (
			((share__ -> SKIP
			 [] dbisim((true)&(internal__!NID_i0 -> SKIP ;  ((SKIP ; s0::enter -> SKIP))))
			 	 [] dbisim((true)&(stop__!NID_s0.in -> SKIP ;  share__choice(exit -> SKIP) ; (share__choice(exited -> SKIP) ; SKIP ; f0::enter -> SKIP)))
			 	 [] dbisim((true)&(event2__!NID_s0.in?a:{a|a <- core_int, true} -> share__choice(set_a!a -> SKIP) ;  share__choice(exit -> SKIP) ; (share__choice(exited -> SKIP) ; share__choice(get_a1?a1 -> true&(share__choice(trigger1.out!a1 -> SKIP))) ; s0::enter -> SKIP)))
			 ) ; Trans)
			 []
			 (interrupt -> share__choice(exit -> SKIP) ; share__choice(exited -> terminate -> SKIP))
			 []
			 terminate -> SKIP
		)
	within
		Trans
	)
	)
	
	-- Stateful
	-- RULE: Stateful(stm:StateMachineBody) : CSPProcess
	
	-- Named process definitions
	MachineBody(id__,
			    const_pkg0_C1_stm0_const1) = 
		dbisim((
		let
			finalNodesEntered = {|f0::entered|}
		within
			((let
				-- IMPLEMENTATION NOTE:
				-- Here the 'enter' channel set is calculated explicitly because of the use of CSPM 
				-- modules for defining the semantics of each node.
				enterSS = {|
				i0::enter,
				s0::enter,
				f0::enter
				|}
				hideSet = union(enterSS,{|exit,exited,internal__|})
			within 
				((let
					-- IMPLEMENTATION NOTE: the channel set 'enter' is calculated explicitly
					-- because CSPM modules are used for the semantics of Node.
					flowevts = union(enterSS,{|exit,exited,interrupt|})
					transSync = {|internal__.NID_i0,stop__.NID_s0.in,event2__.NID_s0.in|}
				within
					((
					 (((-- RULE composeNodes(nc:NodeContainer)^nops : CSPProcess
					   i0::D__(id__,
					   		    const_pkg0_C1_stm0_const1)
					   [| { share__, terminate } |] (
					   s0::D__(id__,
					   		    const_pkg0_C1_stm0_const1)
					   [| { share__, terminate } |] (
					   f0::D__(id__,
					   		    const_pkg0_C1_stm0_const1)
					   )
					   )
					 )
					 [[s0::interrupt <- x__ | x__ <- {|interrupt,stop__.NID_s0.in,event2__.NID_s0.in|}]]
					 [[f0::interrupt <- x__ | x__ <- {|interrupt|}]]
					 [[i0::interrupt <- x__ | x__ <- {|internal__.NID_i0|}]]
					 )
					  [[ share__ <- x__ | x__ <- {| share__,setR_a |} ]] 
					 )
					 [| union(union(union(flowevts,transSync),{terminate}),{|share__
					 			,setR_a
					 			|}) |]
					 ((i0::enter -> Transitions(id__,
					 		    const_pkg0_C1_stm0_const1))
					  [[ share__ <- x__ | x__ <- {| share__ |} ]]
					  [[set_a <- setR_a]]
					 )
					)
					 [[setR_a <- set_a]]
					)
				)
				 \ hideSet)
				[[
					stop__.x____ <- stop,
					event1__.x____ <- event1,
					event2__.x____ <- event2,
					trigger1__.x____ <- trigger1
					| x____ <- NIDS
				]]
			)
			 [| {| interrupt |} |] SKIP)
		)
		)
	
	Behaviour(id__,
			    const_pkg0_C1_stm0_const1) = 
		dbisim((MachineBody(id__,
				    const_pkg0_C1_stm0_const1)\ enteredSS)
		)
	
	IteratedBehaviour(id__,
			    const_pkg0_C1_stm0_const1) = 
		dbisim((MachineBody(id__,
				    const_pkg0_C1_stm0_const1)\ enteredSS)
		)
	
	Stateful(id__,
			    const_pkg0_C1_stm0_const1) = 
		((
			(Behaviour(id__,
					    const_pkg0_C1_stm0_const1) [| union(getsetLocalChannels,{terminate}) |] varMemory(id__,
					    const_pkg0_C1_stm0_const1))
		 	\getsetLocalChannels
		)
		)
	
	IteratedStateful(id__,
			    const_pkg0_C1_stm0_const1) =
		(dbisim(
			sbisim(
				Behaviour(id__,
						    const_pkg0_C1_stm0_const1)
				[| {|get_l,set_l,terminate|} |]
				Memory_l(0)
			)\{|get_l,set_l|}
		)
		)
	
	-- Visible counterparts
	MachineBody_VS_O(id__,
			    const_pkg0_C1_stm0_const1) = 
		dbisim((
		let
			finalNodesEntered = {|f0::entered|}
		within
			((let
				-- IMPLEMENTATION NOTE:
				-- Here the 'enter' channel set is calculated explicitly because of the use of CSPM 
				-- modules for defining the semantics of each node.
				enterSS = {|
				i0::enter,
				s0::enter,
				f0::enter
				|}
				hideSet = union(enterSS,{|exit,exited,internal__|})
			within 
				((let
					-- IMPLEMENTATION NOTE: the channel set 'enter' is calculated explicitly
					-- because CSPM modules are used for the semantics of Node.
					flowevts = union(enterSS,{|exit,exited,interrupt|})
					transSync = {|internal__.NID_i0,stop__.NID_s0.in,event2__.NID_s0.in|}
				within
					((
					 (((-- RULE composeNodes(nc:NodeContainer)^nops : CSPProcess
					   i0::VS_O__(id__,
					   		    const_pkg0_C1_stm0_const1)
					   [| { share__, terminate } |] (
					   s0::VS_O__(id__,
					   		    const_pkg0_C1_stm0_const1)
					   [| { share__, terminate } |] (
					   f0::VS_O__(id__,
					   		    const_pkg0_C1_stm0_const1)
					   )
					   )
					 )
					 [[s0::interrupt <- x__ | x__ <- {|interrupt,stop__.NID_s0.in,event2__.NID_s0.in|}]]
					 [[f0::interrupt <- x__ | x__ <- {|interrupt|}]]
					 [[i0::interrupt <- x__ | x__ <- {|internal__.NID_i0|}]]
					 )
					  [[ share__ <- x__ | x__ <- {| share__,setR_a |} ]] 
					 )
					 [| union(union(union(flowevts,transSync),{terminate}),{|share__
					 			,setR_a
					 			|}) |]
					 ((i0::enter -> Transitions(id__,
					 		    const_pkg0_C1_stm0_const1))
					  [[ share__ <- x__ | x__ <- {| share__ |} ]]
					  [[set_a <- setR_a]]
					 )
					)
					 [[setR_a <- set_a]]
					)
				)
				 \ hideSet)
				[[
					stop__.x____ <- stop,
					event1__.x____ <- event1,
					event2__.x____ <- event2,
					trigger1__.x____ <- trigger1
					| x____ <- NIDS
				]]
			)
			 [| {| interrupt |} |] SKIP)
		)
		)
	
	Behaviour_VS_O(id__,
			    const_pkg0_C1_stm0_const1) = 
		dbisim((MachineBody_VS_O(id__,
				    const_pkg0_C1_stm0_const1))
		)
	
	IteratedBehaviour_VS_O(id__,
			    const_pkg0_C1_stm0_const1) = 
		dbisim((MachineBody_VS_O(id__,
				    const_pkg0_C1_stm0_const1))
		)
	
	Stateful_VS_O(id__,
			    const_pkg0_C1_stm0_const1) = 
		dbisim((
			(Behaviour_VS_O(id__,
					    const_pkg0_C1_stm0_const1) [| union(getsetLocalChannels,{terminate}) |] varMemory(id__,
					    const_pkg0_C1_stm0_const1))
		 	\getsetLocalChannels
		)
		)
	
	IteratedStateful_VS_O(id__,
			    const_pkg0_C1_stm0_const1) =
		(dbisim(
			sbisim(
				Behaviour_VS_O(id__,
						    const_pkg0_C1_stm0_const1)
				[| {|get_l,set_l,terminate|} |]
				Memory_l(0)
			)\{|get_l,set_l|}
		)
		)
	
	-- END
	
	-- Memory
	-- Memory variables
	Memory_l(l) =
		get_l!l -> Memory_l(l)
		[]
		set_l?x__ -> Memory_l(x__)
		[]
		terminate -> SKIP
	
	-- varMemory process
	varMemory(id__,
			    const_pkg0_C1_stm0_const1) = Memory_l(0)
	
	getsetLocalChannels = {|get_l,set_l|}
	
	-- Definition of the behaviour of state machines (default, optimised, visible, visible and optimised)
	FVS__(id__,
			    const_pkg0_C1_stm0_const1) = STM_VS_O(id__,
			    const_pkg0_C1_stm0_const1)
	
	D__(id__,
			    const_pkg0_C1_stm0_const1) = STM(id__,
			    const_pkg0_C1_stm0_const1) \ internal_events
	O__(id__,
			    const_pkg0_C1_stm0_const1) = sbisim(diamond(D__(id__,
			    const_pkg0_C1_stm0_const1)))
	VS__(id__,
			    const_pkg0_C1_stm0_const1) = FVS__(id__,
			    const_pkg0_C1_stm0_const1)
	VS_O__(id__,
			    const_pkg0_C1_stm0_const1) = sbisim(diamond(FVS__(id__,
			    const_pkg0_C1_stm0_const1)))
	HEXT__(id__,
			    const_pkg0_C1_stm0_const1) = O__(id__,
			    const_pkg0_C1_stm0_const1) [|shared_variable_events|] SKIP
	HUP__(id__,
			    const_pkg0_C1_stm0_const1) = O__(id__,
			    const_pkg0_C1_stm0_const1) [|{share__}|] SKIP
	
	-- Shared memory
	-- Shared memory variables
	Memory_m(m) =
		get_m!m -> Memory_m(m)
		[]
		set_m?x__ -> Memory_m(x__)
		[]
		set_EXT_m?x__ -> Memory_m(x__)
		[]
		terminate -> SKIP
	Memory_m1(m1) =
		get_m1!m1 -> Memory_m1(m1)
		[]
		set_m1?x__ -> Memory_m1(x__)
		[]
		set_EXT_m1?x__ -> Memory_m1(x__)
		[]
		terminate -> SKIP
	Memory_a1(a1) =
		get_a1!a1 -> Memory_a1(a1)
		[]
		set_a1?x__ -> Memory_a1(x__)
		[]
		set_EXT_a1?x__ -> Memory_a1(x__)
		[]
		terminate -> SKIP
	Memory_a2(a2) =
		get_a2!a2 -> Memory_a2(a2)
		[]
		set_a2?x__ -> Memory_a2(x__)
		[]
		set_EXT_a2?x__ -> Memory_a2(x__)
		[]
		terminate -> SKIP
	Memory_a3(a3) =
		get_a3!a3 -> Memory_a3(a3)
		[]
		set_a3?x__ -> Memory_a3(x__)
		[]
		set_EXT_a3?x__ -> Memory_a3(x__)
		[]
		terminate -> SKIP
	Memory_a(a) =
		get_a!a -> Memory_a(a)
		[]
		set_a?x__ -> Memory_a(x__)
		[]
		set_EXT_a?x__ -> Memory_a(x__)
		[]
		terminate -> SKIP
	
	-- sharedVarMemory process
	sharedVarMemory(id__,
			    const_pkg0_C1_stm0_const1) = Memory_m(0)
	[| { terminate } |] (
	Memory_m1(0)
	[| { terminate } |] (
	Memory_a1(0)
	[| { terminate } |] (
	Memory_a2(0)
	[| { terminate } |] (
	Memory_a3(0)
	[| { terminate } |] (
	Memory_a(0)
	)
	)
	)
	)
	)
	
	sharedVarSync = {|get_m,set_m,set_EXT_m,get_m1,set_m1,set_EXT_m1,get_a1,set_a1,set_EXT_a1,get_a2,set_a2,set_EXT_a2,get_a3,set_a3,set_EXT_a3,get_a,set_a,set_EXT_a|}
	
	sharedVarHide = {|get_m,get_m1,get_a1,get_a2,get_a3,get_a|}
endmodule
