#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 18 20:11:45 2018
# Process ID: 8340
# Current directory: C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17076 C:\Users\EnglishOnly\Desktop\Vivado\lab1\lab1_2_2\lab1_2_2.xpr
# Log file: C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/vivado.log
# Journal file: C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 882.160 ; gain = 147.824
update_compile_order -fileset sources_1
close_project
open_project C:/Users/EnglishOnly/Desktop/Vivado/lab1/lab1_2_2/lab1_2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/lab1_3_1.v] -no_script -reset -force -quiet
remove_files  C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/lab1_3_1.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/sim_1/imports/lab2_2_1/lab2_2_1_partA_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/sim_1/imports/lab2_2_1/lab2_2_1_partA_tb.v
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab2_2_1_partA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1042.031 ; gain = 96.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (1#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1084.336 ; gain = 138.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1084.336 ; gain = 138.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1084.336 ; gain = 138.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/lab2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.926 ; gain = 482.020
6 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.926 ; gain = 482.020
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1_partA_tb.v
import_files -fileset sim_1 -norecurse C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1_partA_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_2_1_partA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_2_1_partA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1_partA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/sim_1/imports/lab2_2_1/lab2_2_1_partA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1_partA_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 669349e4fc3045e889b70fcf55661c3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_2_1_partA_tb_behav xil_defaultlib.lab2_2_1_partA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port m_out on this module [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.srcs/sim_1/imports/lab2_2_1/lab2_2_1_partA_tb.v:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_2_1/lab2_2_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 18 20:29:39 2018...
