#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Sat Aug 17 02:11:12 2019
# Process ID: 1356
# Current directory: C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1
# Command line: vivado.exe -log FIFO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO.tcl
# Log file: C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/FIFO.vds
# Journal file: C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FIFO.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top FIFO -part xc7z007sclg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 734.035 ; gain = 178.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:29]
	Parameter D_WIDTH bound to: 8 - type: integer 
	Parameter D_DEPTH bound to: 1024 - type: integer 
	Parameter MODE bound to: 5'b00100 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:85]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_wrapper' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/PS_BRAM_wrapper.v:6]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:13]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD_axi_bram_ctrl_0_0' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD_axi_bram_ctrl_0_0' (1#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD_axi_bram_ctrl_1_0' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD_axi_bram_ctrl_1_0' (2#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD_axi_interconnect_0_0' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:636]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1SXCKOS' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:1426]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD_auto_pc_0' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD_auto_pc_0' (3#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'PS_BRAM_BD_auto_pc_0' has 79 connections declared, but only 75 given [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:1733]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1SXCKOS' (4#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:1426]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD_axi_interconnect_0_0' (5#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:636]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD_axi_interconnect_1_0' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:1031]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_T3D50B' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:1811]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD_auto_pc_1' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD_auto_pc_1' (6#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'PS_BRAM_BD_auto_pc_1' has 79 connections declared, but only 75 given [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:2118]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_T3D50B' (7#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:1811]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD_axi_interconnect_1_0' (8#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:1031]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD_blk_mem_gen_0_0' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD_blk_mem_gen_0_0' (9#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'PS_BRAM_BD_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:494]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD_processing_system7_0_0' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD_processing_system7_0_0' (10#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'PS_BRAM_BD_processing_system7_0_0' has 135 connections declared, but only 115 given [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:511]
INFO: [Synth 8-6157] synthesizing module 'PS_BRAM_BD_rst_ps7_0_50M_0' [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD_rst_ps7_0_50M_0' (11#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/.Xil/Vivado-1356-LAPTOP-VKF3LMSR/realtime/PS_BRAM_BD_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'PS_BRAM_BD_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:627]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_BD' (12#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/synth/PS_BRAM_BD.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PS_BRAM_wrapper' (13#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/PS_BRAM_wrapper.v:6]
WARNING: [Synth 8-7023] instance 'PS_BRAM_wrapper_i' of module 'PS_BRAM_wrapper' has 21 connections declared, but only 0 given [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:85]
WARNING: [Synth 8-3848] Net o_data in module/entity FIFO does not have driver. [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:40]
WARNING: [Synth 8-3848] Net o_full in module/entity FIFO does not have driver. [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:41]
WARNING: [Synth 8-3848] Net o_empty in module/entity FIFO does not have driver. [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:42]
WARNING: [Synth 8-3848] Net o_error in module/entity FIFO does not have driver. [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:43]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (14#1) [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:29]
WARNING: [Synth 8-3331] design s00_couplers_imp_T3D50B has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_T3D50B has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_1_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_1_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1SXCKOS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1SXCKOS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[7]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[6]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[5]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[4]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[3]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[2]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[1]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[0]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_full
WARNING: [Synth 8-3331] design FIFO has unconnected port o_empty
WARNING: [Synth 8-3331] design FIFO has unconnected port o_error
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[7]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[6]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[5]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[4]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[3]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[2]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[1]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[0]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_rden
WARNING: [Synth 8-3331] design FIFO has unconnected port i_wren
WARNING: [Synth 8-3331] design FIFO has unconnected port i_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 803.020 ; gain = 247.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 803.020 ; gain = 247.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 803.020 ; gain = 247.641
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_axi_bram_ctrl_0_0/PS_BRAM_BD_axi_bram_ctrl_0_0/PS_BRAM_BD_axi_bram_ctrl_0_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_axi_bram_ctrl_0_0/PS_BRAM_BD_axi_bram_ctrl_0_0/PS_BRAM_BD_axi_bram_ctrl_0_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_axi_bram_ctrl_1_0/PS_BRAM_BD_axi_bram_ctrl_1_0/PS_BRAM_BD_axi_bram_ctrl_0_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_axi_bram_ctrl_1_0/PS_BRAM_BD_axi_bram_ctrl_1_0/PS_BRAM_BD_axi_bram_ctrl_0_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1'
Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_blk_mem_gen_0_0/PS_BRAM_BD_blk_mem_gen_0_0/PS_BRAM_BD_blk_mem_gen_0_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_blk_mem_gen_0_0/PS_BRAM_BD_blk_mem_gen_0_0/PS_BRAM_BD_blk_mem_gen_0_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_processing_system7_0_0/PS_BRAM_BD_processing_system7_0_0/PS_BRAM_BD_processing_system7_0_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_processing_system7_0_0/PS_BRAM_BD_processing_system7_0_0/PS_BRAM_BD_processing_system7_0_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0'
Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_rst_ps7_0_50M_0/PS_BRAM_BD_rst_ps7_0_50M_0/PS_BRAM_BD_rst_ps7_0_50M_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/rst_ps7_0_50M'
Finished Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_rst_ps7_0_50M_0/PS_BRAM_BD_rst_ps7_0_50M_0/PS_BRAM_BD_rst_ps7_0_50M_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/rst_ps7_0_50M'
Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_auto_pc_0/PS_BRAM_BD_auto_pc_0/PS_BRAM_BD_auto_pc_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_auto_pc_0/PS_BRAM_BD_auto_pc_0/PS_BRAM_BD_auto_pc_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_auto_pc_1/PS_BRAM_BD_auto_pc_1/PS_BRAM_BD_auto_pc_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/bd/PS_BRAM_BD/ip/PS_BRAM_BD_auto_pc_1/PS_BRAM_BD_auto_pc_1/PS_BRAM_BD_auto_pc_0_in_context.xdc] for cell 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/constrs_1/new/MiniZed_constraints.xdc]
Finished Parsing XDC File [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/constrs_1/new/MiniZed_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.srcs/constrs_1/new/MiniZed_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIFO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIFO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 873.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 873.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 873.582 ; gain = 318.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 873.582 ; gain = 318.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \PS_BRAM_BLOCK.PS_BRAM_wrapper_i /PS_BRAM_BD_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 873.582 ; gain = 318.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 873.582 ; gain = 318.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_1_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_1_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_1_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_1_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design PS_BRAM_BD_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[7]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[6]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[5]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[4]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[3]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[2]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[1]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_data[0]
WARNING: [Synth 8-3331] design FIFO has unconnected port o_full
WARNING: [Synth 8-3331] design FIFO has unconnected port o_empty
WARNING: [Synth 8-3331] design FIFO has unconnected port o_error
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[7]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[6]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[5]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[4]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[3]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[2]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[1]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_data[0]
WARNING: [Synth 8-3331] design FIFO has unconnected port i_rden
WARNING: [Synth 8-3331] design FIFO has unconnected port i_wren
WARNING: [Synth 8-3331] design FIFO has unconnected port i_rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 873.582 ; gain = 318.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/bram_clk_a' to pin 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/bram_clk_a' to pin 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/FCLK_CLK0' to pin 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/FCLK_CLK1' to pin 'PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 890.906 ; gain = 335.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 891.129 ; gain = 335.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 901.219 ; gain = 345.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 916.020 ; gain = 360.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 916.020 ; gain = 360.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 916.020 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 916.020 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 916.020 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 916.020 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |PS_BRAM_BD_auto_pc_0              |         1|
|2     |PS_BRAM_BD_auto_pc_1              |         1|
|3     |PS_BRAM_BD_axi_bram_ctrl_0_0      |         1|
|4     |PS_BRAM_BD_axi_bram_ctrl_1_0      |         1|
|5     |PS_BRAM_BD_blk_mem_gen_0_0        |         1|
|6     |PS_BRAM_BD_processing_system7_0_0 |         1|
|7     |PS_BRAM_BD_rst_ps7_0_50M_0        |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |PS_BRAM_BD_auto_pc_0              |     1|
|2     |PS_BRAM_BD_auto_pc_1              |     1|
|3     |PS_BRAM_BD_axi_bram_ctrl_0_0      |     1|
|4     |PS_BRAM_BD_axi_bram_ctrl_1_0      |     1|
|5     |PS_BRAM_BD_blk_mem_gen_0_0        |     1|
|6     |PS_BRAM_BD_processing_system7_0_0 |     1|
|7     |PS_BRAM_BD_rst_ps7_0_50M_0        |     1|
|8     |OBUFT                             |    11|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------------------------+--------------------------------+------+
|      |Instance                            |Module                          |Cells |
+------+------------------------------------+--------------------------------+------+
|1     |top                                 |                                |  1259|
|2     |  \PS_BRAM_BLOCK.PS_BRAM_wrapper_i  |PS_BRAM_wrapper                 |  1248|
|3     |    PS_BRAM_BD_i                    |PS_BRAM_BD                      |  1248|
|4     |      axi_interconnect_0            |PS_BRAM_BD_axi_interconnect_0_0 |   254|
|5     |        s00_couplers                |s00_couplers_imp_1SXCKOS        |   254|
|6     |      axi_interconnect_1            |PS_BRAM_BD_axi_interconnect_1_0 |   254|
|7     |        s00_couplers                |s00_couplers_imp_T3D50B         |   254|
+------+------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 916.020 ; gain = 360.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 916.020 ; gain = 290.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 916.020 ; gain = 360.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 939.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 939.949 ; gain = 641.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 939.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aptsi/Desktop/FIFO_MiniZed/FIFO_MiniZed.runs/synth_1/FIFO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIFO_utilization_synth.rpt -pb FIFO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 17 02:12:02 2019...
