|DE1_TOP
CLOCK_24[0] => CLOCK_24[0]~1.IN6
CLOCK_24[1] => CLOCK_24[1]~0.IN6
CLOCK_27[0] => ~NO_FANOUT~
CLOCK_27[1] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50~0.IN3
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0]~0.IN1
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] <= <VCC>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <VCC>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <VCC>
HEX2[1] <= <VCC>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
DRAM_DQ[0] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[1] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[2] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[3] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[4] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[5] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[6] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[7] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[8] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[9] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[10] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[11] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[12] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[13] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[14] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_DQ[15] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQ
DRAM_ADDR[0] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[1] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[2] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[3] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[4] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[5] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[6] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[7] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[8] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[9] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[10] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_ADDR[11] <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.SA
DRAM_LDQM <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQM
DRAM_UDQM <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.DQM
DRAM_WE_N <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.WE_N
DRAM_CAS_N <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.CAS_N
DRAM_RAS_N <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.RAS_N
DRAM_CS_N <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.CS_N
DRAM_BA_0 <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.BA
DRAM_BA_1 <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.BA
DRAM_CLK <= sdram_pll:SDRAM_PLL.c1
DRAM_CKE <= Sdram_Control_4Port:SDRAM_FRAME_BUFFER.CKE
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
VGA_HS <= VGA_Controller:VGA_DISPLAY.oVGA_HS
VGA_VS <= VGA_Controller:VGA_DISPLAY.oVGA_VS
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
GPIO_0[0] <= <UNC>
GPIO_0[1] <= <UNC>
GPIO_0[2] <= <UNC>
GPIO_0[3] <= <UNC>
GPIO_0[4] <= <UNC>
GPIO_0[5] <= <UNC>
GPIO_0[6] <= <UNC>
GPIO_0[7] <= <UNC>
GPIO_0[8] <= <UNC>
GPIO_0[9] <= <UNC>
GPIO_0[10] <= <UNC>
GPIO_0[11] <= <UNC>
GPIO_0[12] <= <UNC>
GPIO_0[13] <= <UNC>
GPIO_0[14] <= <UNC>
GPIO_0[15] <= <UNC>
GPIO_0[16] <= <UNC>
GPIO_0[17] <= <UNC>
GPIO_0[18] <= <UNC>
GPIO_0[19] <= <UNC>
GPIO_0[20] <= <UNC>
GPIO_0[21] <= <UNC>
GPIO_0[22] <= <UNC>
GPIO_0[23] <= <UNC>
GPIO_0[24] <= <UNC>
GPIO_0[25] <= <UNC>
GPIO_0[26] <= <UNC>
GPIO_0[27] <= <UNC>
GPIO_0[28] <= <UNC>
GPIO_0[29] <= <UNC>
GPIO_0[30] <= <UNC>
GPIO_0[31] <= <UNC>
GPIO_0[32] <= <UNC>
GPIO_0[33] <= <UNC>
GPIO_0[34] <= <UNC>
GPIO_0[35] <= <UNC>
GPIO_1[4] <= GPIO_1~14
GPIO_1[14] <= <UNC>
GPIO_1[15] <= <UNC>
GPIO_1[16] <= <UNC>
GPIO_1[17] <= <UNC>
GPIO_1[18] <= <UNC>
GPIO_1[19] <= <UNC>
GPIO_1[20] <= <UNC>
GPIO_1[21] <= <UNC>
GPIO_1[22] <= <UNC>
GPIO_1[23] <= <UNC>
GPIO_1[24] <= <UNC>
GPIO_1[25] <= <UNC>
GPIO_1[26] <= <UNC>
GPIO_1[27] <= <UNC>
GPIO_1[28] <= <UNC>
GPIO_1[29] <= <UNC>
GPIO_1[30] <= <UNC>
GPIO_1[31] <= <UNC>
GPIO_1[32] <= <UNC>
GPIO_1[33] <= <UNC>
GPIO_1[34] <= <UNC>
GPIO_1[35] <= <UNC>


|DE1_TOP|Reset_Delay:u2
iCLK => Cont[31].CLK
iCLK => Cont[30].CLK
iCLK => Cont[29].CLK
iCLK => Cont[28].CLK
iCLK => Cont[27].CLK
iCLK => Cont[26].CLK
iCLK => Cont[25].CLK
iCLK => Cont[24].CLK
iCLK => Cont[23].CLK
iCLK => Cont[22].CLK
iCLK => Cont[21].CLK
iCLK => Cont[20].CLK
iCLK => Cont[19].CLK
iCLK => Cont[18].CLK
iCLK => Cont[17].CLK
iCLK => Cont[16].CLK
iCLK => Cont[15].CLK
iCLK => Cont[14].CLK
iCLK => Cont[13].CLK
iCLK => Cont[12].CLK
iCLK => Cont[11].CLK
iCLK => Cont[10].CLK
iCLK => Cont[9].CLK
iCLK => Cont[8].CLK
iCLK => Cont[7].CLK
iCLK => Cont[6].CLK
iCLK => Cont[5].CLK
iCLK => Cont[4].CLK
iCLK => Cont[3].CLK
iCLK => Cont[2].CLK
iCLK => Cont[1].CLK
iCLK => Cont[0].CLK
iCLK => oRST_0~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_2~reg0.CLK
iRST => Cont[31].ACLR
iRST => Cont[30].ACLR
iRST => Cont[29].ACLR
iRST => Cont[28].ACLR
iRST => Cont[27].ACLR
iRST => Cont[26].ACLR
iRST => Cont[25].ACLR
iRST => Cont[24].ACLR
iRST => Cont[23].ACLR
iRST => Cont[22].ACLR
iRST => Cont[21].ACLR
iRST => Cont[20].ACLR
iRST => Cont[19].ACLR
iRST => Cont[18].ACLR
iRST => Cont[17].ACLR
iRST => Cont[16].ACLR
iRST => Cont[15].ACLR
iRST => Cont[14].ACLR
iRST => Cont[13].ACLR
iRST => Cont[12].ACLR
iRST => Cont[11].ACLR
iRST => Cont[10].ACLR
iRST => Cont[9].ACLR
iRST => Cont[8].ACLR
iRST => Cont[7].ACLR
iRST => Cont[6].ACLR
iRST => Cont[5].ACLR
iRST => Cont[4].ACLR
iRST => Cont[3].ACLR
iRST => Cont[2].ACLR
iRST => Cont[1].ACLR
iRST => Cont[0].ACLR
iRST => oRST_0~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_2~reg0.ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|I2C_CCD_Config:I2C_Config
iCLK => mI2C_CTRL_CLK.CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[0].CLK
iRST_N => iRST_N~0.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <= I2C_Controller:u0.I2C_SDAT


|DE1_TOP|I2C_CCD_Config:I2C_Config|I2C_Controller:u0
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SDO~reg0.CLK
CLOCK => ACK1.CLK
CLOCK => ACK2.CLK
CLOCK => ACK3.CLK
CLOCK => END~reg0.CLK
CLOCK => SD[23].CLK
CLOCK => SD[22].CLK
CLOCK => SD[21].CLK
CLOCK => SD[20].CLK
CLOCK => SD[19].CLK
CLOCK => SD[18].CLK
CLOCK => SD[17].CLK
CLOCK => SD[16].CLK
CLOCK => SD[15].CLK
CLOCK => SD[14].CLK
CLOCK => SD[13].CLK
CLOCK => SD[12].CLK
CLOCK => SD[11].CLK
CLOCK => SD[10].CLK
CLOCK => SD[9].CLK
CLOCK => SD[8].CLK
CLOCK => SD[7].CLK
CLOCK => SD[6].CLK
CLOCK => SD[5].CLK
CLOCK => SD[4].CLK
CLOCK => SD[3].CLK
CLOCK => SD[2].CLK
CLOCK => SD[1].CLK
CLOCK => SD[0].CLK
CLOCK => comb~1.DATAB
I2C_SCLK <= comb~2.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <= I2C_SDAT~0
I2C_DATA[0] => SD~23.DATAB
I2C_DATA[1] => SD~22.DATAB
I2C_DATA[2] => SD~21.DATAB
I2C_DATA[3] => SD~20.DATAB
I2C_DATA[4] => SD~19.DATAB
I2C_DATA[5] => SD~18.DATAB
I2C_DATA[6] => SD~17.DATAB
I2C_DATA[7] => SD~16.DATAB
I2C_DATA[8] => SD~15.DATAB
I2C_DATA[9] => SD~14.DATAB
I2C_DATA[10] => SD~13.DATAB
I2C_DATA[11] => SD~12.DATAB
I2C_DATA[12] => SD~11.DATAB
I2C_DATA[13] => SD~10.DATAB
I2C_DATA[14] => SD~9.DATAB
I2C_DATA[15] => SD~8.DATAB
I2C_DATA[16] => SD~7.DATAB
I2C_DATA[17] => SD~6.DATAB
I2C_DATA[18] => SD~5.DATAB
I2C_DATA[19] => SD~4.DATAB
I2C_DATA[20] => SD~3.DATAB
I2C_DATA[21] => SD~2.DATAB
I2C_DATA[22] => SD~1.DATAB
I2C_DATA[23] => SD~0.DATAB
GO => SD_COUNTER~11.OUTPUTSELECT
GO => SD_COUNTER~10.OUTPUTSELECT
GO => SD_COUNTER~9.OUTPUTSELECT
GO => SD_COUNTER~8.OUTPUTSELECT
GO => SD_COUNTER~7.OUTPUTSELECT
GO => SD_COUNTER~6.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb~4.DB_MAX_OUTPUT_PORT_TYPE
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SCLK.PRESET
RESET => SDO~reg0.PRESET
RESET => ACK1.ACLR
RESET => ACK2.ACLR
RESET => ACK3.ACLR
RESET => END~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|CCD_Capture:CAMERA_DECODER
oYCbCr[0] <= YCbCr[0].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[1] <= YCbCr[1].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[2] <= YCbCr[2].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[3] <= YCbCr[3].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[4] <= YCbCr[4].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[5] <= YCbCr[5].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[6] <= YCbCr[6].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[7] <= YCbCr[7].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[8] <= YCbCr[8].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[9] <= YCbCr[9].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[10] <= YCbCr[10].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[11] <= YCbCr[11].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[12] <= YCbCr[12].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[13] <= YCbCr[13].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[14] <= YCbCr[14].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[15] <= YCbCr[15].DB_MAX_OUTPUT_PORT_TYPE
oDATA1[0] <= mCCD_DATA1[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA1[1] <= mCCD_DATA1[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA1[2] <= mCCD_DATA1[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA1[3] <= mCCD_DATA1[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA1[4] <= mCCD_DATA1[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA1[5] <= mCCD_DATA1[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA1[6] <= mCCD_DATA1[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA1[7] <= mCCD_DATA1[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA2[0] <= mCCD_DATA2[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA2[1] <= mCCD_DATA2[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA2[2] <= mCCD_DATA2[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA2[3] <= mCCD_DATA2[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA2[4] <= mCCD_DATA2[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA2[5] <= mCCD_DATA2[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA2[6] <= mCCD_DATA2[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA2[7] <= mCCD_DATA2[7].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= DVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => Cb~7.DATAB
iDATA[0] => Cr~7.DATAB
iDATA[0] => YCbCr~7.DATAB
iDATA[0] => mCCD_DATA1~7.DATAB
iDATA[0] => mCCD_DATA2~7.DATAB
iDATA[1] => Cb~6.DATAB
iDATA[1] => Cr~6.DATAB
iDATA[1] => YCbCr~6.DATAB
iDATA[1] => mCCD_DATA1~6.DATAB
iDATA[1] => mCCD_DATA2~6.DATAB
iDATA[2] => Cb~5.DATAB
iDATA[2] => Cr~5.DATAB
iDATA[2] => YCbCr~5.DATAB
iDATA[2] => mCCD_DATA1~5.DATAB
iDATA[2] => mCCD_DATA2~5.DATAB
iDATA[3] => Cb~4.DATAB
iDATA[3] => Cr~4.DATAB
iDATA[3] => YCbCr~4.DATAB
iDATA[3] => mCCD_DATA1~4.DATAB
iDATA[3] => mCCD_DATA2~4.DATAB
iDATA[4] => Cb~3.DATAB
iDATA[4] => Cr~3.DATAB
iDATA[4] => YCbCr~3.DATAB
iDATA[4] => mCCD_DATA1~3.DATAB
iDATA[4] => mCCD_DATA2~3.DATAB
iDATA[5] => Cb~2.DATAB
iDATA[5] => Cr~2.DATAB
iDATA[5] => YCbCr~2.DATAB
iDATA[5] => mCCD_DATA1~2.DATAB
iDATA[5] => mCCD_DATA2~2.DATAB
iDATA[6] => Cb~1.DATAB
iDATA[6] => Cr~1.DATAB
iDATA[6] => YCbCr~1.DATAB
iDATA[6] => mCCD_DATA1~1.DATAB
iDATA[6] => mCCD_DATA2~1.DATAB
iDATA[7] => Cb~0.DATAB
iDATA[7] => Cr~0.DATAB
iDATA[7] => YCbCr~0.DATAB
iDATA[7] => mCCD_DATA1~0.DATAB
iDATA[7] => mCCD_DATA2~0.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN0
iFVAL => Equal1.IN1
iLVAL => mCCD_LVAL.DATAIN
iLVAL => Cb~15.OUTPUTSELECT
iLVAL => Cb~14.OUTPUTSELECT
iLVAL => Cb~13.OUTPUTSELECT
iLVAL => Cb~12.OUTPUTSELECT
iLVAL => Cb~11.OUTPUTSELECT
iLVAL => Cb~10.OUTPUTSELECT
iLVAL => Cb~9.OUTPUTSELECT
iLVAL => Cb~8.OUTPUTSELECT
iLVAL => Cr~15.OUTPUTSELECT
iLVAL => Cr~14.OUTPUTSELECT
iLVAL => Cr~13.OUTPUTSELECT
iLVAL => Cr~12.OUTPUTSELECT
iLVAL => Cr~11.OUTPUTSELECT
iLVAL => Cr~10.OUTPUTSELECT
iLVAL => Cr~9.OUTPUTSELECT
iLVAL => Cr~8.OUTPUTSELECT
iLVAL => YCbCr~23.OUTPUTSELECT
iLVAL => YCbCr~22.OUTPUTSELECT
iLVAL => YCbCr~21.OUTPUTSELECT
iLVAL => YCbCr~20.OUTPUTSELECT
iLVAL => YCbCr~19.OUTPUTSELECT
iLVAL => YCbCr~18.OUTPUTSELECT
iLVAL => YCbCr~17.OUTPUTSELECT
iLVAL => YCbCr~16.OUTPUTSELECT
iLVAL => YCbCr~15.OUTPUTSELECT
iLVAL => YCbCr~14.OUTPUTSELECT
iLVAL => YCbCr~13.OUTPUTSELECT
iLVAL => YCbCr~12.OUTPUTSELECT
iLVAL => YCbCr~11.OUTPUTSELECT
iLVAL => YCbCr~10.OUTPUTSELECT
iLVAL => YCbCr~9.OUTPUTSELECT
iLVAL => YCbCr~8.OUTPUTSELECT
iLVAL => mCCD_DATA2~23.OUTPUTSELECT
iLVAL => mCCD_DATA2~22.OUTPUTSELECT
iLVAL => mCCD_DATA2~21.OUTPUTSELECT
iLVAL => mCCD_DATA2~20.OUTPUTSELECT
iLVAL => mCCD_DATA2~19.OUTPUTSELECT
iLVAL => mCCD_DATA2~18.OUTPUTSELECT
iLVAL => mCCD_DATA2~17.OUTPUTSELECT
iLVAL => mCCD_DATA2~16.OUTPUTSELECT
iLVAL => mCCD_DATA1~15.OUTPUTSELECT
iLVAL => mCCD_DATA1~14.OUTPUTSELECT
iLVAL => mCCD_DATA1~13.OUTPUTSELECT
iLVAL => mCCD_DATA1~12.OUTPUTSELECT
iLVAL => mCCD_DATA1~11.OUTPUTSELECT
iLVAL => mCCD_DATA1~10.OUTPUTSELECT
iLVAL => mCCD_DATA1~9.OUTPUTSELECT
iLVAL => mCCD_DATA1~8.OUTPUTSELECT
iSTART => mSTART~0.OUTPUTSELECT
iEND => mSTART~1.OUTPUTSELECT
iCLK => mSTART.CLK
iCLK => Pre_FVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => mCCD_LVAL.CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[0].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[0].CLK
iCLK => DVAL.CLK
iCLK => Frame_Cont[31].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[0].CLK
iCLK => mCCD_DATA1[7].CLK
iCLK => mCCD_DATA1[6].CLK
iCLK => mCCD_DATA1[5].CLK
iCLK => mCCD_DATA1[4].CLK
iCLK => mCCD_DATA1[3].CLK
iCLK => mCCD_DATA1[2].CLK
iCLK => mCCD_DATA1[1].CLK
iCLK => mCCD_DATA1[0].CLK
iCLK => mCCD_DATA2[7].CLK
iCLK => mCCD_DATA2[6].CLK
iCLK => mCCD_DATA2[5].CLK
iCLK => mCCD_DATA2[4].CLK
iCLK => mCCD_DATA2[3].CLK
iCLK => mCCD_DATA2[2].CLK
iCLK => mCCD_DATA2[1].CLK
iCLK => mCCD_DATA2[0].CLK
iCLK => YCbCr[15].CLK
iCLK => YCbCr[14].CLK
iCLK => YCbCr[13].CLK
iCLK => YCbCr[12].CLK
iCLK => YCbCr[11].CLK
iCLK => YCbCr[10].CLK
iCLK => YCbCr[9].CLK
iCLK => YCbCr[8].CLK
iCLK => YCbCr[7].CLK
iCLK => YCbCr[6].CLK
iCLK => YCbCr[5].CLK
iCLK => YCbCr[4].CLK
iCLK => YCbCr[3].CLK
iCLK => YCbCr[2].CLK
iCLK => YCbCr[1].CLK
iCLK => YCbCr[0].CLK
iCLK => Cr[7].CLK
iCLK => Cr[6].CLK
iCLK => Cr[5].CLK
iCLK => Cr[4].CLK
iCLK => Cr[3].CLK
iCLK => Cr[2].CLK
iCLK => Cr[1].CLK
iCLK => Cr[0].CLK
iCLK => Cb[7].CLK
iCLK => Cb[6].CLK
iCLK => Cb[5].CLK
iCLK => Cb[4].CLK
iCLK => Cb[3].CLK
iCLK => Cb[2].CLK
iCLK => Cb[1].CLK
iCLK => Cb[0].CLK
iRST => mSTART.ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA1[7].ACLR
iRST => mCCD_DATA1[6].ACLR
iRST => mCCD_DATA1[5].ACLR
iRST => mCCD_DATA1[4].ACLR
iRST => mCCD_DATA1[3].ACLR
iRST => mCCD_DATA1[2].ACLR
iRST => mCCD_DATA1[1].ACLR
iRST => mCCD_DATA1[0].ACLR
iRST => mCCD_DATA2[7].ACLR
iRST => mCCD_DATA2[6].ACLR
iRST => mCCD_DATA2[5].ACLR
iRST => mCCD_DATA2[4].ACLR
iRST => mCCD_DATA2[3].ACLR
iRST => mCCD_DATA2[2].ACLR
iRST => mCCD_DATA2[1].ACLR
iRST => mCCD_DATA2[0].ACLR
iRST => YCbCr[15].ACLR
iRST => YCbCr[14].ACLR
iRST => YCbCr[13].ACLR
iRST => YCbCr[12].ACLR
iRST => YCbCr[11].ACLR
iRST => YCbCr[10].ACLR
iRST => YCbCr[9].ACLR
iRST => YCbCr[8].ACLR
iRST => YCbCr[7].ACLR
iRST => YCbCr[6].ACLR
iRST => YCbCr[5].ACLR
iRST => YCbCr[4].ACLR
iRST => YCbCr[3].ACLR
iRST => YCbCr[2].ACLR
iRST => YCbCr[1].ACLR
iRST => YCbCr[0].ACLR
iRST => DVAL.ENA
iRST => Cb[0].ENA
iRST => Cr[7].ENA
iRST => Cr[6].ENA
iRST => Cr[5].ENA
iRST => Cr[4].ENA
iRST => Cr[3].ENA
iRST => Cr[2].ENA
iRST => Cr[1].ENA
iRST => Cr[0].ENA
iRST => Cb[7].ENA
iRST => Cb[6].ENA
iRST => Cb[5].ENA
iRST => Cb[4].ENA
iRST => Cb[3].ENA
iRST => Cb[2].ENA
iRST => Cb[1].ENA


|DE1_TOP|sdram_pll:SDRAM_PLL
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|DE1_TOP|sdram_pll:SDRAM_PLL|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N~0.IN3
CLK => CLK~0.IN7
WR1_DATA[0] => WR1_DATA[0]~15.IN1
WR1_DATA[1] => WR1_DATA[1]~14.IN1
WR1_DATA[2] => WR1_DATA[2]~13.IN1
WR1_DATA[3] => WR1_DATA[3]~12.IN1
WR1_DATA[4] => WR1_DATA[4]~11.IN1
WR1_DATA[5] => WR1_DATA[5]~10.IN1
WR1_DATA[6] => WR1_DATA[6]~9.IN1
WR1_DATA[7] => WR1_DATA[7]~8.IN1
WR1_DATA[8] => WR1_DATA[8]~7.IN1
WR1_DATA[9] => WR1_DATA[9]~6.IN1
WR1_DATA[10] => WR1_DATA[10]~5.IN1
WR1_DATA[11] => WR1_DATA[11]~4.IN1
WR1_DATA[12] => WR1_DATA[12]~3.IN1
WR1_DATA[13] => WR1_DATA[13]~2.IN1
WR1_DATA[14] => WR1_DATA[14]~1.IN1
WR1_DATA[15] => WR1_DATA[15]~0.IN1
WR1 => WR1~0.IN1
WR1_ADDR[0] => rWR1_ADDR~68.DATAB
WR1_ADDR[0] => rWR1_ADDR~22.DATAA
WR1_ADDR[1] => rWR1_ADDR~67.DATAB
WR1_ADDR[1] => rWR1_ADDR~21.DATAA
WR1_ADDR[2] => rWR1_ADDR~66.DATAB
WR1_ADDR[2] => rWR1_ADDR~20.DATAA
WR1_ADDR[3] => rWR1_ADDR~65.DATAB
WR1_ADDR[3] => rWR1_ADDR~19.DATAA
WR1_ADDR[4] => rWR1_ADDR~64.DATAB
WR1_ADDR[4] => rWR1_ADDR~18.DATAA
WR1_ADDR[5] => rWR1_ADDR~63.DATAB
WR1_ADDR[5] => rWR1_ADDR~17.DATAA
WR1_ADDR[6] => rWR1_ADDR~62.DATAB
WR1_ADDR[6] => rWR1_ADDR~16.DATAA
WR1_ADDR[7] => rWR1_ADDR~61.DATAB
WR1_ADDR[7] => rWR1_ADDR~15.DATAA
WR1_ADDR[8] => rWR1_ADDR~60.DATAB
WR1_ADDR[8] => rWR1_ADDR~14.DATAA
WR1_ADDR[9] => rWR1_ADDR~59.DATAB
WR1_ADDR[9] => rWR1_ADDR~13.DATAA
WR1_ADDR[10] => rWR1_ADDR~58.DATAB
WR1_ADDR[10] => rWR1_ADDR~12.DATAA
WR1_ADDR[11] => rWR1_ADDR~57.DATAB
WR1_ADDR[11] => rWR1_ADDR~11.DATAA
WR1_ADDR[12] => rWR1_ADDR~56.DATAB
WR1_ADDR[12] => rWR1_ADDR~10.DATAA
WR1_ADDR[13] => rWR1_ADDR~55.DATAB
WR1_ADDR[13] => rWR1_ADDR~9.DATAA
WR1_ADDR[14] => rWR1_ADDR~54.DATAB
WR1_ADDR[14] => rWR1_ADDR~8.DATAA
WR1_ADDR[15] => rWR1_ADDR~53.DATAB
WR1_ADDR[15] => rWR1_ADDR~7.DATAA
WR1_ADDR[16] => rWR1_ADDR~52.DATAB
WR1_ADDR[16] => rWR1_ADDR~6.DATAA
WR1_ADDR[17] => rWR1_ADDR~51.DATAB
WR1_ADDR[17] => rWR1_ADDR~5.DATAA
WR1_ADDR[18] => rWR1_ADDR~50.DATAB
WR1_ADDR[18] => rWR1_ADDR~4.DATAA
WR1_ADDR[19] => rWR1_ADDR~49.DATAB
WR1_ADDR[19] => rWR1_ADDR~3.DATAA
WR1_ADDR[20] => rWR1_ADDR~48.DATAB
WR1_ADDR[20] => rWR1_ADDR~2.DATAA
WR1_ADDR[21] => rWR1_ADDR~47.DATAB
WR1_ADDR[21] => rWR1_ADDR~1.DATAA
WR1_ADDR[22] => rWR1_ADDR~46.DATAB
WR1_ADDR[22] => rWR1_ADDR~0.DATAA
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD~0.IN1
WR1_CLK => WR1_CLK~0.IN1
WR2_DATA[0] => WR2_DATA[0]~15.IN1
WR2_DATA[1] => WR2_DATA[1]~14.IN1
WR2_DATA[2] => WR2_DATA[2]~13.IN1
WR2_DATA[3] => WR2_DATA[3]~12.IN1
WR2_DATA[4] => WR2_DATA[4]~11.IN1
WR2_DATA[5] => WR2_DATA[5]~10.IN1
WR2_DATA[6] => WR2_DATA[6]~9.IN1
WR2_DATA[7] => WR2_DATA[7]~8.IN1
WR2_DATA[8] => WR2_DATA[8]~7.IN1
WR2_DATA[9] => WR2_DATA[9]~6.IN1
WR2_DATA[10] => WR2_DATA[10]~5.IN1
WR2_DATA[11] => WR2_DATA[11]~4.IN1
WR2_DATA[12] => WR2_DATA[12]~3.IN1
WR2_DATA[13] => WR2_DATA[13]~2.IN1
WR2_DATA[14] => WR2_DATA[14]~1.IN1
WR2_DATA[15] => WR2_DATA[15]~0.IN1
WR2 => WR2~0.IN1
WR2_ADDR[0] => rWR2_ADDR~68.DATAB
WR2_ADDR[0] => rWR2_ADDR~22.DATAA
WR2_ADDR[1] => rWR2_ADDR~67.DATAB
WR2_ADDR[1] => rWR2_ADDR~21.DATAA
WR2_ADDR[2] => rWR2_ADDR~66.DATAB
WR2_ADDR[2] => rWR2_ADDR~20.DATAA
WR2_ADDR[3] => rWR2_ADDR~65.DATAB
WR2_ADDR[3] => rWR2_ADDR~19.DATAA
WR2_ADDR[4] => rWR2_ADDR~64.DATAB
WR2_ADDR[4] => rWR2_ADDR~18.DATAA
WR2_ADDR[5] => rWR2_ADDR~63.DATAB
WR2_ADDR[5] => rWR2_ADDR~17.DATAA
WR2_ADDR[6] => rWR2_ADDR~62.DATAB
WR2_ADDR[6] => rWR2_ADDR~16.DATAA
WR2_ADDR[7] => rWR2_ADDR~61.DATAB
WR2_ADDR[7] => rWR2_ADDR~15.DATAA
WR2_ADDR[8] => rWR2_ADDR~60.DATAB
WR2_ADDR[8] => rWR2_ADDR~14.DATAA
WR2_ADDR[9] => rWR2_ADDR~59.DATAB
WR2_ADDR[9] => rWR2_ADDR~13.DATAA
WR2_ADDR[10] => rWR2_ADDR~58.DATAB
WR2_ADDR[10] => rWR2_ADDR~12.DATAA
WR2_ADDR[11] => rWR2_ADDR~57.DATAB
WR2_ADDR[11] => rWR2_ADDR~11.DATAA
WR2_ADDR[12] => rWR2_ADDR~56.DATAB
WR2_ADDR[12] => rWR2_ADDR~10.DATAA
WR2_ADDR[13] => rWR2_ADDR~55.DATAB
WR2_ADDR[13] => rWR2_ADDR~9.DATAA
WR2_ADDR[14] => rWR2_ADDR~54.DATAB
WR2_ADDR[14] => rWR2_ADDR~8.DATAA
WR2_ADDR[15] => rWR2_ADDR~53.DATAB
WR2_ADDR[15] => rWR2_ADDR~7.DATAA
WR2_ADDR[16] => rWR2_ADDR~52.DATAB
WR2_ADDR[16] => rWR2_ADDR~6.DATAA
WR2_ADDR[17] => rWR2_ADDR~51.DATAB
WR2_ADDR[17] => rWR2_ADDR~5.DATAA
WR2_ADDR[18] => rWR2_ADDR~50.DATAB
WR2_ADDR[18] => rWR2_ADDR~4.DATAA
WR2_ADDR[19] => rWR2_ADDR~49.DATAB
WR2_ADDR[19] => rWR2_ADDR~3.DATAA
WR2_ADDR[20] => rWR2_ADDR~48.DATAB
WR2_ADDR[20] => rWR2_ADDR~2.DATAA
WR2_ADDR[21] => rWR2_ADDR~47.DATAB
WR2_ADDR[21] => rWR2_ADDR~1.DATAA
WR2_ADDR[22] => rWR2_ADDR~46.DATAB
WR2_ADDR[22] => rWR2_ADDR~0.DATAA
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD~0.IN1
WR2_CLK => WR2_CLK~0.IN1
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1~0.IN1
RD1_ADDR[0] => rRD1_ADDR~68.DATAB
RD1_ADDR[0] => rRD1_ADDR~22.DATAA
RD1_ADDR[1] => rRD1_ADDR~67.DATAB
RD1_ADDR[1] => rRD1_ADDR~21.DATAA
RD1_ADDR[2] => rRD1_ADDR~66.DATAB
RD1_ADDR[2] => rRD1_ADDR~20.DATAA
RD1_ADDR[3] => rRD1_ADDR~65.DATAB
RD1_ADDR[3] => rRD1_ADDR~19.DATAA
RD1_ADDR[4] => rRD1_ADDR~64.DATAB
RD1_ADDR[4] => rRD1_ADDR~18.DATAA
RD1_ADDR[5] => rRD1_ADDR~63.DATAB
RD1_ADDR[5] => rRD1_ADDR~17.DATAA
RD1_ADDR[6] => rRD1_ADDR~62.DATAB
RD1_ADDR[6] => rRD1_ADDR~16.DATAA
RD1_ADDR[7] => rRD1_ADDR~61.DATAB
RD1_ADDR[7] => rRD1_ADDR~15.DATAA
RD1_ADDR[8] => rRD1_ADDR~60.DATAB
RD1_ADDR[8] => rRD1_ADDR~14.DATAA
RD1_ADDR[9] => rRD1_ADDR~59.DATAB
RD1_ADDR[9] => rRD1_ADDR~13.DATAA
RD1_ADDR[10] => rRD1_ADDR~58.DATAB
RD1_ADDR[10] => rRD1_ADDR~12.DATAA
RD1_ADDR[11] => rRD1_ADDR~57.DATAB
RD1_ADDR[11] => rRD1_ADDR~11.DATAA
RD1_ADDR[12] => rRD1_ADDR~56.DATAB
RD1_ADDR[12] => rRD1_ADDR~10.DATAA
RD1_ADDR[13] => rRD1_ADDR~55.DATAB
RD1_ADDR[13] => rRD1_ADDR~9.DATAA
RD1_ADDR[14] => rRD1_ADDR~54.DATAB
RD1_ADDR[14] => rRD1_ADDR~8.DATAA
RD1_ADDR[15] => rRD1_ADDR~53.DATAB
RD1_ADDR[15] => rRD1_ADDR~7.DATAA
RD1_ADDR[16] => rRD1_ADDR~52.DATAB
RD1_ADDR[16] => rRD1_ADDR~6.DATAA
RD1_ADDR[17] => rRD1_ADDR~51.DATAB
RD1_ADDR[17] => rRD1_ADDR~5.DATAA
RD1_ADDR[18] => rRD1_ADDR~50.DATAB
RD1_ADDR[18] => rRD1_ADDR~4.DATAA
RD1_ADDR[19] => rRD1_ADDR~49.DATAB
RD1_ADDR[19] => rRD1_ADDR~3.DATAA
RD1_ADDR[20] => rRD1_ADDR~48.DATAB
RD1_ADDR[20] => rRD1_ADDR~2.DATAA
RD1_ADDR[21] => rRD1_ADDR~47.DATAB
RD1_ADDR[21] => rRD1_ADDR~1.DATAA
RD1_ADDR[22] => rRD1_ADDR~46.DATAB
RD1_ADDR[22] => rRD1_ADDR~0.DATAA
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD~0.IN1
RD1_CLK => RD1_CLK~0.IN1
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2~0.IN1
RD2_ADDR[0] => rRD2_ADDR~68.DATAB
RD2_ADDR[0] => rRD2_ADDR~22.DATAA
RD2_ADDR[1] => rRD2_ADDR~67.DATAB
RD2_ADDR[1] => rRD2_ADDR~21.DATAA
RD2_ADDR[2] => rRD2_ADDR~66.DATAB
RD2_ADDR[2] => rRD2_ADDR~20.DATAA
RD2_ADDR[3] => rRD2_ADDR~65.DATAB
RD2_ADDR[3] => rRD2_ADDR~19.DATAA
RD2_ADDR[4] => rRD2_ADDR~64.DATAB
RD2_ADDR[4] => rRD2_ADDR~18.DATAA
RD2_ADDR[5] => rRD2_ADDR~63.DATAB
RD2_ADDR[5] => rRD2_ADDR~17.DATAA
RD2_ADDR[6] => rRD2_ADDR~62.DATAB
RD2_ADDR[6] => rRD2_ADDR~16.DATAA
RD2_ADDR[7] => rRD2_ADDR~61.DATAB
RD2_ADDR[7] => rRD2_ADDR~15.DATAA
RD2_ADDR[8] => rRD2_ADDR~60.DATAB
RD2_ADDR[8] => rRD2_ADDR~14.DATAA
RD2_ADDR[9] => rRD2_ADDR~59.DATAB
RD2_ADDR[9] => rRD2_ADDR~13.DATAA
RD2_ADDR[10] => rRD2_ADDR~58.DATAB
RD2_ADDR[10] => rRD2_ADDR~12.DATAA
RD2_ADDR[11] => rRD2_ADDR~57.DATAB
RD2_ADDR[11] => rRD2_ADDR~11.DATAA
RD2_ADDR[12] => rRD2_ADDR~56.DATAB
RD2_ADDR[12] => rRD2_ADDR~10.DATAA
RD2_ADDR[13] => rRD2_ADDR~55.DATAB
RD2_ADDR[13] => rRD2_ADDR~9.DATAA
RD2_ADDR[14] => rRD2_ADDR~54.DATAB
RD2_ADDR[14] => rRD2_ADDR~8.DATAA
RD2_ADDR[15] => rRD2_ADDR~53.DATAB
RD2_ADDR[15] => rRD2_ADDR~7.DATAA
RD2_ADDR[16] => rRD2_ADDR~52.DATAB
RD2_ADDR[16] => rRD2_ADDR~6.DATAA
RD2_ADDR[17] => rRD2_ADDR~51.DATAB
RD2_ADDR[17] => rRD2_ADDR~5.DATAA
RD2_ADDR[18] => rRD2_ADDR~50.DATAB
RD2_ADDR[18] => rRD2_ADDR~4.DATAA
RD2_ADDR[19] => rRD2_ADDR~49.DATAB
RD2_ADDR[19] => rRD2_ADDR~3.DATAA
RD2_ADDR[20] => rRD2_ADDR~48.DATAB
RD2_ADDR[20] => rRD2_ADDR~2.DATAA
RD2_ADDR[21] => rRD2_ADDR~47.DATAB
RD2_ADDR[21] => rRD2_ADDR~1.DATAA
RD2_ADDR[22] => rRD2_ADDR~46.DATAB
RD2_ADDR[22] => rRD2_ADDR~0.DATAA
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD~0.IN1
RD2_CLK => RD2_CLK~0.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <= DQ[0]~0
DQ[1] <= DQ[1]~1
DQ[2] <= DQ[2]~2
DQ[3] <= DQ[3]~3
DQ[4] <= DQ[4]~4
DQ[5] <= DQ[5]~5
DQ[6] <= DQ[6]~6
DQ[7] <= DQ[7]~7
DQ[8] <= DQ[8]~8
DQ[9] <= DQ[9]~9
DQ[10] <= DQ[10]~10
DQ[11] <= DQ[11]~11
DQ[12] <= DQ[12]~12
DQ[13] <= DQ[13]~13
DQ[14] <= DQ[14]~14
DQ[15] <= DQ[15]~15
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1
CLK => NOP~reg0.CLK
CLK => READA~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => CMD_ACK~reg0.CLK
CLK => timer[15].CLK
CLK => timer[14].CLK
CLK => timer[13].CLK
CLK => timer[12].CLK
CLK => timer[11].CLK
CLK => timer[10].CLK
CLK => timer[9].CLK
CLK => timer[8].CLK
CLK => timer[7].CLK
CLK => timer[6].CLK
CLK => timer[5].CLK
CLK => timer[4].CLK
CLK => timer[3].CLK
CLK => timer[2].CLK
CLK => timer[1].CLK
CLK => timer[0].CLK
CLK => REF_REQ~reg0.CLK
CLK => init_timer[15].CLK
CLK => init_timer[14].CLK
CLK => init_timer[13].CLK
CLK => init_timer[12].CLK
CLK => init_timer[11].CLK
CLK => init_timer[10].CLK
CLK => init_timer[9].CLK
CLK => init_timer[8].CLK
CLK => init_timer[7].CLK
CLK => init_timer[6].CLK
CLK => init_timer[5].CLK
CLK => init_timer[4].CLK
CLK => init_timer[3].CLK
CLK => init_timer[2].CLK
CLK => init_timer[1].CLK
CLK => init_timer[0].CLK
CLK => REFRESH~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => INIT_REQ~reg0.CLK
RESET_N => CMD_ACK~reg0.ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[0]~reg0.ACLR
CMD[0] => Equal0.IN0
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN1
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN1
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN2
CMD[2] => Equal1.IN2
CMD[2] => Equal2.IN2
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => REF_REQ~1.OUTPUTSELECT
REF_ACK => timer~31.OUTPUTSELECT
REF_ACK => timer~30.OUTPUTSELECT
REF_ACK => timer~29.OUTPUTSELECT
REF_ACK => timer~28.OUTPUTSELECT
REF_ACK => timer~27.OUTPUTSELECT
REF_ACK => timer~26.OUTPUTSELECT
REF_ACK => timer~25.OUTPUTSELECT
REF_ACK => timer~24.OUTPUTSELECT
REF_ACK => timer~23.OUTPUTSELECT
REF_ACK => timer~22.OUTPUTSELECT
REF_ACK => timer~21.OUTPUTSELECT
REF_ACK => timer~20.OUTPUTSELECT
REF_ACK => timer~19.OUTPUTSELECT
REF_ACK => timer~18.OUTPUTSELECT
REF_ACK => timer~17.OUTPUTSELECT
REF_ACK => timer~16.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1~0.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1
CLK => do_reada.CLK
CLK => do_writea.CLK
CLK => do_refresh.CLK
CLK => do_precharge.CLK
CLK => do_load_mode.CLK
CLK => do_initial.CLK
CLK => command_done.CLK
CLK => command_delay[7].CLK
CLK => command_delay[6].CLK
CLK => command_delay[5].CLK
CLK => command_delay[4].CLK
CLK => command_delay[3].CLK
CLK => command_delay[2].CLK
CLK => command_delay[1].CLK
CLK => command_delay[0].CLK
CLK => rw_flag.CLK
CLK => rp_shift[3].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[0].CLK
CLK => rp_done.CLK
CLK => ex_read.CLK
CLK => ex_write.CLK
CLK => OE~reg0.CLK
CLK => oe4.CLK
CLK => rw_shift[1].CLK
CLK => rw_shift[0].CLK
CLK => do_rw.CLK
CLK => CM_ACK~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CKE~reg0.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => WE_N~6.OUTPUTSELECT
RESET_N => CAS_N~5.OUTPUTSELECT
RESET_N => RAS_N~4.OUTPUTSELECT
RESET_N => CS_N~3.OUTPUTSELECT
RESET_N => CS_N~2.OUTPUTSELECT
RESET_N => BA~3.OUTPUTSELECT
RESET_N => BA~2.OUTPUTSELECT
RESET_N => SA~36.OUTPUTSELECT
RESET_N => SA~35.OUTPUTSELECT
RESET_N => SA~34.OUTPUTSELECT
RESET_N => SA~33.OUTPUTSELECT
RESET_N => SA~32.OUTPUTSELECT
RESET_N => SA~31.OUTPUTSELECT
RESET_N => SA~30.OUTPUTSELECT
RESET_N => SA~29.OUTPUTSELECT
RESET_N => SA~28.OUTPUTSELECT
RESET_N => SA~27.OUTPUTSELECT
RESET_N => SA~26.OUTPUTSELECT
RESET_N => SA~25.OUTPUTSELECT
RESET_N => oe4.ENA
SADDR[0] => SA~11.DATAA
SADDR[1] => SA~10.DATAA
SADDR[2] => SA~9.DATAA
SADDR[3] => SA~8.DATAA
SADDR[4] => SA~7.DATAA
SADDR[5] => SA~6.DATAA
SADDR[6] => SA~5.DATAA
SADDR[7] => SA~4.DATAA
SADDR[8] => SA~11.DATAB
SADDR[9] => SA~10.DATAB
SADDR[10] => SA~9.DATAB
SADDR[11] => SA~8.DATAB
SADDR[12] => SA~7.DATAB
SADDR[13] => SA~6.DATAB
SADDR[14] => SA~5.DATAB
SADDR[15] => SA~4.DATAB
SADDR[16] => SA~3.DATAB
SADDR[17] => SA~2.DATAB
SADDR[18] => SA~1.DATAB
SADDR[19] => SA~0.DATAB
SADDR[20] => BA~1.DATAA
SADDR[21] => BA~0.DATAA
SADDR[22] => CS_N~1.DATAA
SADDR[22] => CS_N~0.DATAA
NOP => ~NO_FANOUT~
READA => always0~6.IN1
WRITEA => always0~10.IN1
REFRESH => always0~0.IN1
PRECHARGE => always0~14.IN1
LOAD_MODE => always0~16.IN1
REF_REQ => always3~0.IN1
REF_REQ => always0~0.IN0
REF_REQ => always0~13.IN0
REF_REQ => always0~9.IN1
INIT_REQ => do_initial.DATAIN
INIT_REQ => ex_write~4.OUTPUTSELECT
INIT_REQ => ex_read~4.OUTPUTSELECT
INIT_REQ => rp_done~3.OUTPUTSELECT
INIT_REQ => rp_shift~15.OUTPUTSELECT
INIT_REQ => rp_shift~14.OUTPUTSELECT
INIT_REQ => rp_shift~13.OUTPUTSELECT
INIT_REQ => rp_shift~12.OUTPUTSELECT
INIT_REQ => rw_flag~1.OUTPUTSELECT
INIT_REQ => command_delay~14.OUTPUTSELECT
INIT_REQ => command_delay~13.OUTPUTSELECT
INIT_REQ => command_delay~12.OUTPUTSELECT
INIT_REQ => command_delay~11.OUTPUTSELECT
INIT_REQ => command_delay~10.OUTPUTSELECT
INIT_REQ => command_delay~9.OUTPUTSELECT
INIT_REQ => command_delay~8.OUTPUTSELECT
INIT_REQ => command_delay~7.OUTPUTSELECT
INIT_REQ => command_done~1.OUTPUTSELECT
INIT_REQ => do_load_mode~0.OUTPUTSELECT
INIT_REQ => do_precharge~0.OUTPUTSELECT
INIT_REQ => do_refresh~0.OUTPUTSELECT
INIT_REQ => do_writea~0.OUTPUTSELECT
INIT_REQ => do_reada~0.OUTPUTSELECT
PM_STOP => always1~3.IN0
PM_STOP => ex_write~1.OUTPUTSELECT
PM_STOP => ex_read~1.OUTPUTSELECT
PM_STOP => rp_done~0.OUTPUTSELECT
PM_STOP => rp_shift~3.OUTPUTSELECT
PM_STOP => rp_shift~2.OUTPUTSELECT
PM_STOP => rp_shift~1.OUTPUTSELECT
PM_STOP => rp_shift~0.OUTPUTSELECT
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|sdr_data_path:data_path1
CLK => DQM[1]~reg0.CLK
CLK => DQM[0]~reg0.CLK
RESET_N => DQM[1]~reg0.ACLR
RESET_N => DQM[0]~reg0.PRESET
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_l6o1:auto_generated.data[0]
data[1] => dcfifo_l6o1:auto_generated.data[1]
data[2] => dcfifo_l6o1:auto_generated.data[2]
data[3] => dcfifo_l6o1:auto_generated.data[3]
data[4] => dcfifo_l6o1:auto_generated.data[4]
data[5] => dcfifo_l6o1:auto_generated.data[5]
data[6] => dcfifo_l6o1:auto_generated.data[6]
data[7] => dcfifo_l6o1:auto_generated.data[7]
data[8] => dcfifo_l6o1:auto_generated.data[8]
data[9] => dcfifo_l6o1:auto_generated.data[9]
data[10] => dcfifo_l6o1:auto_generated.data[10]
data[11] => dcfifo_l6o1:auto_generated.data[11]
data[12] => dcfifo_l6o1:auto_generated.data[12]
data[13] => dcfifo_l6o1:auto_generated.data[13]
data[14] => dcfifo_l6o1:auto_generated.data[14]
data[15] => dcfifo_l6o1:auto_generated.data[15]
q[0] <= dcfifo_l6o1:auto_generated.q[0]
q[1] <= dcfifo_l6o1:auto_generated.q[1]
q[2] <= dcfifo_l6o1:auto_generated.q[2]
q[3] <= dcfifo_l6o1:auto_generated.q[3]
q[4] <= dcfifo_l6o1:auto_generated.q[4]
q[5] <= dcfifo_l6o1:auto_generated.q[5]
q[6] <= dcfifo_l6o1:auto_generated.q[6]
q[7] <= dcfifo_l6o1:auto_generated.q[7]
q[8] <= dcfifo_l6o1:auto_generated.q[8]
q[9] <= dcfifo_l6o1:auto_generated.q[9]
q[10] <= dcfifo_l6o1:auto_generated.q[10]
q[11] <= dcfifo_l6o1:auto_generated.q[11]
q[12] <= dcfifo_l6o1:auto_generated.q[12]
q[13] <= dcfifo_l6o1:auto_generated.q[13]
q[14] <= dcfifo_l6o1:auto_generated.q[14]
q[15] <= dcfifo_l6o1:auto_generated.q[15]
rdclk => dcfifo_l6o1:auto_generated.rdclk
rdreq => dcfifo_l6o1:auto_generated.rdreq
wrclk => dcfifo_l6o1:auto_generated.wrclk
wrreq => dcfifo_l6o1:auto_generated.wrreq
aclr => dcfifo_l6o1:auto_generated.aclr
rdempty <= dcfifo_l6o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_l6o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_l6o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_l6o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_l6o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_l6o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_l6o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_l6o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_l6o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_l6o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_l6o1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_l6o1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_l6o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_l6o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_l6o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_l6o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_l6o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_l6o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_l6o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_l6o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_l6o1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_l6o1:auto_generated.wrusedw[9]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_hn81:fifo_ram.aclr1
data[0] => altsyncram_hn81:fifo_ram.data_a[0]
data[1] => altsyncram_hn81:fifo_ram.data_a[1]
data[2] => altsyncram_hn81:fifo_ram.data_a[2]
data[3] => altsyncram_hn81:fifo_ram.data_a[3]
data[4] => altsyncram_hn81:fifo_ram.data_a[4]
data[5] => altsyncram_hn81:fifo_ram.data_a[5]
data[6] => altsyncram_hn81:fifo_ram.data_a[6]
data[7] => altsyncram_hn81:fifo_ram.data_a[7]
data[8] => altsyncram_hn81:fifo_ram.data_a[8]
data[9] => altsyncram_hn81:fifo_ram.data_a[9]
data[10] => altsyncram_hn81:fifo_ram.data_a[10]
data[11] => altsyncram_hn81:fifo_ram.data_a[11]
data[12] => altsyncram_hn81:fifo_ram.data_a[12]
data[13] => altsyncram_hn81:fifo_ram.data_a[13]
data[14] => altsyncram_hn81:fifo_ram.data_a[14]
data[15] => altsyncram_hn81:fifo_ram.data_a[15]
q[0] <= altsyncram_hn81:fifo_ram.q_b[0]
q[1] <= altsyncram_hn81:fifo_ram.q_b[1]
q[2] <= altsyncram_hn81:fifo_ram.q_b[2]
q[3] <= altsyncram_hn81:fifo_ram.q_b[3]
q[4] <= altsyncram_hn81:fifo_ram.q_b[4]
q[5] <= altsyncram_hn81:fifo_ram.q_b[5]
q[6] <= altsyncram_hn81:fifo_ram.q_b[6]
q[7] <= altsyncram_hn81:fifo_ram.q_b[7]
q[8] <= altsyncram_hn81:fifo_ram.q_b[8]
q[9] <= altsyncram_hn81:fifo_ram.q_b[9]
q[10] <= altsyncram_hn81:fifo_ram.q_b[10]
q[11] <= altsyncram_hn81:fifo_ram.q_b[11]
q[12] <= altsyncram_hn81:fifo_ram.q_b[12]
q[13] <= altsyncram_hn81:fifo_ram.q_b[13]
q[14] <= altsyncram_hn81:fifo_ram.q_b[14]
q[15] <= altsyncram_hn81:fifo_ram.q_b[15]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_hn81:fifo_ram.clock1
rdclk => dffpipe_lec:rs_brp.clock
rdclk => dffpipe_lec:rs_bwp.clock
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_hn81:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => counter_ffa10.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa10.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram
aclr1 => altsyncram_ttg1:altsyncram5.aclr1
address_a[0] => altsyncram_ttg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_ttg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_ttg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_ttg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_ttg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_ttg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_ttg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_ttg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_ttg1:altsyncram5.address_b[8]
address_a[9] => altsyncram_ttg1:altsyncram5.address_b[9]
address_b[0] => altsyncram_ttg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_ttg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_ttg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_ttg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_ttg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_ttg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_ttg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_ttg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_ttg1:altsyncram5.address_a[8]
address_b[9] => altsyncram_ttg1:altsyncram5.address_a[9]
addressstall_b => altsyncram_ttg1:altsyncram5.addressstall_a
clock0 => altsyncram_ttg1:altsyncram5.clock1
clock1 => altsyncram_ttg1:altsyncram5.clock0
clocken1 => altsyncram_ttg1:altsyncram5.clocken0
data_a[0] => altsyncram_ttg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_ttg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_ttg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_ttg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_ttg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_ttg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_ttg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_ttg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_ttg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_ttg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_ttg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_ttg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_ttg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_ttg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_ttg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_ttg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_ttg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_ttg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_ttg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_ttg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_ttg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_ttg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_ttg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_ttg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_ttg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_ttg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_ttg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_ttg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_ttg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_ttg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_ttg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_ttg1:altsyncram5.q_a[15]
wren_a => altsyncram_ttg1:altsyncram5.clocken1
wren_a => altsyncram_ttg1:altsyncram5.wren_b


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_a[9] => ram_block6a0.PORTAADDR9
address_a[9] => ram_block6a1.PORTAADDR9
address_a[9] => ram_block6a2.PORTAADDR9
address_a[9] => ram_block6a3.PORTAADDR9
address_a[9] => ram_block6a4.PORTAADDR9
address_a[9] => ram_block6a5.PORTAADDR9
address_a[9] => ram_block6a6.PORTAADDR9
address_a[9] => ram_block6a7.PORTAADDR9
address_a[9] => ram_block6a8.PORTAADDR9
address_a[9] => ram_block6a9.PORTAADDR9
address_a[9] => ram_block6a10.PORTAADDR9
address_a[9] => ram_block6a11.PORTAADDR9
address_a[9] => ram_block6a12.PORTAADDR9
address_a[9] => ram_block6a13.PORTAADDR9
address_a[9] => ram_block6a14.PORTAADDR9
address_a[9] => ram_block6a15.PORTAADDR9
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
address_b[9] => ram_block6a0.PORTBADDR9
address_b[9] => ram_block6a1.PORTBADDR9
address_b[9] => ram_block6a2.PORTBADDR9
address_b[9] => ram_block6a3.PORTBADDR9
address_b[9] => ram_block6a4.PORTBADDR9
address_b[9] => ram_block6a5.PORTBADDR9
address_b[9] => ram_block6a6.PORTBADDR9
address_b[9] => ram_block6a7.PORTBADDR9
address_b[9] => ram_block6a8.PORTBADDR9
address_b[9] => ram_block6a9.PORTBADDR9
address_b[9] => ram_block6a10.PORTBADDR9
address_b[9] => ram_block6a11.PORTBADDR9
address_b[9] => ram_block6a12.PORTBADDR9
address_b[9] => ram_block6a13.PORTBADDR9
address_b[9] => ram_block6a14.PORTBADDR9
address_b[9] => ram_block6a15.PORTBADDR9
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
d[10] => dffpipe_qe9:dffpipe9.d[10]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]
q[10] <= dffpipe_qe9:dffpipe9.q[10]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] => data_wire[7].IN0
datab[10] => data_wire[7].IN1


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] => data_wire[7].IN0
datab[10] => data_wire[7].IN1


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_l6o1:auto_generated.data[0]
data[1] => dcfifo_l6o1:auto_generated.data[1]
data[2] => dcfifo_l6o1:auto_generated.data[2]
data[3] => dcfifo_l6o1:auto_generated.data[3]
data[4] => dcfifo_l6o1:auto_generated.data[4]
data[5] => dcfifo_l6o1:auto_generated.data[5]
data[6] => dcfifo_l6o1:auto_generated.data[6]
data[7] => dcfifo_l6o1:auto_generated.data[7]
data[8] => dcfifo_l6o1:auto_generated.data[8]
data[9] => dcfifo_l6o1:auto_generated.data[9]
data[10] => dcfifo_l6o1:auto_generated.data[10]
data[11] => dcfifo_l6o1:auto_generated.data[11]
data[12] => dcfifo_l6o1:auto_generated.data[12]
data[13] => dcfifo_l6o1:auto_generated.data[13]
data[14] => dcfifo_l6o1:auto_generated.data[14]
data[15] => dcfifo_l6o1:auto_generated.data[15]
q[0] <= dcfifo_l6o1:auto_generated.q[0]
q[1] <= dcfifo_l6o1:auto_generated.q[1]
q[2] <= dcfifo_l6o1:auto_generated.q[2]
q[3] <= dcfifo_l6o1:auto_generated.q[3]
q[4] <= dcfifo_l6o1:auto_generated.q[4]
q[5] <= dcfifo_l6o1:auto_generated.q[5]
q[6] <= dcfifo_l6o1:auto_generated.q[6]
q[7] <= dcfifo_l6o1:auto_generated.q[7]
q[8] <= dcfifo_l6o1:auto_generated.q[8]
q[9] <= dcfifo_l6o1:auto_generated.q[9]
q[10] <= dcfifo_l6o1:auto_generated.q[10]
q[11] <= dcfifo_l6o1:auto_generated.q[11]
q[12] <= dcfifo_l6o1:auto_generated.q[12]
q[13] <= dcfifo_l6o1:auto_generated.q[13]
q[14] <= dcfifo_l6o1:auto_generated.q[14]
q[15] <= dcfifo_l6o1:auto_generated.q[15]
rdclk => dcfifo_l6o1:auto_generated.rdclk
rdreq => dcfifo_l6o1:auto_generated.rdreq
wrclk => dcfifo_l6o1:auto_generated.wrclk
wrreq => dcfifo_l6o1:auto_generated.wrreq
aclr => dcfifo_l6o1:auto_generated.aclr
rdempty <= dcfifo_l6o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_l6o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_l6o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_l6o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_l6o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_l6o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_l6o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_l6o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_l6o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_l6o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_l6o1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_l6o1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_l6o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_l6o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_l6o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_l6o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_l6o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_l6o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_l6o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_l6o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_l6o1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_l6o1:auto_generated.wrusedw[9]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_hn81:fifo_ram.aclr1
data[0] => altsyncram_hn81:fifo_ram.data_a[0]
data[1] => altsyncram_hn81:fifo_ram.data_a[1]
data[2] => altsyncram_hn81:fifo_ram.data_a[2]
data[3] => altsyncram_hn81:fifo_ram.data_a[3]
data[4] => altsyncram_hn81:fifo_ram.data_a[4]
data[5] => altsyncram_hn81:fifo_ram.data_a[5]
data[6] => altsyncram_hn81:fifo_ram.data_a[6]
data[7] => altsyncram_hn81:fifo_ram.data_a[7]
data[8] => altsyncram_hn81:fifo_ram.data_a[8]
data[9] => altsyncram_hn81:fifo_ram.data_a[9]
data[10] => altsyncram_hn81:fifo_ram.data_a[10]
data[11] => altsyncram_hn81:fifo_ram.data_a[11]
data[12] => altsyncram_hn81:fifo_ram.data_a[12]
data[13] => altsyncram_hn81:fifo_ram.data_a[13]
data[14] => altsyncram_hn81:fifo_ram.data_a[14]
data[15] => altsyncram_hn81:fifo_ram.data_a[15]
q[0] <= altsyncram_hn81:fifo_ram.q_b[0]
q[1] <= altsyncram_hn81:fifo_ram.q_b[1]
q[2] <= altsyncram_hn81:fifo_ram.q_b[2]
q[3] <= altsyncram_hn81:fifo_ram.q_b[3]
q[4] <= altsyncram_hn81:fifo_ram.q_b[4]
q[5] <= altsyncram_hn81:fifo_ram.q_b[5]
q[6] <= altsyncram_hn81:fifo_ram.q_b[6]
q[7] <= altsyncram_hn81:fifo_ram.q_b[7]
q[8] <= altsyncram_hn81:fifo_ram.q_b[8]
q[9] <= altsyncram_hn81:fifo_ram.q_b[9]
q[10] <= altsyncram_hn81:fifo_ram.q_b[10]
q[11] <= altsyncram_hn81:fifo_ram.q_b[11]
q[12] <= altsyncram_hn81:fifo_ram.q_b[12]
q[13] <= altsyncram_hn81:fifo_ram.q_b[13]
q[14] <= altsyncram_hn81:fifo_ram.q_b[14]
q[15] <= altsyncram_hn81:fifo_ram.q_b[15]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_hn81:fifo_ram.clock1
rdclk => dffpipe_lec:rs_brp.clock
rdclk => dffpipe_lec:rs_bwp.clock
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_hn81:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => counter_ffa10.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa10.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram
aclr1 => altsyncram_ttg1:altsyncram5.aclr1
address_a[0] => altsyncram_ttg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_ttg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_ttg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_ttg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_ttg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_ttg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_ttg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_ttg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_ttg1:altsyncram5.address_b[8]
address_a[9] => altsyncram_ttg1:altsyncram5.address_b[9]
address_b[0] => altsyncram_ttg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_ttg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_ttg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_ttg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_ttg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_ttg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_ttg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_ttg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_ttg1:altsyncram5.address_a[8]
address_b[9] => altsyncram_ttg1:altsyncram5.address_a[9]
addressstall_b => altsyncram_ttg1:altsyncram5.addressstall_a
clock0 => altsyncram_ttg1:altsyncram5.clock1
clock1 => altsyncram_ttg1:altsyncram5.clock0
clocken1 => altsyncram_ttg1:altsyncram5.clocken0
data_a[0] => altsyncram_ttg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_ttg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_ttg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_ttg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_ttg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_ttg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_ttg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_ttg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_ttg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_ttg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_ttg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_ttg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_ttg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_ttg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_ttg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_ttg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_ttg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_ttg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_ttg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_ttg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_ttg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_ttg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_ttg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_ttg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_ttg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_ttg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_ttg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_ttg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_ttg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_ttg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_ttg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_ttg1:altsyncram5.q_a[15]
wren_a => altsyncram_ttg1:altsyncram5.clocken1
wren_a => altsyncram_ttg1:altsyncram5.wren_b


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_a[9] => ram_block6a0.PORTAADDR9
address_a[9] => ram_block6a1.PORTAADDR9
address_a[9] => ram_block6a2.PORTAADDR9
address_a[9] => ram_block6a3.PORTAADDR9
address_a[9] => ram_block6a4.PORTAADDR9
address_a[9] => ram_block6a5.PORTAADDR9
address_a[9] => ram_block6a6.PORTAADDR9
address_a[9] => ram_block6a7.PORTAADDR9
address_a[9] => ram_block6a8.PORTAADDR9
address_a[9] => ram_block6a9.PORTAADDR9
address_a[9] => ram_block6a10.PORTAADDR9
address_a[9] => ram_block6a11.PORTAADDR9
address_a[9] => ram_block6a12.PORTAADDR9
address_a[9] => ram_block6a13.PORTAADDR9
address_a[9] => ram_block6a14.PORTAADDR9
address_a[9] => ram_block6a15.PORTAADDR9
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
address_b[9] => ram_block6a0.PORTBADDR9
address_b[9] => ram_block6a1.PORTBADDR9
address_b[9] => ram_block6a2.PORTBADDR9
address_b[9] => ram_block6a3.PORTBADDR9
address_b[9] => ram_block6a4.PORTBADDR9
address_b[9] => ram_block6a5.PORTBADDR9
address_b[9] => ram_block6a6.PORTBADDR9
address_b[9] => ram_block6a7.PORTBADDR9
address_b[9] => ram_block6a8.PORTBADDR9
address_b[9] => ram_block6a9.PORTBADDR9
address_b[9] => ram_block6a10.PORTBADDR9
address_b[9] => ram_block6a11.PORTBADDR9
address_b[9] => ram_block6a12.PORTBADDR9
address_b[9] => ram_block6a13.PORTBADDR9
address_b[9] => ram_block6a14.PORTBADDR9
address_b[9] => ram_block6a15.PORTBADDR9
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
d[10] => dffpipe_qe9:dffpipe9.d[10]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]
q[10] <= dffpipe_qe9:dffpipe9.q[10]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] => data_wire[7].IN0
datab[10] => data_wire[7].IN1


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] => data_wire[7].IN0
datab[10] => data_wire[7].IN1


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_l6o1:auto_generated.data[0]
data[1] => dcfifo_l6o1:auto_generated.data[1]
data[2] => dcfifo_l6o1:auto_generated.data[2]
data[3] => dcfifo_l6o1:auto_generated.data[3]
data[4] => dcfifo_l6o1:auto_generated.data[4]
data[5] => dcfifo_l6o1:auto_generated.data[5]
data[6] => dcfifo_l6o1:auto_generated.data[6]
data[7] => dcfifo_l6o1:auto_generated.data[7]
data[8] => dcfifo_l6o1:auto_generated.data[8]
data[9] => dcfifo_l6o1:auto_generated.data[9]
data[10] => dcfifo_l6o1:auto_generated.data[10]
data[11] => dcfifo_l6o1:auto_generated.data[11]
data[12] => dcfifo_l6o1:auto_generated.data[12]
data[13] => dcfifo_l6o1:auto_generated.data[13]
data[14] => dcfifo_l6o1:auto_generated.data[14]
data[15] => dcfifo_l6o1:auto_generated.data[15]
q[0] <= dcfifo_l6o1:auto_generated.q[0]
q[1] <= dcfifo_l6o1:auto_generated.q[1]
q[2] <= dcfifo_l6o1:auto_generated.q[2]
q[3] <= dcfifo_l6o1:auto_generated.q[3]
q[4] <= dcfifo_l6o1:auto_generated.q[4]
q[5] <= dcfifo_l6o1:auto_generated.q[5]
q[6] <= dcfifo_l6o1:auto_generated.q[6]
q[7] <= dcfifo_l6o1:auto_generated.q[7]
q[8] <= dcfifo_l6o1:auto_generated.q[8]
q[9] <= dcfifo_l6o1:auto_generated.q[9]
q[10] <= dcfifo_l6o1:auto_generated.q[10]
q[11] <= dcfifo_l6o1:auto_generated.q[11]
q[12] <= dcfifo_l6o1:auto_generated.q[12]
q[13] <= dcfifo_l6o1:auto_generated.q[13]
q[14] <= dcfifo_l6o1:auto_generated.q[14]
q[15] <= dcfifo_l6o1:auto_generated.q[15]
rdclk => dcfifo_l6o1:auto_generated.rdclk
rdreq => dcfifo_l6o1:auto_generated.rdreq
wrclk => dcfifo_l6o1:auto_generated.wrclk
wrreq => dcfifo_l6o1:auto_generated.wrreq
aclr => dcfifo_l6o1:auto_generated.aclr
rdempty <= dcfifo_l6o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_l6o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_l6o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_l6o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_l6o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_l6o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_l6o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_l6o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_l6o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_l6o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_l6o1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_l6o1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_l6o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_l6o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_l6o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_l6o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_l6o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_l6o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_l6o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_l6o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_l6o1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_l6o1:auto_generated.wrusedw[9]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_hn81:fifo_ram.aclr1
data[0] => altsyncram_hn81:fifo_ram.data_a[0]
data[1] => altsyncram_hn81:fifo_ram.data_a[1]
data[2] => altsyncram_hn81:fifo_ram.data_a[2]
data[3] => altsyncram_hn81:fifo_ram.data_a[3]
data[4] => altsyncram_hn81:fifo_ram.data_a[4]
data[5] => altsyncram_hn81:fifo_ram.data_a[5]
data[6] => altsyncram_hn81:fifo_ram.data_a[6]
data[7] => altsyncram_hn81:fifo_ram.data_a[7]
data[8] => altsyncram_hn81:fifo_ram.data_a[8]
data[9] => altsyncram_hn81:fifo_ram.data_a[9]
data[10] => altsyncram_hn81:fifo_ram.data_a[10]
data[11] => altsyncram_hn81:fifo_ram.data_a[11]
data[12] => altsyncram_hn81:fifo_ram.data_a[12]
data[13] => altsyncram_hn81:fifo_ram.data_a[13]
data[14] => altsyncram_hn81:fifo_ram.data_a[14]
data[15] => altsyncram_hn81:fifo_ram.data_a[15]
q[0] <= altsyncram_hn81:fifo_ram.q_b[0]
q[1] <= altsyncram_hn81:fifo_ram.q_b[1]
q[2] <= altsyncram_hn81:fifo_ram.q_b[2]
q[3] <= altsyncram_hn81:fifo_ram.q_b[3]
q[4] <= altsyncram_hn81:fifo_ram.q_b[4]
q[5] <= altsyncram_hn81:fifo_ram.q_b[5]
q[6] <= altsyncram_hn81:fifo_ram.q_b[6]
q[7] <= altsyncram_hn81:fifo_ram.q_b[7]
q[8] <= altsyncram_hn81:fifo_ram.q_b[8]
q[9] <= altsyncram_hn81:fifo_ram.q_b[9]
q[10] <= altsyncram_hn81:fifo_ram.q_b[10]
q[11] <= altsyncram_hn81:fifo_ram.q_b[11]
q[12] <= altsyncram_hn81:fifo_ram.q_b[12]
q[13] <= altsyncram_hn81:fifo_ram.q_b[13]
q[14] <= altsyncram_hn81:fifo_ram.q_b[14]
q[15] <= altsyncram_hn81:fifo_ram.q_b[15]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_hn81:fifo_ram.clock1
rdclk => dffpipe_lec:rs_brp.clock
rdclk => dffpipe_lec:rs_bwp.clock
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_hn81:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => counter_ffa10.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa10.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram
aclr1 => altsyncram_ttg1:altsyncram5.aclr1
address_a[0] => altsyncram_ttg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_ttg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_ttg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_ttg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_ttg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_ttg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_ttg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_ttg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_ttg1:altsyncram5.address_b[8]
address_a[9] => altsyncram_ttg1:altsyncram5.address_b[9]
address_b[0] => altsyncram_ttg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_ttg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_ttg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_ttg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_ttg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_ttg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_ttg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_ttg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_ttg1:altsyncram5.address_a[8]
address_b[9] => altsyncram_ttg1:altsyncram5.address_a[9]
addressstall_b => altsyncram_ttg1:altsyncram5.addressstall_a
clock0 => altsyncram_ttg1:altsyncram5.clock1
clock1 => altsyncram_ttg1:altsyncram5.clock0
clocken1 => altsyncram_ttg1:altsyncram5.clocken0
data_a[0] => altsyncram_ttg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_ttg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_ttg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_ttg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_ttg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_ttg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_ttg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_ttg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_ttg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_ttg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_ttg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_ttg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_ttg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_ttg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_ttg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_ttg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_ttg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_ttg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_ttg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_ttg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_ttg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_ttg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_ttg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_ttg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_ttg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_ttg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_ttg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_ttg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_ttg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_ttg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_ttg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_ttg1:altsyncram5.q_a[15]
wren_a => altsyncram_ttg1:altsyncram5.clocken1
wren_a => altsyncram_ttg1:altsyncram5.wren_b


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_a[9] => ram_block6a0.PORTAADDR9
address_a[9] => ram_block6a1.PORTAADDR9
address_a[9] => ram_block6a2.PORTAADDR9
address_a[9] => ram_block6a3.PORTAADDR9
address_a[9] => ram_block6a4.PORTAADDR9
address_a[9] => ram_block6a5.PORTAADDR9
address_a[9] => ram_block6a6.PORTAADDR9
address_a[9] => ram_block6a7.PORTAADDR9
address_a[9] => ram_block6a8.PORTAADDR9
address_a[9] => ram_block6a9.PORTAADDR9
address_a[9] => ram_block6a10.PORTAADDR9
address_a[9] => ram_block6a11.PORTAADDR9
address_a[9] => ram_block6a12.PORTAADDR9
address_a[9] => ram_block6a13.PORTAADDR9
address_a[9] => ram_block6a14.PORTAADDR9
address_a[9] => ram_block6a15.PORTAADDR9
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
address_b[9] => ram_block6a0.PORTBADDR9
address_b[9] => ram_block6a1.PORTBADDR9
address_b[9] => ram_block6a2.PORTBADDR9
address_b[9] => ram_block6a3.PORTBADDR9
address_b[9] => ram_block6a4.PORTBADDR9
address_b[9] => ram_block6a5.PORTBADDR9
address_b[9] => ram_block6a6.PORTBADDR9
address_b[9] => ram_block6a7.PORTBADDR9
address_b[9] => ram_block6a8.PORTBADDR9
address_b[9] => ram_block6a9.PORTBADDR9
address_b[9] => ram_block6a10.PORTBADDR9
address_b[9] => ram_block6a11.PORTBADDR9
address_b[9] => ram_block6a12.PORTBADDR9
address_b[9] => ram_block6a13.PORTBADDR9
address_b[9] => ram_block6a14.PORTBADDR9
address_b[9] => ram_block6a15.PORTBADDR9
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
d[10] => dffpipe_qe9:dffpipe9.d[10]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]
q[10] <= dffpipe_qe9:dffpipe9.q[10]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] => data_wire[7].IN0
datab[10] => data_wire[7].IN1


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] => data_wire[7].IN0
datab[10] => data_wire[7].IN1


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_l6o1:auto_generated.data[0]
data[1] => dcfifo_l6o1:auto_generated.data[1]
data[2] => dcfifo_l6o1:auto_generated.data[2]
data[3] => dcfifo_l6o1:auto_generated.data[3]
data[4] => dcfifo_l6o1:auto_generated.data[4]
data[5] => dcfifo_l6o1:auto_generated.data[5]
data[6] => dcfifo_l6o1:auto_generated.data[6]
data[7] => dcfifo_l6o1:auto_generated.data[7]
data[8] => dcfifo_l6o1:auto_generated.data[8]
data[9] => dcfifo_l6o1:auto_generated.data[9]
data[10] => dcfifo_l6o1:auto_generated.data[10]
data[11] => dcfifo_l6o1:auto_generated.data[11]
data[12] => dcfifo_l6o1:auto_generated.data[12]
data[13] => dcfifo_l6o1:auto_generated.data[13]
data[14] => dcfifo_l6o1:auto_generated.data[14]
data[15] => dcfifo_l6o1:auto_generated.data[15]
q[0] <= dcfifo_l6o1:auto_generated.q[0]
q[1] <= dcfifo_l6o1:auto_generated.q[1]
q[2] <= dcfifo_l6o1:auto_generated.q[2]
q[3] <= dcfifo_l6o1:auto_generated.q[3]
q[4] <= dcfifo_l6o1:auto_generated.q[4]
q[5] <= dcfifo_l6o1:auto_generated.q[5]
q[6] <= dcfifo_l6o1:auto_generated.q[6]
q[7] <= dcfifo_l6o1:auto_generated.q[7]
q[8] <= dcfifo_l6o1:auto_generated.q[8]
q[9] <= dcfifo_l6o1:auto_generated.q[9]
q[10] <= dcfifo_l6o1:auto_generated.q[10]
q[11] <= dcfifo_l6o1:auto_generated.q[11]
q[12] <= dcfifo_l6o1:auto_generated.q[12]
q[13] <= dcfifo_l6o1:auto_generated.q[13]
q[14] <= dcfifo_l6o1:auto_generated.q[14]
q[15] <= dcfifo_l6o1:auto_generated.q[15]
rdclk => dcfifo_l6o1:auto_generated.rdclk
rdreq => dcfifo_l6o1:auto_generated.rdreq
wrclk => dcfifo_l6o1:auto_generated.wrclk
wrreq => dcfifo_l6o1:auto_generated.wrreq
aclr => dcfifo_l6o1:auto_generated.aclr
rdempty <= dcfifo_l6o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_l6o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_l6o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_l6o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_l6o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_l6o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_l6o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_l6o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_l6o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_l6o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_l6o1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_l6o1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_l6o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_l6o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_l6o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_l6o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_l6o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_l6o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_l6o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_l6o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_l6o1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_l6o1:auto_generated.wrusedw[9]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_hn81:fifo_ram.aclr1
data[0] => altsyncram_hn81:fifo_ram.data_a[0]
data[1] => altsyncram_hn81:fifo_ram.data_a[1]
data[2] => altsyncram_hn81:fifo_ram.data_a[2]
data[3] => altsyncram_hn81:fifo_ram.data_a[3]
data[4] => altsyncram_hn81:fifo_ram.data_a[4]
data[5] => altsyncram_hn81:fifo_ram.data_a[5]
data[6] => altsyncram_hn81:fifo_ram.data_a[6]
data[7] => altsyncram_hn81:fifo_ram.data_a[7]
data[8] => altsyncram_hn81:fifo_ram.data_a[8]
data[9] => altsyncram_hn81:fifo_ram.data_a[9]
data[10] => altsyncram_hn81:fifo_ram.data_a[10]
data[11] => altsyncram_hn81:fifo_ram.data_a[11]
data[12] => altsyncram_hn81:fifo_ram.data_a[12]
data[13] => altsyncram_hn81:fifo_ram.data_a[13]
data[14] => altsyncram_hn81:fifo_ram.data_a[14]
data[15] => altsyncram_hn81:fifo_ram.data_a[15]
q[0] <= altsyncram_hn81:fifo_ram.q_b[0]
q[1] <= altsyncram_hn81:fifo_ram.q_b[1]
q[2] <= altsyncram_hn81:fifo_ram.q_b[2]
q[3] <= altsyncram_hn81:fifo_ram.q_b[3]
q[4] <= altsyncram_hn81:fifo_ram.q_b[4]
q[5] <= altsyncram_hn81:fifo_ram.q_b[5]
q[6] <= altsyncram_hn81:fifo_ram.q_b[6]
q[7] <= altsyncram_hn81:fifo_ram.q_b[7]
q[8] <= altsyncram_hn81:fifo_ram.q_b[8]
q[9] <= altsyncram_hn81:fifo_ram.q_b[9]
q[10] <= altsyncram_hn81:fifo_ram.q_b[10]
q[11] <= altsyncram_hn81:fifo_ram.q_b[11]
q[12] <= altsyncram_hn81:fifo_ram.q_b[12]
q[13] <= altsyncram_hn81:fifo_ram.q_b[13]
q[14] <= altsyncram_hn81:fifo_ram.q_b[14]
q[15] <= altsyncram_hn81:fifo_ram.q_b[15]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_hn81:fifo_ram.clock1
rdclk => dffpipe_lec:rs_brp.clock
rdclk => dffpipe_lec:rs_bwp.clock
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_hn81:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => counter_ffa10.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa10.DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram
aclr1 => altsyncram_ttg1:altsyncram5.aclr1
address_a[0] => altsyncram_ttg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_ttg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_ttg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_ttg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_ttg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_ttg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_ttg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_ttg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_ttg1:altsyncram5.address_b[8]
address_a[9] => altsyncram_ttg1:altsyncram5.address_b[9]
address_b[0] => altsyncram_ttg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_ttg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_ttg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_ttg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_ttg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_ttg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_ttg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_ttg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_ttg1:altsyncram5.address_a[8]
address_b[9] => altsyncram_ttg1:altsyncram5.address_a[9]
addressstall_b => altsyncram_ttg1:altsyncram5.addressstall_a
clock0 => altsyncram_ttg1:altsyncram5.clock1
clock1 => altsyncram_ttg1:altsyncram5.clock0
clocken1 => altsyncram_ttg1:altsyncram5.clocken0
data_a[0] => altsyncram_ttg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_ttg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_ttg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_ttg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_ttg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_ttg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_ttg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_ttg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_ttg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_ttg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_ttg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_ttg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_ttg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_ttg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_ttg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_ttg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_ttg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_ttg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_ttg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_ttg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_ttg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_ttg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_ttg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_ttg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_ttg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_ttg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_ttg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_ttg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_ttg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_ttg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_ttg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_ttg1:altsyncram5.q_a[15]
wren_a => altsyncram_ttg1:altsyncram5.clocken1
wren_a => altsyncram_ttg1:altsyncram5.wren_b


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_a[9] => ram_block6a0.PORTAADDR9
address_a[9] => ram_block6a1.PORTAADDR9
address_a[9] => ram_block6a2.PORTAADDR9
address_a[9] => ram_block6a3.PORTAADDR9
address_a[9] => ram_block6a4.PORTAADDR9
address_a[9] => ram_block6a5.PORTAADDR9
address_a[9] => ram_block6a6.PORTAADDR9
address_a[9] => ram_block6a7.PORTAADDR9
address_a[9] => ram_block6a8.PORTAADDR9
address_a[9] => ram_block6a9.PORTAADDR9
address_a[9] => ram_block6a10.PORTAADDR9
address_a[9] => ram_block6a11.PORTAADDR9
address_a[9] => ram_block6a12.PORTAADDR9
address_a[9] => ram_block6a13.PORTAADDR9
address_a[9] => ram_block6a14.PORTAADDR9
address_a[9] => ram_block6a15.PORTAADDR9
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
address_b[9] => ram_block6a0.PORTBADDR9
address_b[9] => ram_block6a1.PORTBADDR9
address_b[9] => ram_block6a2.PORTBADDR9
address_b[9] => ram_block6a3.PORTBADDR9
address_b[9] => ram_block6a4.PORTBADDR9
address_b[9] => ram_block6a5.PORTBADDR9
address_b[9] => ram_block6a6.PORTBADDR9
address_b[9] => ram_block6a7.PORTBADDR9
address_b[9] => ram_block6a8.PORTBADDR9
address_b[9] => ram_block6a9.PORTBADDR9
address_b[9] => ram_block6a10.PORTBADDR9
address_b[9] => ram_block6a11.PORTBADDR9
address_b[9] => ram_block6a12.PORTBADDR9
address_b[9] => ram_block6a13.PORTBADDR9
address_b[9] => ram_block6a14.PORTBADDR9
address_b[9] => ram_block6a15.PORTBADDR9
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
d[10] => dffpipe_qe9:dffpipe9.d[10]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]
q[10] <= dffpipe_qe9:dffpipe9.q[10]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] => data_wire[7].IN0
datab[10] => data_wire[7].IN1


|DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] => data_wire[7].IN0
datab[10] => data_wire[7].IN1


|DE1_TOP|YUV422_to_444:YUV422to444
iYCbCr[0] => mY[0].DATAIN
iYCbCr[1] => mY[1].DATAIN
iYCbCr[2] => mY[2].DATAIN
iYCbCr[3] => mY[3].DATAIN
iYCbCr[4] => mY[4].DATAIN
iYCbCr[5] => mY[5].DATAIN
iYCbCr[6] => mY[6].DATAIN
iYCbCr[7] => mY[7].DATAIN
iYCbCr[8] => mCr[0].DATAIN
iYCbCr[8] => mCb[0].DATAIN
iYCbCr[9] => mCb[1].DATAIN
iYCbCr[9] => mCr[1].DATAIN
iYCbCr[10] => mCb[2].DATAIN
iYCbCr[10] => mCr[2].DATAIN
iYCbCr[11] => mCb[3].DATAIN
iYCbCr[11] => mCr[3].DATAIN
iYCbCr[12] => mCb[4].DATAIN
iYCbCr[12] => mCr[4].DATAIN
iYCbCr[13] => mCb[5].DATAIN
iYCbCr[13] => mCr[5].DATAIN
iYCbCr[14] => mCb[6].DATAIN
iYCbCr[14] => mCr[6].DATAIN
iYCbCr[15] => mCb[7].DATAIN
iYCbCr[15] => mCr[7].DATAIN
oY[0] <= mY[0].DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= mY[1].DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= mY[2].DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= mY[3].DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= mY[4].DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= mY[5].DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= mY[6].DB_MAX_OUTPUT_PORT_TYPE
oY[7] <= mY[7].DB_MAX_OUTPUT_PORT_TYPE
oCb[0] <= mCb[0].DB_MAX_OUTPUT_PORT_TYPE
oCb[1] <= mCb[1].DB_MAX_OUTPUT_PORT_TYPE
oCb[2] <= mCb[2].DB_MAX_OUTPUT_PORT_TYPE
oCb[3] <= mCb[3].DB_MAX_OUTPUT_PORT_TYPE
oCb[4] <= mCb[4].DB_MAX_OUTPUT_PORT_TYPE
oCb[5] <= mCb[5].DB_MAX_OUTPUT_PORT_TYPE
oCb[6] <= mCb[6].DB_MAX_OUTPUT_PORT_TYPE
oCb[7] <= mCb[7].DB_MAX_OUTPUT_PORT_TYPE
oCr[0] <= mCr[0].DB_MAX_OUTPUT_PORT_TYPE
oCr[1] <= mCr[1].DB_MAX_OUTPUT_PORT_TYPE
oCr[2] <= mCr[2].DB_MAX_OUTPUT_PORT_TYPE
oCr[3] <= mCr[3].DB_MAX_OUTPUT_PORT_TYPE
oCr[4] <= mCr[4].DB_MAX_OUTPUT_PORT_TYPE
oCr[5] <= mCr[5].DB_MAX_OUTPUT_PORT_TYPE
oCr[6] <= mCr[6].DB_MAX_OUTPUT_PORT_TYPE
oCr[7] <= mCr[7].DB_MAX_OUTPUT_PORT_TYPE
iX[0] => mCr[0].ENA
iX[0] => mCb[7].ENA
iX[0] => mCb[6].ENA
iX[0] => mCb[5].ENA
iX[0] => mCb[4].ENA
iX[0] => mCb[3].ENA
iX[0] => mCb[2].ENA
iX[0] => mCb[1].ENA
iX[0] => mCb[0].ENA
iX[0] => mCr[7].ENA
iX[0] => mCr[6].ENA
iX[0] => mCr[5].ENA
iX[0] => mCr[4].ENA
iX[0] => mCr[3].ENA
iX[0] => mCr[2].ENA
iX[0] => mCr[1].ENA
iX[1] => ~NO_FANOUT~
iX[2] => ~NO_FANOUT~
iX[3] => ~NO_FANOUT~
iX[4] => ~NO_FANOUT~
iX[5] => ~NO_FANOUT~
iX[6] => ~NO_FANOUT~
iX[7] => ~NO_FANOUT~
iX[8] => ~NO_FANOUT~
iX[9] => ~NO_FANOUT~
iCLK => mY[7].CLK
iCLK => mY[6].CLK
iCLK => mY[5].CLK
iCLK => mY[4].CLK
iCLK => mY[3].CLK
iCLK => mY[2].CLK
iCLK => mY[1].CLK
iCLK => mY[0].CLK
iCLK => mCb[7].CLK
iCLK => mCb[6].CLK
iCLK => mCb[5].CLK
iCLK => mCb[4].CLK
iCLK => mCb[3].CLK
iCLK => mCb[2].CLK
iCLK => mCb[1].CLK
iCLK => mCb[0].CLK
iCLK => mCr[7].CLK
iCLK => mCr[6].CLK
iCLK => mCr[5].CLK
iCLK => mCr[4].CLK
iCLK => mCr[3].CLK
iCLK => mCr[2].CLK
iCLK => mCr[1].CLK
iCLK => mCr[0].CLK
iRST_N => mY[7].ACLR
iRST_N => mY[6].ACLR
iRST_N => mY[5].ACLR
iRST_N => mY[4].ACLR
iRST_N => mY[3].ACLR
iRST_N => mY[2].ACLR
iRST_N => mY[1].ACLR
iRST_N => mY[0].ACLR
iRST_N => mCb[7].ACLR
iRST_N => mCb[6].ACLR
iRST_N => mCb[5].ACLR
iRST_N => mCb[4].ACLR
iRST_N => mCb[3].ACLR
iRST_N => mCb[2].ACLR
iRST_N => mCb[1].ACLR
iRST_N => mCb[0].ACLR
iRST_N => mCr[7].ACLR
iRST_N => mCr[6].ACLR
iRST_N => mCr[5].ACLR
iRST_N => mCr[4].ACLR
iRST_N => mCr[3].ACLR
iRST_N => mCr[2].ACLR
iRST_N => mCr[1].ACLR
iRST_N => mCr[0].ACLR


|DE1_TOP|YCbCr2RGB:YUV2RGB
iY[0] => iY[0]~7.IN3
iY[1] => iY[1]~6.IN3
iY[2] => iY[2]~5.IN3
iY[3] => iY[3]~4.IN3
iY[4] => iY[4]~3.IN3
iY[5] => iY[5]~2.IN3
iY[6] => iY[6]~1.IN3
iY[7] => iY[7]~0.IN3
iCb[0] => iCb[0]~7.IN3
iCb[1] => iCb[1]~6.IN3
iCb[2] => iCb[2]~5.IN3
iCb[3] => iCb[3]~4.IN3
iCb[4] => iCb[4]~3.IN3
iCb[5] => iCb[5]~2.IN3
iCb[6] => iCb[6]~1.IN3
iCb[7] => iCb[7]~0.IN3
iCr[0] => iCr[0]~7.IN3
iCr[1] => iCr[1]~6.IN3
iCr[2] => iCr[2]~5.IN3
iCr[3] => iCr[3]~4.IN3
iCr[4] => iCr[4]~3.IN3
iCr[5] => iCr[5]~2.IN3
iCr[6] => iCr[6]~1.IN3
iCr[7] => iCr[7]~0.IN3
Red[0] <= oRed[0].DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= oRed[1].DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= oRed[2].DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= oRed[3].DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= oRed[4].DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= oRed[5].DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= oRed[6].DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= oRed[7].DB_MAX_OUTPUT_PORT_TYPE
Red[8] <= oRed[8].DB_MAX_OUTPUT_PORT_TYPE
Red[9] <= oRed[9].DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= oGreen[0].DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= oGreen[1].DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= oGreen[2].DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= oGreen[3].DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= oGreen[4].DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= oGreen[5].DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= oGreen[6].DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= oGreen[7].DB_MAX_OUTPUT_PORT_TYPE
Green[8] <= oGreen[8].DB_MAX_OUTPUT_PORT_TYPE
Green[9] <= oGreen[9].DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= oBlue[0].DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= oBlue[1].DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= oBlue[2].DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= oBlue[3].DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= oBlue[4].DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= oBlue[5].DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= oBlue[6].DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= oBlue[7].DB_MAX_OUTPUT_PORT_TYPE
Blue[8] <= oBlue[8].DB_MAX_OUTPUT_PORT_TYPE
Blue[9] <= oBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
iDVAL => oDVAL_d~3.DATAA
iRESET => iRESET~0.IN3
iCLK => iCLK~0.IN3


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u0
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result
aclr0 => aclr0~0.IN1
clock0 => clock0~0.IN1


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4f74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4f74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4f74:auto_generated.dataa[0]
dataa[1] => mult_add_4f74:auto_generated.dataa[1]
dataa[2] => mult_add_4f74:auto_generated.dataa[2]
dataa[3] => mult_add_4f74:auto_generated.dataa[3]
dataa[4] => mult_add_4f74:auto_generated.dataa[4]
dataa[5] => mult_add_4f74:auto_generated.dataa[5]
dataa[6] => mult_add_4f74:auto_generated.dataa[6]
dataa[7] => mult_add_4f74:auto_generated.dataa[7]
dataa[8] => mult_add_4f74:auto_generated.dataa[8]
dataa[9] => mult_add_4f74:auto_generated.dataa[9]
dataa[10] => mult_add_4f74:auto_generated.dataa[10]
dataa[11] => mult_add_4f74:auto_generated.dataa[11]
dataa[12] => mult_add_4f74:auto_generated.dataa[12]
dataa[13] => mult_add_4f74:auto_generated.dataa[13]
dataa[14] => mult_add_4f74:auto_generated.dataa[14]
dataa[15] => mult_add_4f74:auto_generated.dataa[15]
dataa[16] => mult_add_4f74:auto_generated.dataa[16]
dataa[17] => mult_add_4f74:auto_generated.dataa[17]
dataa[18] => mult_add_4f74:auto_generated.dataa[18]
dataa[19] => mult_add_4f74:auto_generated.dataa[19]
dataa[20] => mult_add_4f74:auto_generated.dataa[20]
dataa[21] => mult_add_4f74:auto_generated.dataa[21]
dataa[22] => mult_add_4f74:auto_generated.dataa[22]
dataa[23] => mult_add_4f74:auto_generated.dataa[23]
datab[0] => mult_add_4f74:auto_generated.datab[0]
datab[1] => mult_add_4f74:auto_generated.datab[1]
datab[2] => mult_add_4f74:auto_generated.datab[2]
datab[3] => mult_add_4f74:auto_generated.datab[3]
datab[4] => mult_add_4f74:auto_generated.datab[4]
datab[5] => mult_add_4f74:auto_generated.datab[5]
datab[6] => mult_add_4f74:auto_generated.datab[6]
datab[7] => mult_add_4f74:auto_generated.datab[7]
datab[8] => mult_add_4f74:auto_generated.datab[8]
datab[9] => mult_add_4f74:auto_generated.datab[9]
datab[10] => mult_add_4f74:auto_generated.datab[10]
datab[11] => mult_add_4f74:auto_generated.datab[11]
datab[12] => mult_add_4f74:auto_generated.datab[12]
datab[13] => mult_add_4f74:auto_generated.datab[13]
datab[14] => mult_add_4f74:auto_generated.datab[14]
datab[15] => mult_add_4f74:auto_generated.datab[15]
datab[16] => mult_add_4f74:auto_generated.datab[16]
datab[17] => mult_add_4f74:auto_generated.datab[17]
datab[18] => mult_add_4f74:auto_generated.datab[18]
datab[19] => mult_add_4f74:auto_generated.datab[19]
datab[20] => mult_add_4f74:auto_generated.datab[20]
datab[21] => mult_add_4f74:auto_generated.datab[21]
datab[22] => mult_add_4f74:auto_generated.datab[22]
datab[23] => mult_add_4f74:auto_generated.datab[23]
datab[24] => mult_add_4f74:auto_generated.datab[24]
datab[25] => mult_add_4f74:auto_generated.datab[25]
datab[26] => mult_add_4f74:auto_generated.datab[26]
datab[27] => mult_add_4f74:auto_generated.datab[27]
datab[28] => mult_add_4f74:auto_generated.datab[28]
datab[29] => mult_add_4f74:auto_generated.datab[29]
datab[30] => mult_add_4f74:auto_generated.datab[30]
datab[31] => mult_add_4f74:auto_generated.datab[31]
datab[32] => mult_add_4f74:auto_generated.datab[32]
datab[33] => mult_add_4f74:auto_generated.datab[33]
datab[34] => mult_add_4f74:auto_generated.datab[34]
datab[35] => mult_add_4f74:auto_generated.datab[35]
datab[36] => mult_add_4f74:auto_generated.datab[36]
datab[37] => mult_add_4f74:auto_generated.datab[37]
datab[38] => mult_add_4f74:auto_generated.datab[38]
datab[39] => mult_add_4f74:auto_generated.datab[39]
datab[40] => mult_add_4f74:auto_generated.datab[40]
datab[41] => mult_add_4f74:auto_generated.datab[41]
datab[42] => mult_add_4f74:auto_generated.datab[42]
datab[43] => mult_add_4f74:auto_generated.datab[43]
datab[44] => mult_add_4f74:auto_generated.datab[44]
datab[45] => mult_add_4f74:auto_generated.datab[45]
datab[46] => mult_add_4f74:auto_generated.datab[46]
datab[47] => mult_add_4f74:auto_generated.datab[47]
datab[48] => mult_add_4f74:auto_generated.datab[48]
datab[49] => mult_add_4f74:auto_generated.datab[49]
datab[50] => mult_add_4f74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4f74:auto_generated.result[0]
result[1] <= mult_add_4f74:auto_generated.result[1]
result[2] <= mult_add_4f74:auto_generated.result[2]
result[3] <= mult_add_4f74:auto_generated.result[3]
result[4] <= mult_add_4f74:auto_generated.result[4]
result[5] <= mult_add_4f74:auto_generated.result[5]
result[6] <= mult_add_4f74:auto_generated.result[6]
result[7] <= mult_add_4f74:auto_generated.result[7]
result[8] <= mult_add_4f74:auto_generated.result[8]
result[9] <= mult_add_4f74:auto_generated.result[9]
result[10] <= mult_add_4f74:auto_generated.result[10]
result[11] <= mult_add_4f74:auto_generated.result[11]
result[12] <= mult_add_4f74:auto_generated.result[12]
result[13] <= mult_add_4f74:auto_generated.result[13]
result[14] <= mult_add_4f74:auto_generated.result[14]
result[15] <= mult_add_4f74:auto_generated.result[15]
result[16] <= mult_add_4f74:auto_generated.result[16]
result[17] <= mult_add_4f74:auto_generated.result[17]
result[18] <= mult_add_4f74:auto_generated.result[18]
result[19] <= mult_add_4f74:auto_generated.result[19]
result[20] <= mult_add_4f74:auto_generated.result[20]
result[21] <= mult_add_4f74:auto_generated.result[21]
result[22] <= mult_add_4f74:auto_generated.result[22]
result[23] <= mult_add_4f74:auto_generated.result[23]
result[24] <= mult_add_4f74:auto_generated.result[24]
result[25] <= mult_add_4f74:auto_generated.result[25]
result[26] <= mult_add_4f74:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
aclr0 => ded_mult_ob91:ded_mult1.aclr[0]
aclr0 => ded_mult_ob91:ded_mult2.aclr[0]
aclr0 => ded_mult_ob91:ded_mult3.aclr[0]
clock0 => ded_mult_ob91:ded_mult1.clock[0]
clock0 => ded_mult_ob91:ded_mult2.clock[0]
clock0 => ded_mult_ob91:ded_mult3.clock[0]
clock0 => dffe8a[26].CLK
clock0 => dffe8a[25].CLK
clock0 => dffe8a[24].CLK
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_ob91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ob91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ob91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ob91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ob91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ob91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ob91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ob91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ob91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ob91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ob91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ob91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ob91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ob91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ob91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ob91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ob91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ob91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ob91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ob91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ob91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ob91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ob91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ob91:ded_mult3.dataa[7]
datab[0] => ded_mult_ob91:ded_mult1.datab[0]
datab[1] => ded_mult_ob91:ded_mult1.datab[1]
datab[2] => ded_mult_ob91:ded_mult1.datab[2]
datab[3] => ded_mult_ob91:ded_mult1.datab[3]
datab[4] => ded_mult_ob91:ded_mult1.datab[4]
datab[5] => ded_mult_ob91:ded_mult1.datab[5]
datab[6] => ded_mult_ob91:ded_mult1.datab[6]
datab[7] => ded_mult_ob91:ded_mult1.datab[7]
datab[8] => ded_mult_ob91:ded_mult1.datab[8]
datab[9] => ded_mult_ob91:ded_mult1.datab[9]
datab[10] => ded_mult_ob91:ded_mult1.datab[10]
datab[11] => ded_mult_ob91:ded_mult1.datab[11]
datab[12] => ded_mult_ob91:ded_mult1.datab[12]
datab[13] => ded_mult_ob91:ded_mult1.datab[13]
datab[14] => ded_mult_ob91:ded_mult1.datab[14]
datab[15] => ded_mult_ob91:ded_mult1.datab[15]
datab[16] => ded_mult_ob91:ded_mult1.datab[16]
datab[17] => ded_mult_ob91:ded_mult2.datab[0]
datab[18] => ded_mult_ob91:ded_mult2.datab[1]
datab[19] => ded_mult_ob91:ded_mult2.datab[2]
datab[20] => ded_mult_ob91:ded_mult2.datab[3]
datab[21] => ded_mult_ob91:ded_mult2.datab[4]
datab[22] => ded_mult_ob91:ded_mult2.datab[5]
datab[23] => ded_mult_ob91:ded_mult2.datab[6]
datab[24] => ded_mult_ob91:ded_mult2.datab[7]
datab[25] => ded_mult_ob91:ded_mult2.datab[8]
datab[26] => ded_mult_ob91:ded_mult2.datab[9]
datab[27] => ded_mult_ob91:ded_mult2.datab[10]
datab[28] => ded_mult_ob91:ded_mult2.datab[11]
datab[29] => ded_mult_ob91:ded_mult2.datab[12]
datab[30] => ded_mult_ob91:ded_mult2.datab[13]
datab[31] => ded_mult_ob91:ded_mult2.datab[14]
datab[32] => ded_mult_ob91:ded_mult2.datab[15]
datab[33] => ded_mult_ob91:ded_mult2.datab[16]
datab[34] => ded_mult_ob91:ded_mult3.datab[0]
datab[35] => ded_mult_ob91:ded_mult3.datab[1]
datab[36] => ded_mult_ob91:ded_mult3.datab[2]
datab[37] => ded_mult_ob91:ded_mult3.datab[3]
datab[38] => ded_mult_ob91:ded_mult3.datab[4]
datab[39] => ded_mult_ob91:ded_mult3.datab[5]
datab[40] => ded_mult_ob91:ded_mult3.datab[6]
datab[41] => ded_mult_ob91:ded_mult3.datab[7]
datab[42] => ded_mult_ob91:ded_mult3.datab[8]
datab[43] => ded_mult_ob91:ded_mult3.datab[9]
datab[44] => ded_mult_ob91:ded_mult3.datab[10]
datab[45] => ded_mult_ob91:ded_mult3.datab[11]
datab[46] => ded_mult_ob91:ded_mult3.datab[12]
datab[47] => ded_mult_ob91:ded_mult3.datab[13]
datab[48] => ded_mult_ob91:ded_mult3.datab[14]
datab[49] => ded_mult_ob91:ded_mult3.datab[15]
datab[50] => ded_mult_ob91:ded_mult3.datab[16]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe8a[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result
aclr0 => aclr0~0.IN1
clock0 => clock0~0.IN1


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4f74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4f74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4f74:auto_generated.dataa[0]
dataa[1] => mult_add_4f74:auto_generated.dataa[1]
dataa[2] => mult_add_4f74:auto_generated.dataa[2]
dataa[3] => mult_add_4f74:auto_generated.dataa[3]
dataa[4] => mult_add_4f74:auto_generated.dataa[4]
dataa[5] => mult_add_4f74:auto_generated.dataa[5]
dataa[6] => mult_add_4f74:auto_generated.dataa[6]
dataa[7] => mult_add_4f74:auto_generated.dataa[7]
dataa[8] => mult_add_4f74:auto_generated.dataa[8]
dataa[9] => mult_add_4f74:auto_generated.dataa[9]
dataa[10] => mult_add_4f74:auto_generated.dataa[10]
dataa[11] => mult_add_4f74:auto_generated.dataa[11]
dataa[12] => mult_add_4f74:auto_generated.dataa[12]
dataa[13] => mult_add_4f74:auto_generated.dataa[13]
dataa[14] => mult_add_4f74:auto_generated.dataa[14]
dataa[15] => mult_add_4f74:auto_generated.dataa[15]
dataa[16] => mult_add_4f74:auto_generated.dataa[16]
dataa[17] => mult_add_4f74:auto_generated.dataa[17]
dataa[18] => mult_add_4f74:auto_generated.dataa[18]
dataa[19] => mult_add_4f74:auto_generated.dataa[19]
dataa[20] => mult_add_4f74:auto_generated.dataa[20]
dataa[21] => mult_add_4f74:auto_generated.dataa[21]
dataa[22] => mult_add_4f74:auto_generated.dataa[22]
dataa[23] => mult_add_4f74:auto_generated.dataa[23]
datab[0] => mult_add_4f74:auto_generated.datab[0]
datab[1] => mult_add_4f74:auto_generated.datab[1]
datab[2] => mult_add_4f74:auto_generated.datab[2]
datab[3] => mult_add_4f74:auto_generated.datab[3]
datab[4] => mult_add_4f74:auto_generated.datab[4]
datab[5] => mult_add_4f74:auto_generated.datab[5]
datab[6] => mult_add_4f74:auto_generated.datab[6]
datab[7] => mult_add_4f74:auto_generated.datab[7]
datab[8] => mult_add_4f74:auto_generated.datab[8]
datab[9] => mult_add_4f74:auto_generated.datab[9]
datab[10] => mult_add_4f74:auto_generated.datab[10]
datab[11] => mult_add_4f74:auto_generated.datab[11]
datab[12] => mult_add_4f74:auto_generated.datab[12]
datab[13] => mult_add_4f74:auto_generated.datab[13]
datab[14] => mult_add_4f74:auto_generated.datab[14]
datab[15] => mult_add_4f74:auto_generated.datab[15]
datab[16] => mult_add_4f74:auto_generated.datab[16]
datab[17] => mult_add_4f74:auto_generated.datab[17]
datab[18] => mult_add_4f74:auto_generated.datab[18]
datab[19] => mult_add_4f74:auto_generated.datab[19]
datab[20] => mult_add_4f74:auto_generated.datab[20]
datab[21] => mult_add_4f74:auto_generated.datab[21]
datab[22] => mult_add_4f74:auto_generated.datab[22]
datab[23] => mult_add_4f74:auto_generated.datab[23]
datab[24] => mult_add_4f74:auto_generated.datab[24]
datab[25] => mult_add_4f74:auto_generated.datab[25]
datab[26] => mult_add_4f74:auto_generated.datab[26]
datab[27] => mult_add_4f74:auto_generated.datab[27]
datab[28] => mult_add_4f74:auto_generated.datab[28]
datab[29] => mult_add_4f74:auto_generated.datab[29]
datab[30] => mult_add_4f74:auto_generated.datab[30]
datab[31] => mult_add_4f74:auto_generated.datab[31]
datab[32] => mult_add_4f74:auto_generated.datab[32]
datab[33] => mult_add_4f74:auto_generated.datab[33]
datab[34] => mult_add_4f74:auto_generated.datab[34]
datab[35] => mult_add_4f74:auto_generated.datab[35]
datab[36] => mult_add_4f74:auto_generated.datab[36]
datab[37] => mult_add_4f74:auto_generated.datab[37]
datab[38] => mult_add_4f74:auto_generated.datab[38]
datab[39] => mult_add_4f74:auto_generated.datab[39]
datab[40] => mult_add_4f74:auto_generated.datab[40]
datab[41] => mult_add_4f74:auto_generated.datab[41]
datab[42] => mult_add_4f74:auto_generated.datab[42]
datab[43] => mult_add_4f74:auto_generated.datab[43]
datab[44] => mult_add_4f74:auto_generated.datab[44]
datab[45] => mult_add_4f74:auto_generated.datab[45]
datab[46] => mult_add_4f74:auto_generated.datab[46]
datab[47] => mult_add_4f74:auto_generated.datab[47]
datab[48] => mult_add_4f74:auto_generated.datab[48]
datab[49] => mult_add_4f74:auto_generated.datab[49]
datab[50] => mult_add_4f74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4f74:auto_generated.result[0]
result[1] <= mult_add_4f74:auto_generated.result[1]
result[2] <= mult_add_4f74:auto_generated.result[2]
result[3] <= mult_add_4f74:auto_generated.result[3]
result[4] <= mult_add_4f74:auto_generated.result[4]
result[5] <= mult_add_4f74:auto_generated.result[5]
result[6] <= mult_add_4f74:auto_generated.result[6]
result[7] <= mult_add_4f74:auto_generated.result[7]
result[8] <= mult_add_4f74:auto_generated.result[8]
result[9] <= mult_add_4f74:auto_generated.result[9]
result[10] <= mult_add_4f74:auto_generated.result[10]
result[11] <= mult_add_4f74:auto_generated.result[11]
result[12] <= mult_add_4f74:auto_generated.result[12]
result[13] <= mult_add_4f74:auto_generated.result[13]
result[14] <= mult_add_4f74:auto_generated.result[14]
result[15] <= mult_add_4f74:auto_generated.result[15]
result[16] <= mult_add_4f74:auto_generated.result[16]
result[17] <= mult_add_4f74:auto_generated.result[17]
result[18] <= mult_add_4f74:auto_generated.result[18]
result[19] <= mult_add_4f74:auto_generated.result[19]
result[20] <= mult_add_4f74:auto_generated.result[20]
result[21] <= mult_add_4f74:auto_generated.result[21]
result[22] <= mult_add_4f74:auto_generated.result[22]
result[23] <= mult_add_4f74:auto_generated.result[23]
result[24] <= mult_add_4f74:auto_generated.result[24]
result[25] <= mult_add_4f74:auto_generated.result[25]
result[26] <= mult_add_4f74:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
aclr0 => ded_mult_ob91:ded_mult1.aclr[0]
aclr0 => ded_mult_ob91:ded_mult2.aclr[0]
aclr0 => ded_mult_ob91:ded_mult3.aclr[0]
clock0 => ded_mult_ob91:ded_mult1.clock[0]
clock0 => ded_mult_ob91:ded_mult2.clock[0]
clock0 => ded_mult_ob91:ded_mult3.clock[0]
clock0 => dffe8a[26].CLK
clock0 => dffe8a[25].CLK
clock0 => dffe8a[24].CLK
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_ob91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ob91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ob91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ob91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ob91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ob91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ob91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ob91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ob91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ob91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ob91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ob91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ob91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ob91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ob91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ob91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ob91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ob91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ob91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ob91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ob91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ob91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ob91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ob91:ded_mult3.dataa[7]
datab[0] => ded_mult_ob91:ded_mult1.datab[0]
datab[1] => ded_mult_ob91:ded_mult1.datab[1]
datab[2] => ded_mult_ob91:ded_mult1.datab[2]
datab[3] => ded_mult_ob91:ded_mult1.datab[3]
datab[4] => ded_mult_ob91:ded_mult1.datab[4]
datab[5] => ded_mult_ob91:ded_mult1.datab[5]
datab[6] => ded_mult_ob91:ded_mult1.datab[6]
datab[7] => ded_mult_ob91:ded_mult1.datab[7]
datab[8] => ded_mult_ob91:ded_mult1.datab[8]
datab[9] => ded_mult_ob91:ded_mult1.datab[9]
datab[10] => ded_mult_ob91:ded_mult1.datab[10]
datab[11] => ded_mult_ob91:ded_mult1.datab[11]
datab[12] => ded_mult_ob91:ded_mult1.datab[12]
datab[13] => ded_mult_ob91:ded_mult1.datab[13]
datab[14] => ded_mult_ob91:ded_mult1.datab[14]
datab[15] => ded_mult_ob91:ded_mult1.datab[15]
datab[16] => ded_mult_ob91:ded_mult1.datab[16]
datab[17] => ded_mult_ob91:ded_mult2.datab[0]
datab[18] => ded_mult_ob91:ded_mult2.datab[1]
datab[19] => ded_mult_ob91:ded_mult2.datab[2]
datab[20] => ded_mult_ob91:ded_mult2.datab[3]
datab[21] => ded_mult_ob91:ded_mult2.datab[4]
datab[22] => ded_mult_ob91:ded_mult2.datab[5]
datab[23] => ded_mult_ob91:ded_mult2.datab[6]
datab[24] => ded_mult_ob91:ded_mult2.datab[7]
datab[25] => ded_mult_ob91:ded_mult2.datab[8]
datab[26] => ded_mult_ob91:ded_mult2.datab[9]
datab[27] => ded_mult_ob91:ded_mult2.datab[10]
datab[28] => ded_mult_ob91:ded_mult2.datab[11]
datab[29] => ded_mult_ob91:ded_mult2.datab[12]
datab[30] => ded_mult_ob91:ded_mult2.datab[13]
datab[31] => ded_mult_ob91:ded_mult2.datab[14]
datab[32] => ded_mult_ob91:ded_mult2.datab[15]
datab[33] => ded_mult_ob91:ded_mult2.datab[16]
datab[34] => ded_mult_ob91:ded_mult3.datab[0]
datab[35] => ded_mult_ob91:ded_mult3.datab[1]
datab[36] => ded_mult_ob91:ded_mult3.datab[2]
datab[37] => ded_mult_ob91:ded_mult3.datab[3]
datab[38] => ded_mult_ob91:ded_mult3.datab[4]
datab[39] => ded_mult_ob91:ded_mult3.datab[5]
datab[40] => ded_mult_ob91:ded_mult3.datab[6]
datab[41] => ded_mult_ob91:ded_mult3.datab[7]
datab[42] => ded_mult_ob91:ded_mult3.datab[8]
datab[43] => ded_mult_ob91:ded_mult3.datab[9]
datab[44] => ded_mult_ob91:ded_mult3.datab[10]
datab[45] => ded_mult_ob91:ded_mult3.datab[11]
datab[46] => ded_mult_ob91:ded_mult3.datab[12]
datab[47] => ded_mult_ob91:ded_mult3.datab[13]
datab[48] => ded_mult_ob91:ded_mult3.datab[14]
datab[49] => ded_mult_ob91:ded_mult3.datab[15]
datab[50] => ded_mult_ob91:ded_mult3.datab[16]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe8a[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u2
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result
aclr0 => aclr0~0.IN1
clock0 => clock0~0.IN1


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4f74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4f74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4f74:auto_generated.dataa[0]
dataa[1] => mult_add_4f74:auto_generated.dataa[1]
dataa[2] => mult_add_4f74:auto_generated.dataa[2]
dataa[3] => mult_add_4f74:auto_generated.dataa[3]
dataa[4] => mult_add_4f74:auto_generated.dataa[4]
dataa[5] => mult_add_4f74:auto_generated.dataa[5]
dataa[6] => mult_add_4f74:auto_generated.dataa[6]
dataa[7] => mult_add_4f74:auto_generated.dataa[7]
dataa[8] => mult_add_4f74:auto_generated.dataa[8]
dataa[9] => mult_add_4f74:auto_generated.dataa[9]
dataa[10] => mult_add_4f74:auto_generated.dataa[10]
dataa[11] => mult_add_4f74:auto_generated.dataa[11]
dataa[12] => mult_add_4f74:auto_generated.dataa[12]
dataa[13] => mult_add_4f74:auto_generated.dataa[13]
dataa[14] => mult_add_4f74:auto_generated.dataa[14]
dataa[15] => mult_add_4f74:auto_generated.dataa[15]
dataa[16] => mult_add_4f74:auto_generated.dataa[16]
dataa[17] => mult_add_4f74:auto_generated.dataa[17]
dataa[18] => mult_add_4f74:auto_generated.dataa[18]
dataa[19] => mult_add_4f74:auto_generated.dataa[19]
dataa[20] => mult_add_4f74:auto_generated.dataa[20]
dataa[21] => mult_add_4f74:auto_generated.dataa[21]
dataa[22] => mult_add_4f74:auto_generated.dataa[22]
dataa[23] => mult_add_4f74:auto_generated.dataa[23]
datab[0] => mult_add_4f74:auto_generated.datab[0]
datab[1] => mult_add_4f74:auto_generated.datab[1]
datab[2] => mult_add_4f74:auto_generated.datab[2]
datab[3] => mult_add_4f74:auto_generated.datab[3]
datab[4] => mult_add_4f74:auto_generated.datab[4]
datab[5] => mult_add_4f74:auto_generated.datab[5]
datab[6] => mult_add_4f74:auto_generated.datab[6]
datab[7] => mult_add_4f74:auto_generated.datab[7]
datab[8] => mult_add_4f74:auto_generated.datab[8]
datab[9] => mult_add_4f74:auto_generated.datab[9]
datab[10] => mult_add_4f74:auto_generated.datab[10]
datab[11] => mult_add_4f74:auto_generated.datab[11]
datab[12] => mult_add_4f74:auto_generated.datab[12]
datab[13] => mult_add_4f74:auto_generated.datab[13]
datab[14] => mult_add_4f74:auto_generated.datab[14]
datab[15] => mult_add_4f74:auto_generated.datab[15]
datab[16] => mult_add_4f74:auto_generated.datab[16]
datab[17] => mult_add_4f74:auto_generated.datab[17]
datab[18] => mult_add_4f74:auto_generated.datab[18]
datab[19] => mult_add_4f74:auto_generated.datab[19]
datab[20] => mult_add_4f74:auto_generated.datab[20]
datab[21] => mult_add_4f74:auto_generated.datab[21]
datab[22] => mult_add_4f74:auto_generated.datab[22]
datab[23] => mult_add_4f74:auto_generated.datab[23]
datab[24] => mult_add_4f74:auto_generated.datab[24]
datab[25] => mult_add_4f74:auto_generated.datab[25]
datab[26] => mult_add_4f74:auto_generated.datab[26]
datab[27] => mult_add_4f74:auto_generated.datab[27]
datab[28] => mult_add_4f74:auto_generated.datab[28]
datab[29] => mult_add_4f74:auto_generated.datab[29]
datab[30] => mult_add_4f74:auto_generated.datab[30]
datab[31] => mult_add_4f74:auto_generated.datab[31]
datab[32] => mult_add_4f74:auto_generated.datab[32]
datab[33] => mult_add_4f74:auto_generated.datab[33]
datab[34] => mult_add_4f74:auto_generated.datab[34]
datab[35] => mult_add_4f74:auto_generated.datab[35]
datab[36] => mult_add_4f74:auto_generated.datab[36]
datab[37] => mult_add_4f74:auto_generated.datab[37]
datab[38] => mult_add_4f74:auto_generated.datab[38]
datab[39] => mult_add_4f74:auto_generated.datab[39]
datab[40] => mult_add_4f74:auto_generated.datab[40]
datab[41] => mult_add_4f74:auto_generated.datab[41]
datab[42] => mult_add_4f74:auto_generated.datab[42]
datab[43] => mult_add_4f74:auto_generated.datab[43]
datab[44] => mult_add_4f74:auto_generated.datab[44]
datab[45] => mult_add_4f74:auto_generated.datab[45]
datab[46] => mult_add_4f74:auto_generated.datab[46]
datab[47] => mult_add_4f74:auto_generated.datab[47]
datab[48] => mult_add_4f74:auto_generated.datab[48]
datab[49] => mult_add_4f74:auto_generated.datab[49]
datab[50] => mult_add_4f74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4f74:auto_generated.result[0]
result[1] <= mult_add_4f74:auto_generated.result[1]
result[2] <= mult_add_4f74:auto_generated.result[2]
result[3] <= mult_add_4f74:auto_generated.result[3]
result[4] <= mult_add_4f74:auto_generated.result[4]
result[5] <= mult_add_4f74:auto_generated.result[5]
result[6] <= mult_add_4f74:auto_generated.result[6]
result[7] <= mult_add_4f74:auto_generated.result[7]
result[8] <= mult_add_4f74:auto_generated.result[8]
result[9] <= mult_add_4f74:auto_generated.result[9]
result[10] <= mult_add_4f74:auto_generated.result[10]
result[11] <= mult_add_4f74:auto_generated.result[11]
result[12] <= mult_add_4f74:auto_generated.result[12]
result[13] <= mult_add_4f74:auto_generated.result[13]
result[14] <= mult_add_4f74:auto_generated.result[14]
result[15] <= mult_add_4f74:auto_generated.result[15]
result[16] <= mult_add_4f74:auto_generated.result[16]
result[17] <= mult_add_4f74:auto_generated.result[17]
result[18] <= mult_add_4f74:auto_generated.result[18]
result[19] <= mult_add_4f74:auto_generated.result[19]
result[20] <= mult_add_4f74:auto_generated.result[20]
result[21] <= mult_add_4f74:auto_generated.result[21]
result[22] <= mult_add_4f74:auto_generated.result[22]
result[23] <= mult_add_4f74:auto_generated.result[23]
result[24] <= mult_add_4f74:auto_generated.result[24]
result[25] <= mult_add_4f74:auto_generated.result[25]
result[26] <= mult_add_4f74:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
aclr0 => ded_mult_ob91:ded_mult1.aclr[0]
aclr0 => ded_mult_ob91:ded_mult2.aclr[0]
aclr0 => ded_mult_ob91:ded_mult3.aclr[0]
clock0 => ded_mult_ob91:ded_mult1.clock[0]
clock0 => ded_mult_ob91:ded_mult2.clock[0]
clock0 => ded_mult_ob91:ded_mult3.clock[0]
clock0 => dffe8a[26].CLK
clock0 => dffe8a[25].CLK
clock0 => dffe8a[24].CLK
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_ob91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ob91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ob91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ob91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ob91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ob91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ob91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ob91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ob91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ob91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ob91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ob91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ob91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ob91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ob91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ob91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ob91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ob91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ob91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ob91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ob91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ob91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ob91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ob91:ded_mult3.dataa[7]
datab[0] => ded_mult_ob91:ded_mult1.datab[0]
datab[1] => ded_mult_ob91:ded_mult1.datab[1]
datab[2] => ded_mult_ob91:ded_mult1.datab[2]
datab[3] => ded_mult_ob91:ded_mult1.datab[3]
datab[4] => ded_mult_ob91:ded_mult1.datab[4]
datab[5] => ded_mult_ob91:ded_mult1.datab[5]
datab[6] => ded_mult_ob91:ded_mult1.datab[6]
datab[7] => ded_mult_ob91:ded_mult1.datab[7]
datab[8] => ded_mult_ob91:ded_mult1.datab[8]
datab[9] => ded_mult_ob91:ded_mult1.datab[9]
datab[10] => ded_mult_ob91:ded_mult1.datab[10]
datab[11] => ded_mult_ob91:ded_mult1.datab[11]
datab[12] => ded_mult_ob91:ded_mult1.datab[12]
datab[13] => ded_mult_ob91:ded_mult1.datab[13]
datab[14] => ded_mult_ob91:ded_mult1.datab[14]
datab[15] => ded_mult_ob91:ded_mult1.datab[15]
datab[16] => ded_mult_ob91:ded_mult1.datab[16]
datab[17] => ded_mult_ob91:ded_mult2.datab[0]
datab[18] => ded_mult_ob91:ded_mult2.datab[1]
datab[19] => ded_mult_ob91:ded_mult2.datab[2]
datab[20] => ded_mult_ob91:ded_mult2.datab[3]
datab[21] => ded_mult_ob91:ded_mult2.datab[4]
datab[22] => ded_mult_ob91:ded_mult2.datab[5]
datab[23] => ded_mult_ob91:ded_mult2.datab[6]
datab[24] => ded_mult_ob91:ded_mult2.datab[7]
datab[25] => ded_mult_ob91:ded_mult2.datab[8]
datab[26] => ded_mult_ob91:ded_mult2.datab[9]
datab[27] => ded_mult_ob91:ded_mult2.datab[10]
datab[28] => ded_mult_ob91:ded_mult2.datab[11]
datab[29] => ded_mult_ob91:ded_mult2.datab[12]
datab[30] => ded_mult_ob91:ded_mult2.datab[13]
datab[31] => ded_mult_ob91:ded_mult2.datab[14]
datab[32] => ded_mult_ob91:ded_mult2.datab[15]
datab[33] => ded_mult_ob91:ded_mult2.datab[16]
datab[34] => ded_mult_ob91:ded_mult3.datab[0]
datab[35] => ded_mult_ob91:ded_mult3.datab[1]
datab[36] => ded_mult_ob91:ded_mult3.datab[2]
datab[37] => ded_mult_ob91:ded_mult3.datab[3]
datab[38] => ded_mult_ob91:ded_mult3.datab[4]
datab[39] => ded_mult_ob91:ded_mult3.datab[5]
datab[40] => ded_mult_ob91:ded_mult3.datab[6]
datab[41] => ded_mult_ob91:ded_mult3.datab[7]
datab[42] => ded_mult_ob91:ded_mult3.datab[8]
datab[43] => ded_mult_ob91:ded_mult3.datab[9]
datab[44] => ded_mult_ob91:ded_mult3.datab[10]
datab[45] => ded_mult_ob91:ded_mult3.datab[11]
datab[46] => ded_mult_ob91:ded_mult3.datab[12]
datab[47] => ded_mult_ob91:ded_mult3.datab[13]
datab[48] => ded_mult_ob91:ded_mult3.datab[14]
datab[49] => ded_mult_ob91:ded_mult3.datab[15]
datab[50] => ded_mult_ob91:ded_mult3.datab[16]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe8a[26].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DE1_TOP|YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DE1_TOP|VGA_Controller:VGA_DISPLAY
iRed[0] => VGA_R~9.DATAA
iRed[1] => VGA_R~8.DATAA
iRed[2] => VGA_R~7.DATAA
iRed[3] => VGA_R~6.DATAA
iRed[4] => VGA_R~5.DATAA
iRed[5] => VGA_R~4.DATAA
iRed[6] => VGA_R~3.DATAA
iRed[7] => VGA_R~2.DATAA
iRed[8] => VGA_R~1.DATAA
iRed[9] => VGA_R~0.DATAA
iGreen[0] => VGA_G~9.DATAA
iGreen[1] => VGA_G~8.DATAA
iGreen[2] => VGA_G~7.DATAA
iGreen[3] => VGA_G~6.DATAA
iGreen[4] => VGA_G~5.DATAA
iGreen[5] => VGA_G~4.DATAA
iGreen[6] => VGA_G~3.DATAA
iGreen[7] => VGA_G~2.DATAA
iGreen[8] => VGA_G~1.DATAA
iGreen[9] => VGA_G~0.DATAA
iBlue[0] => VGA_B~9.DATAA
iBlue[1] => VGA_B~8.DATAA
iBlue[2] => VGA_B~7.DATAA
iBlue[3] => VGA_B~6.DATAA
iBlue[4] => VGA_B~5.DATAA
iBlue[5] => VGA_B~4.DATAA
iBlue[6] => VGA_B~3.DATAA
iBlue[7] => VGA_B~2.DATAA
iBlue[8] => VGA_B~1.DATAA
iBlue[9] => VGA_B~0.DATAA
oCurrent_X[0] <= VGA_X[0].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[1] <= VGA_X[1].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[2] <= VGA_X[2].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[3] <= VGA_X[3].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[4] <= VGA_X[4].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[5] <= VGA_X[5].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[6] <= VGA_X[6].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[7] <= VGA_X[7].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[8] <= VGA_X[8].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[9] <= VGA_X[9].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[10] <= VGA_X[10].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[0] <= VGA_Y[0].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[1] <= VGA_Y[1].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[2] <= VGA_Y[2].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[3] <= VGA_Y[3].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[4] <= VGA_Y[4].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[5] <= VGA_Y[5].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[6] <= VGA_Y[6].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[7] <= VGA_Y[7].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[8] <= VGA_Y[8].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[9] <= VGA_Y[9].DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[10] <= VGA_Y[10].DB_MAX_OUTPUT_PORT_TYPE
oAddress[0] <= VGA_X[0].DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= VGA_X[1].DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= VGA_X[2].DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= VGA_X[3].DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= VGA_X[4].DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= VGA_X[5].DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= VGA_X[6].DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oRequest <= oRequest~2.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= VGA_R[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= VGA_R[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= VGA_R[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= VGA_R[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= VGA_R[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= VGA_R[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= VGA_G[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= VGA_G[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= VGA_G[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= VGA_G[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= VGA_G[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= VGA_G[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= VGA_B[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= VGA_B[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= VGA_B[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= VGA_B[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= VGA_B[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= VGA_B[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= oVGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_VS <= oVGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <VCC>
oVGA_BLANK <= oVGA_BLANK~0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => H_Cont[10].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[0].CLK
iCLK => oVGA_HS~reg0.CLK
iCLK => VGA_X[10].CLK
iCLK => VGA_X[9].CLK
iCLK => VGA_X[8].CLK
iCLK => VGA_X[7].CLK
iCLK => VGA_X[6].CLK
iCLK => VGA_X[5].CLK
iCLK => VGA_X[4].CLK
iCLK => VGA_X[3].CLK
iCLK => VGA_X[2].CLK
iCLK => VGA_X[1].CLK
iCLK => VGA_X[0].CLK
iCLK => VGA_Y[10].CLK
iCLK => VGA_Y[9].CLK
iCLK => VGA_Y[8].CLK
iCLK => VGA_Y[7].CLK
iCLK => VGA_Y[6].CLK
iCLK => VGA_Y[5].CLK
iCLK => VGA_Y[4].CLK
iCLK => VGA_Y[3].CLK
iCLK => VGA_Y[2].CLK
iCLK => VGA_Y[1].CLK
iCLK => VGA_Y[0].CLK
iCLK => VGA_R[9].CLK
iCLK => VGA_R[8].CLK
iCLK => VGA_R[7].CLK
iCLK => VGA_R[6].CLK
iCLK => VGA_R[5].CLK
iCLK => VGA_R[4].CLK
iCLK => VGA_R[3].CLK
iCLK => VGA_R[2].CLK
iCLK => VGA_R[1].CLK
iCLK => VGA_R[0].CLK
iCLK => VGA_G[9].CLK
iCLK => VGA_G[8].CLK
iCLK => VGA_G[7].CLK
iCLK => VGA_G[6].CLK
iCLK => VGA_G[5].CLK
iCLK => VGA_G[4].CLK
iCLK => VGA_G[3].CLK
iCLK => VGA_G[2].CLK
iCLK => VGA_G[1].CLK
iCLK => VGA_G[0].CLK
iCLK => VGA_B[9].CLK
iCLK => VGA_B[8].CLK
iCLK => VGA_B[7].CLK
iCLK => VGA_B[6].CLK
iCLK => VGA_B[5].CLK
iCLK => VGA_B[4].CLK
iCLK => VGA_B[3].CLK
iCLK => VGA_B[2].CLK
iCLK => VGA_B[1].CLK
iCLK => VGA_B[0].CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_VS~reg0.PRESET
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => oVGA_HS~reg0.PRESET


