Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\mateo\Desktop\NIos-2-custom-HW_timer-peripheral\nios2_timer.qsys --block-symbol-file --output-directory=C:\Users\mateo\Desktop\NIos-2-custom-HW_timer-peripheral\nios2_timer --family="MAX 10" --part=10M08DAF484C8G
Progress: Loading NIos-2-custom-HW_timer-peripheral/nios2_timer.qsys
Progress: Reading input file
Progress: Adding customTimerPeripheral_0 [customTimerPeripheral 1.0]
Progress: Parameterizing module customTimerPeripheral_0
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding sys_clk [clock_source 18.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_id [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sys_id
Progress: Adding sys_jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module sys_jtag_uart
Progress: Adding sys_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module sys_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_timer.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_timer.sys_id: Time stamp will be automatically updated when this component is generated.
Info: nios2_timer.sys_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\mateo\Desktop\NIos-2-custom-HW_timer-peripheral\nios2_timer.qsys --synthesis=VERILOG --output-directory=C:\Users\mateo\Desktop\NIos-2-custom-HW_timer-peripheral\nios2_timer\synthesis --family="MAX 10" --part=10M08DAF484C8G
Progress: Loading NIos-2-custom-HW_timer-peripheral/nios2_timer.qsys
Progress: Reading input file
Progress: Adding customTimerPeripheral_0 [customTimerPeripheral 1.0]
Progress: Parameterizing module customTimerPeripheral_0
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding sys_clk [clock_source 18.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_id [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sys_id
Progress: Adding sys_jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module sys_jtag_uart
Progress: Adding sys_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module sys_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_timer.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_timer.sys_id: Time stamp will be automatically updated when this component is generated.
Info: nios2_timer.sys_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_timer: Generating nios2_timer "nios2_timer" for QUARTUS_SYNTH
Info: customTimerPeripheral_0: "nios2_timer" instantiated customTimerPeripheral "customTimerPeripheral_0"
Info: nios2_cpu: "nios2_timer" instantiated altera_nios2_gen2 "nios2_cpu"
Info: sys_id: "nios2_timer" instantiated altera_avalon_sysid_qsys "sys_id"
Info: sys_jtag_uart: Starting RTL generation for module 'nios2_timer_sys_jtag_uart'
Info: sys_jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_timer_sys_jtag_uart --dir=C:/Users/mateo/AppData/Local/Temp/alt0287_149709727606481591.dir/0004_sys_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mateo/AppData/Local/Temp/alt0287_149709727606481591.dir/0004_sys_jtag_uart_gen//nios2_timer_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: sys_jtag_uart: Done RTL generation for module 'nios2_timer_sys_jtag_uart'
Info: sys_jtag_uart: "nios2_timer" instantiated altera_avalon_jtag_uart "sys_jtag_uart"
Info: sys_mem: Starting RTL generation for module 'nios2_timer_sys_mem'
Info: sys_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_timer_sys_mem --dir=C:/Users/mateo/AppData/Local/Temp/alt0287_149709727606481591.dir/0005_sys_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mateo/AppData/Local/Temp/alt0287_149709727606481591.dir/0005_sys_mem_gen//nios2_timer_sys_mem_component_configuration.pl  --do_build_sim=0  ]
Info: sys_mem: Done RTL generation for module 'nios2_timer_sys_mem'
Info: sys_mem: "nios2_timer" instantiated altera_avalon_onchip_memory2 "sys_mem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2_timer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2_timer" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_timer" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_timer_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_timer_nios2_cpu_cpu --dir=C:/Users/mateo/AppData/Local/Temp/alt0287_149709727606481591.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mateo/AppData/Local/Temp/alt0287_149709727606481591.dir/0008_cpu_gen//nios2_timer_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.07.18 23:05:28 (*) Starting Nios II generation
Info: cpu: # 2025.07.18 23:05:28 (*)   Checking for plaintext license.
Info: cpu: # 2025.07.18 23:05:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.07.18 23:05:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.07.18 23:05:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.07.18 23:05:29 (*)   Plaintext license not found.
Info: cpu: # 2025.07.18 23:05:29 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2025.07.18 23:05:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.07.18 23:05:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.07.18 23:05:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.07.18 23:05:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2025.07.18 23:05:29 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.07.18 23:05:29 (*)   Creating all objects for CPU
Info: cpu: # 2025.07.18 23:05:29 (*)     Testbench
Info: cpu: # 2025.07.18 23:05:29 (*)     Instruction decoding
Info: cpu: # 2025.07.18 23:05:29 (*)       Instruction fields
Info: cpu: # 2025.07.18 23:05:30 (*)       Instruction decodes
Info: cpu: # 2025.07.18 23:05:30 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2025.07.18 23:05:30 (*)       Instruction controls
Info: cpu: # 2025.07.18 23:05:30 (*)     Pipeline frontend
Info: cpu: # 2025.07.18 23:05:30 (*)     Pipeline backend
Info: cpu: # 2025.07.18 23:05:31 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.07.18 23:05:33 (*)   Creating encrypted RTL
Info: cpu: # 2025.07.18 23:05:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_timer_nios2_cpu_cpu'
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: sys_jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sys_jtag_uart_avalon_jtag_slave_translator"
Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: sys_jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sys_jtag_uart_avalon_jtag_slave_agent"
Info: sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_cpu_data_master_limiter"
Info: Reusing file C:/Users/mateo/Desktop/NIos-2-custom-HW_timer-peripheral/nios2_timer/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/mateo/Desktop/NIos-2-custom-HW_timer-peripheral/nios2_timer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mateo/Desktop/NIos-2-custom-HW_timer-peripheral/nios2_timer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/mateo/Desktop/NIos-2-custom-HW_timer-peripheral/nios2_timer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2_timer: Done "nios2_timer" with 31 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
