Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct  9 14:20:51 2024
| Host         : Ha-Do running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     98          
LUTAR-1    Warning           LUT drives async reset alert    64          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1404)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (261)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1404)
---------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[0]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[0]_P/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[10]_C/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[10]_LDC/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[10]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[11]_C/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[11]_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[11]_P/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[12]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[12]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[12]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[13]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[13]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[13]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[14]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[14]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[14]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[15]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[15]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[15]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[16]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[16]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[16]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[17]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[17]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[17]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[18]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[18]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[18]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[19]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[19]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[19]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[1]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[1]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[20]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[20]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[20]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[21]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[21]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[21]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[22]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[22]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[22]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[23]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[23]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[23]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[24]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[24]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[24]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[25]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[25]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[25]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[26]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[26]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[27]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[27]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[27]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[28]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[28]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[28]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[29]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[29]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[29]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[2]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_div_inst/count_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_div_inst/count_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_div_inst/count_reg[30]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[3]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[3]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[4]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[4]_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[5]_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[5]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[6]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[6]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[7]_C/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[7]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[8]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[8]_P/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[9]_C/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_div_inst/count_reg[9]_P/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk_div_inst/tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (261)
--------------------------------------------------
 There are 261 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  266          inf        0.000                      0                  266           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           266 Endpoints
Min Delay           266 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[12]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.952ns  (logic 41.281ns (43.475%)  route 53.671ns (56.525%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.685    94.029    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I4_O)        0.124    94.153 r  clk_div_inst/count[12]_C_i_1/O
                         net (fo=2, routed)           0.800    94.952    clk_div_inst/count[12]
    SLICE_X110Y86        FDPE                                         r  clk_div_inst/count_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.788ns  (logic 41.281ns (43.550%)  route 53.508ns (56.450%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.824    94.167    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X111Y83        LUT6 (Prop_lut6_I0_O)        0.124    94.291 r  clk_div_inst/count[0]_C_i_1/O
                         net (fo=2, routed)           0.497    94.789    clk_div_inst/count[0]
    SLICE_X110Y83        FDPE                                         r  clk_div_inst/count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[12]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.657ns  (logic 41.281ns (43.611%)  route 53.376ns (56.389%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.685    94.029    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I4_O)        0.124    94.153 r  clk_div_inst/count[12]_C_i_1/O
                         net (fo=2, routed)           0.504    94.657    clk_div_inst/count[12]
    SLICE_X109Y85        FDCE                                         r  clk_div_inst/count_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[9]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.569ns  (logic 41.281ns (43.651%)  route 53.288ns (56.349%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.292    93.635    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I4_O)        0.124    93.759 r  clk_div_inst/count[9]_C_i_1/O
                         net (fo=2, routed)           0.810    94.569    clk_div_inst/count[9]
    SLICE_X110Y85        FDPE                                         r  clk_div_inst/count_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.399ns  (logic 41.281ns (43.730%)  route 53.118ns (56.270%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.444    93.788    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X111Y82        LUT6 (Prop_lut6_I4_O)        0.124    93.912 r  clk_div_inst/count[3]_C_i_1/O
                         net (fo=2, routed)           0.488    94.399    clk_div_inst/count[3]
    SLICE_X110Y81        FDCE                                         r  clk_div_inst/count_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.359ns  (logic 41.281ns (43.749%)  route 53.078ns (56.251%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.557    93.901    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I4_O)        0.124    94.025 r  clk_div_inst/count[2]_C_i_1/O
                         net (fo=2, routed)           0.335    94.359    clk_div_inst/count[2]
    SLICE_X112Y80        FDCE                                         r  clk_div_inst/count_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.355ns  (logic 41.281ns (43.751%)  route 53.074ns (56.249%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.544    93.887    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I4_O)        0.124    94.011 r  clk_div_inst/count[8]_C_i_1/O
                         net (fo=2, routed)           0.344    94.355    clk_div_inst/count[8]
    SLICE_X108Y84        FDCE                                         r  clk_div_inst/count_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.327ns  (logic 41.281ns (43.763%)  route 53.046ns (56.237%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.328    93.672    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I4_O)        0.124    93.796 r  clk_div_inst/count[6]_C_i_1/O
                         net (fo=2, routed)           0.532    94.327    clk_div_inst/count[6]
    SLICE_X106Y85        FDPE                                         r  clk_div_inst/count_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.303ns  (logic 41.281ns (43.775%)  route 53.022ns (56.225%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.444    93.788    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X111Y82        LUT6 (Prop_lut6_I4_O)        0.124    93.912 r  clk_div_inst/count[3]_C_i_1/O
                         net (fo=2, routed)           0.391    94.303    clk_div_inst/count[3]
    SLICE_X111Y82        FDPE                                         r  clk_div_inst/count_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.291ns  (logic 41.281ns (43.780%)  route 53.010ns (56.220%))
  Logic Levels:           96  (CARRY4=26 IBUF=1 LDCE=22 LUT2=22 LUT3=21 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.462     4.949    clk_div_inst/reset_IBUF
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     5.073 r  clk_div_inst/count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.864     5.937    clk_div_inst/count_reg[10]_LDC_i_2_n_0
    SLICE_X113Y85        LDCE (SetClr_ldce_CLR_Q)     0.885     6.822 f  clk_div_inst/count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.802     7.624    clk_div_inst/count_reg[10]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124     7.748 r  clk_div_inst/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.748    clk_div_inst/count0_carry__1_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.328 f  clk_div_inst/count0_carry__1/O[2]
                         net (fo=3, routed)           0.664     8.992    clk_div_inst/data0[11]
    SLICE_X113Y86        LUT2 (Prop_lut2_I1_O)        0.302     9.294 r  clk_div_inst/count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.677     9.971    clk_div_inst/count_reg[11]_LDC_i_2_n_0
    SLICE_X113Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    10.856 f  clk_div_inst/count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.826    11.682    clk_div_inst/count_reg[11]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    11.806 r  clk_div_inst/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.806    clk_div_inst/count0_carry__1_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.158 f  clk_div_inst/count0_carry__1/O[3]
                         net (fo=3, routed)           0.468    12.626    clk_div_inst/data0[12]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.306    12.932 r  clk_div_inst/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.594    13.525    clk_div_inst/count_reg[12]_LDC_i_2_n_0
    SLICE_X110Y82        LDCE (SetClr_ldce_CLR_Q)     0.885    14.410 f  clk_div_inst/count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.872    15.282    clk_div_inst/count_reg[12]_LDC_n_0
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.124    15.406 r  clk_div_inst/count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    15.406    clk_div_inst/count0_carry__1_i_1_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.807 r  clk_div_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.807    clk_div_inst/count0_carry__1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 f  clk_div_inst/count0_carry__2/O[0]
                         net (fo=3, routed)           0.833    16.862    clk_div_inst/data0[13]
    SLICE_X109Y86        LUT2 (Prop_lut2_I1_O)        0.299    17.161 r  clk_div_inst/count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.645    17.806    clk_div_inst/count_reg[13]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898    18.704 f  clk_div_inst/count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.799    19.503    clk_div_inst/count_reg[13]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    19.627 r  clk_div_inst/count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    19.627    clk_div_inst/count0_carry__2_i_4_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.051 f  clk_div_inst/count0_carry__2/O[1]
                         net (fo=3, routed)           0.823    20.874    clk_div_inst/data0[14]
    SLICE_X112Y88        LUT2 (Prop_lut2_I1_O)        0.303    21.177 r  clk_div_inst/count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.678    21.856    clk_div_inst/count_reg[14]_LDC_i_2_n_0
    SLICE_X113Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    22.741 f  clk_div_inst/count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.980    23.721    clk_div_inst/count_reg[14]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    23.845 r  clk_div_inst/count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.845    clk_div_inst/count0_carry__2_i_3_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.425 f  clk_div_inst/count0_carry__2/O[2]
                         net (fo=3, routed)           0.978    25.404    clk_div_inst/data0[15]
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.302    25.706 r  clk_div_inst/count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.532    26.238    clk_div_inst/count_reg[15]_LDC_i_2_n_0
    SLICE_X111Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    27.123 f  clk_div_inst/count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.855    27.977    clk_div_inst/count_reg[15]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    28.101 r  clk_div_inst/count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    28.101    clk_div_inst/count0_carry__2_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.453 f  clk_div_inst/count0_carry__2/O[3]
                         net (fo=3, routed)           0.844    29.297    clk_div_inst/data0[16]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.306    29.603 r  clk_div_inst/count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.506    30.109    clk_div_inst/count_reg[16]_LDC_i_2_n_0
    SLICE_X107Y86        LDCE (SetClr_ldce_CLR_Q)     0.885    30.994 f  clk_div_inst/count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.830    31.824    clk_div_inst/count_reg[16]_LDC_n_0
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.124    31.948 r  clk_div_inst/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    31.948    clk_div_inst/count0_carry__2_i_1_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.349 r  clk_div_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.349    clk_div_inst/count0_carry__2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.571 f  clk_div_inst/count0_carry__3/O[0]
                         net (fo=3, routed)           0.845    33.416    clk_div_inst/data0[17]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299    33.715 r  clk_div_inst/count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.399    34.114    clk_div_inst/count_reg[17]_LDC_i_2_n_0
    SLICE_X108Y88        LDCE (SetClr_ldce_CLR_Q)     0.898    35.012 f  clk_div_inst/count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.830    35.842    clk_div_inst/count_reg[17]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    35.966 r  clk_div_inst/count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.966    clk_div_inst/count0_carry__3_i_4_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.390 f  clk_div_inst/count0_carry__3/O[1]
                         net (fo=3, routed)           0.714    37.103    clk_div_inst/data0[18]
    SLICE_X107Y88        LUT2 (Prop_lut2_I1_O)        0.303    37.406 r  clk_div_inst/count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.357    37.763    clk_div_inst/count_reg[18]_LDC_i_2_n_0
    SLICE_X106Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    38.648 f  clk_div_inst/count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.976    39.624    clk_div_inst/count_reg[18]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    39.748 r  clk_div_inst/count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.748    clk_div_inst/count0_carry__3_i_3_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.328 f  clk_div_inst/count0_carry__3/O[2]
                         net (fo=3, routed)           0.596    40.923    clk_div_inst/data0[19]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.302    41.225 r  clk_div_inst/count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.573    41.798    clk_div_inst/count_reg[19]_LDC_i_2_n_0
    SLICE_X109Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    42.683 f  clk_div_inst/count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.317    43.000    clk_div_inst/count_reg[19]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    43.124 r  clk_div_inst/count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    43.124    clk_div_inst/count0_carry__3_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    43.476 f  clk_div_inst/count0_carry__3/O[3]
                         net (fo=3, routed)           0.825    44.302    clk_div_inst/data0[20]
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.306    44.608 r  clk_div_inst/count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.537    45.145    clk_div_inst/count_reg[20]_LDC_i_2_n_0
    SLICE_X107Y87        LDCE (SetClr_ldce_CLR_Q)     0.885    46.030 f  clk_div_inst/count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.831    46.860    clk_div_inst/count_reg[20]_LDC_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124    46.984 r  clk_div_inst/count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    46.984    clk_div_inst/count0_carry__3_i_1_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.385 r  clk_div_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    47.385    clk_div_inst/count0_carry__3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.607 f  clk_div_inst/count0_carry__4/O[0]
                         net (fo=3, routed)           0.814    48.422    clk_div_inst/data0[21]
    SLICE_X111Y90        LUT2 (Prop_lut2_I1_O)        0.325    48.747 r  clk_div_inst/count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.655    49.402    clk_div_inst/count_reg[21]_LDC_i_2_n_0
    SLICE_X111Y90        LDCE (SetClr_ldce_CLR_Q)     1.093    50.495 f  clk_div_inst/count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.736    51.231    clk_div_inst/count_reg[21]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    51.355 r  clk_div_inst/count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.355    clk_div_inst/count0_carry__4_i_4_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    51.779 f  clk_div_inst/count0_carry__4/O[1]
                         net (fo=3, routed)           0.835    52.614    clk_div_inst/data0[22]
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.303    52.917 r  clk_div_inst/count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.579    53.496    clk_div_inst/count_reg[22]_LDC_i_2_n_0
    SLICE_X110Y88        LDCE (SetClr_ldce_CLR_Q)     0.885    54.381 f  clk_div_inst/count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.513    54.894    clk_div_inst/count_reg[22]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    55.018 r  clk_div_inst/count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    55.018    clk_div_inst/count0_carry__4_i_3_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    55.598 f  clk_div_inst/count0_carry__4/O[2]
                         net (fo=3, routed)           0.976    56.574    clk_div_inst/data0[23]
    SLICE_X110Y92        LUT2 (Prop_lut2_I1_O)        0.302    56.876 r  clk_div_inst/count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.527    57.403    clk_div_inst/count_reg[23]_LDC_i_2_n_0
    SLICE_X109Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    58.288 f  clk_div_inst/count_reg[23]_LDC/Q
                         net (fo=2, routed)           1.140    59.429    clk_div_inst/count_reg[23]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    59.553 r  clk_div_inst/count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    59.553    clk_div_inst/count0_carry__4_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    59.905 f  clk_div_inst/count0_carry__4/O[3]
                         net (fo=3, routed)           0.860    60.765    clk_div_inst/data0[24]
    SLICE_X109Y89        LUT2 (Prop_lut2_I1_O)        0.306    61.071 r  clk_div_inst/count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.397    61.468    clk_div_inst/count_reg[24]_LDC_i_2_n_0
    SLICE_X109Y89        LDCE (SetClr_ldce_CLR_Q)     0.885    62.353 f  clk_div_inst/count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.814    63.167    clk_div_inst/count_reg[24]_LDC_n_0
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.124    63.291 r  clk_div_inst/count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    63.291    clk_div_inst/count0_carry__4_i_1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.692 r  clk_div_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    63.692    clk_div_inst/count0_carry__4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.914 f  clk_div_inst/count0_carry__5/O[0]
                         net (fo=3, routed)           1.033    64.947    clk_div_inst/data0[25]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.299    65.246 r  clk_div_inst/count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.640    65.886    clk_div_inst/count_reg[25]_LDC_i_2_n_0
    SLICE_X108Y93        LDCE (SetClr_ldce_CLR_Q)     0.898    66.784 f  clk_div_inst/count_reg[25]_LDC/Q
                         net (fo=2, routed)           1.114    67.898    clk_div_inst/count_reg[25]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    68.022 r  clk_div_inst/count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    68.022    clk_div_inst/count0_carry__5_i_4_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.446 f  clk_div_inst/count0_carry__5/O[1]
                         net (fo=3, routed)           0.967    69.413    clk_div_inst/data0[26]
    SLICE_X111Y92        LUT2 (Prop_lut2_I1_O)        0.303    69.716 r  clk_div_inst/count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.495    70.211    clk_div_inst/count_reg[26]_LDC_i_2_n_0
    SLICE_X113Y92        LDCE (SetClr_ldce_CLR_Q)     0.885    71.096 f  clk_div_inst/count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.959    72.056    clk_div_inst/count_reg[26]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    72.180 r  clk_div_inst/count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    72.180    clk_div_inst/count0_carry__5_i_3_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.760 f  clk_div_inst/count0_carry__5/O[2]
                         net (fo=3, routed)           0.899    73.658    clk_div_inst/data0[27]
    SLICE_X109Y92        LUT2 (Prop_lut2_I1_O)        0.302    73.960 r  clk_div_inst/count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.488    74.449    clk_div_inst/count_reg[27]_LDC_i_2_n_0
    SLICE_X109Y94        LDCE (SetClr_ldce_CLR_Q)     0.885    75.334 f  clk_div_inst/count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.616    75.950    clk_div_inst/count_reg[27]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    76.074 r  clk_div_inst/count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    76.074    clk_div_inst/count0_carry__5_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.426 f  clk_div_inst/count0_carry__5/O[3]
                         net (fo=3, routed)           0.833    77.259    clk_div_inst/data0[28]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.306    77.565 r  clk_div_inst/count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.495    78.060    clk_div_inst/count_reg[28]_LDC_i_2_n_0
    SLICE_X113Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    78.945 f  clk_div_inst/count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.969    79.914    clk_div_inst/count_reg[28]_LDC_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.124    80.038 r  clk_div_inst/count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    80.038    clk_div_inst/count0_carry__5_i_1_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    80.439 r  clk_div_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.439    clk_div_inst/count0_carry__5_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.661 f  clk_div_inst/count0_carry__6/O[0]
                         net (fo=3, routed)           0.568    81.229    clk_div_inst/data0[29]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.299    81.528 r  clk_div_inst/count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.399    81.927    clk_div_inst/count_reg[29]_LDC_i_2_n_0
    SLICE_X107Y90        LDCE (SetClr_ldce_CLR_Q)     0.885    82.812 f  clk_div_inst/count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.434    83.246    clk_div_inst/count_reg[29]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    83.370 r  clk_div_inst/count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    83.370    clk_div_inst/count0_carry__6_i_3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    83.794 f  clk_div_inst/count0_carry__6/O[1]
                         net (fo=3, routed)           0.625    84.419    clk_div_inst/data0[30]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    84.722 r  clk_div_inst/count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.516    85.238    clk_div_inst/count_reg[30]_LDC_i_2_n_0
    SLICE_X110Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    86.123 f  clk_div_inst/count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.654    86.777    clk_div_inst/count_reg[30]_LDC_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I1_O)        0.124    86.901 r  clk_div_inst/count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    86.901    clk_div_inst/count0_carry__6_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    87.481 f  clk_div_inst/count0_carry__6/O[2]
                         net (fo=3, routed)           0.846    88.327    clk_div_inst/data0[31]
    SLICE_X107Y90        LUT2 (Prop_lut2_I1_O)        0.302    88.629 r  clk_div_inst/count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.545    89.174    clk_div_inst/count_reg[31]_LDC_i_2_n_0
    SLICE_X106Y91        LDCE (SetClr_ldce_CLR_Q)     0.885    90.059 f  clk_div_inst/count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.947    91.006    clk_div_inst/count_reg[31]_LDC_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124    91.130 r  clk_div_inst/count[31]_C_i_13/O
                         net (fo=1, routed)           0.296    91.425    clk_div_inst/count[31]_C_i_13_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124    91.549 r  clk_div_inst/count[31]_C_i_10/O
                         net (fo=1, routed)           0.670    92.220    clk_div_inst/count[31]_C_i_10_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I4_O)        0.124    92.344 r  clk_div_inst/count[31]_C_i_3/O
                         net (fo=33, routed)          1.824    94.167    clk_div_inst/count[31]_C_i_3_n_0
    SLICE_X111Y83        LUT6 (Prop_lut6_I0_O)        0.124    94.291 r  clk_div_inst/count[0]_C_i_1/O
                         net (fo=2, routed)           0.000    94.291    clk_div_inst/count[0]
    SLICE_X111Y83        FDCE                                         r  clk_div_inst/count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/tmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/tmp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDCE                         0.000     0.000 r  clk_div_inst/tmp_reg/C
    SLICE_X107Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_inst/tmp_reg/Q
                         net (fo=2, routed)           0.170     0.311    clk_div_inst/tmp_reg_0
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  clk_div_inst/tmp_i_1/O
                         net (fo=1, routed)           0.000     0.356    clk_div_inst/tmp_i_1_n_0
    SLICE_X107Y82        FDCE                                         r  clk_div_inst/tmp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.772%)  route 0.203ns (52.228%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[0]_C/C
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[0]_C/Q
                         net (fo=35, routed)          0.203     0.344    clk_div_inst/count_reg[0]_C_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I2_O)        0.045     0.389 r  clk_div_inst/count[2]_C_i_1/O
                         net (fo=2, routed)           0.000     0.389    clk_div_inst/count[2]
    SLICE_X112Y82        FDPE                                         r  clk_div_inst/count_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[8]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.561%)  route 0.213ns (53.439%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[0]_C/C
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[0]_C/Q
                         net (fo=35, routed)          0.213     0.354    clk_div_inst/count_reg[0]_C_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.045     0.399 r  clk_div_inst/count[8]_C_i_1/O
                         net (fo=2, routed)           0.000     0.399    clk_div_inst/count[8]
    SLICE_X112Y84        FDPE                                         r  clk_div_inst/count_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_div_inst/count_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.203ns (47.576%)  route 0.224ns (52.424%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        LDCE                         0.000     0.000 r  clk_div_inst/count_reg[0]_LDC/G
    SLICE_X107Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_div_inst/count_reg[0]_LDC/Q
                         net (fo=35, routed)          0.224     0.382    clk_div_inst/count_reg[0]_LDC_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I1_O)        0.045     0.427 r  clk_div_inst/count[4]_C_i_1/O
                         net (fo=2, routed)           0.000     0.427    clk_div_inst/count[4]
    SLICE_X109Y82        FDPE                                         r  clk_div_inst/count_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.219%)  route 0.244ns (56.781%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE                         0.000     0.000 r  counter_inst/count_t_reg[0]/C
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/count_t_reg[0]/Q
                         net (fo=7, routed)           0.244     0.385    counter_inst/Q[0]
    SLICE_X113Y99        LUT3 (Prop_lut3_I1_O)        0.045     0.430 r  counter_inst/count_t[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    counter_inst/count_t[0]_i_1_n_0
    SLICE_X113Y99        FDCE                                         r  counter_inst/count_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_div_inst/count_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.203ns (42.133%)  route 0.279ns (57.867%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        LDCE                         0.000     0.000 r  clk_div_inst/count_reg[0]_LDC/G
    SLICE_X107Y83        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_div_inst/count_reg[0]_LDC/Q
                         net (fo=35, routed)          0.224     0.382    clk_div_inst/count_reg[0]_LDC_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I1_O)        0.045     0.427 r  clk_div_inst/count[4]_C_i_1/O
                         net (fo=2, routed)           0.055     0.482    clk_div_inst/count[4]
    SLICE_X108Y82        FDCE                                         r  clk_div_inst/count_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.186ns (36.766%)  route 0.320ns (63.234%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[0]_C/C
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[0]_C/Q
                         net (fo=35, routed)          0.203     0.344    clk_div_inst/count_reg[0]_C_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I2_O)        0.045     0.389 r  clk_div_inst/count[2]_C_i_1/O
                         net (fo=2, routed)           0.117     0.506    clk_div_inst/count[2]
    SLICE_X112Y80        FDCE                                         r  clk_div_inst/count_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.231ns (45.521%)  route 0.276ns (54.479%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[6]_C/C
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[6]_C/Q
                         net (fo=3, routed)           0.225     0.366    clk_div_inst/count_reg[6]_C_n_0
    SLICE_X111Y83        LUT5 (Prop_lut5_I3_O)        0.045     0.411 r  clk_div_inst/count[0]_C_i_2/O
                         net (fo=1, routed)           0.051     0.462    clk_div_inst/count[0]_C_i_2_n_0
    SLICE_X111Y83        LUT6 (Prop_lut6_I1_O)        0.045     0.507 r  clk_div_inst/count[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.507    clk_div_inst/count[0]
    SLICE_X111Y83        FDCE                                         r  clk_div_inst/count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.186ns (35.906%)  route 0.332ns (64.094%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[0]_C/C
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[0]_C/Q
                         net (fo=35, routed)          0.213     0.354    clk_div_inst/count_reg[0]_C_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.045     0.399 r  clk_div_inst/count[8]_C_i_1/O
                         net (fo=2, routed)           0.119     0.518    clk_div_inst/count[8]
    SLICE_X108Y84        FDCE                                         r  clk_div_inst/count_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            clk_div_inst/count_reg[13]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.186ns (35.600%)  route 0.336ns (64.400%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDPE                         0.000     0.000 r  clk_div_inst/count_reg[0]_P/C
    SLICE_X110Y83        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[0]_P/Q
                         net (fo=35, routed)          0.336     0.477    clk_div_inst/count_reg[0]_P_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I0_O)        0.045     0.522 r  clk_div_inst/count[13]_C_i_1/O
                         net (fo=2, routed)           0.000     0.522    clk_div_inst/count[13]
    SLICE_X109Y86        FDCE                                         r  clk_div_inst/count_reg[13]_C/D
  -------------------------------------------------------------------    -------------------





