// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="demosaic_root,hls_ip_2018_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=6.660000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.822000,HLS_SYN_LAT=384011,HLS_SYN_TPT=307372,HLS_SYN_MEM=7,HLS_SYN_DSP=0,HLS_SYN_FF=3565,HLS_SYN_LUT=8014,HLS_VERSION=2018_2_2}" *)

module demosaic_root (
        s_axi_BUS_AXI4LS_AWVALID,
        s_axi_BUS_AXI4LS_AWREADY,
        s_axi_BUS_AXI4LS_AWADDR,
        s_axi_BUS_AXI4LS_WVALID,
        s_axi_BUS_AXI4LS_WREADY,
        s_axi_BUS_AXI4LS_WDATA,
        s_axi_BUS_AXI4LS_WSTRB,
        s_axi_BUS_AXI4LS_ARVALID,
        s_axi_BUS_AXI4LS_ARREADY,
        s_axi_BUS_AXI4LS_ARADDR,
        s_axi_BUS_AXI4LS_RVALID,
        s_axi_BUS_AXI4LS_RREADY,
        s_axi_BUS_AXI4LS_RDATA,
        s_axi_BUS_AXI4LS_RRESP,
        s_axi_BUS_AXI4LS_BVALID,
        s_axi_BUS_AXI4LS_BREADY,
        s_axi_BUS_AXI4LS_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        p_idata_TDATA,
        p_idata_TUSER,
        p_idata_TLAST,
        p_odata_TDATA,
        p_odata_TUSER,
        p_odata_TLAST,
        p_idata_TVALID,
        p_idata_TREADY,
        p_odata_TVALID,
        p_odata_TREADY
);

parameter    C_S_AXI_BUS_AXI4LS_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_AXI4LS_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_BUS_AXI4LS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_BUS_AXI4LS_AWVALID;
output   s_axi_BUS_AXI4LS_AWREADY;
input  [C_S_AXI_BUS_AXI4LS_ADDR_WIDTH - 1:0] s_axi_BUS_AXI4LS_AWADDR;
input   s_axi_BUS_AXI4LS_WVALID;
output   s_axi_BUS_AXI4LS_WREADY;
input  [C_S_AXI_BUS_AXI4LS_DATA_WIDTH - 1:0] s_axi_BUS_AXI4LS_WDATA;
input  [C_S_AXI_BUS_AXI4LS_WSTRB_WIDTH - 1:0] s_axi_BUS_AXI4LS_WSTRB;
input   s_axi_BUS_AXI4LS_ARVALID;
output   s_axi_BUS_AXI4LS_ARREADY;
input  [C_S_AXI_BUS_AXI4LS_ADDR_WIDTH - 1:0] s_axi_BUS_AXI4LS_ARADDR;
output   s_axi_BUS_AXI4LS_RVALID;
input   s_axi_BUS_AXI4LS_RREADY;
output  [C_S_AXI_BUS_AXI4LS_DATA_WIDTH - 1:0] s_axi_BUS_AXI4LS_RDATA;
output  [1:0] s_axi_BUS_AXI4LS_RRESP;
output   s_axi_BUS_AXI4LS_BVALID;
input   s_axi_BUS_AXI4LS_BREADY;
output  [1:0] s_axi_BUS_AXI4LS_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [39:0] p_idata_TDATA;
input  [0:0] p_idata_TUSER;
input  [0:0] p_idata_TLAST;
output  [23:0] p_odata_TDATA;
output  [0:0] p_odata_TUSER;
output  [0:0] p_odata_TLAST;
input   p_idata_TVALID;
output   p_idata_TREADY;
output   p_odata_TVALID;
input   p_odata_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    Loop_1_proc66_U0_ap_start;
wire    Loop_1_proc66_U0_start_full_n;
wire    Loop_1_proc66_U0_ap_done;
wire    Loop_1_proc66_U0_ap_continue;
wire    Loop_1_proc66_U0_ap_idle;
wire    Loop_1_proc66_U0_ap_ready;
wire    Loop_1_proc66_U0_start_out;
wire    Loop_1_proc66_U0_start_write;
wire    Loop_1_proc66_U0_p_idata_TREADY;
wire   [39:0] Loop_1_proc66_U0_p_idata_V_bv_V_din;
wire    Loop_1_proc66_U0_p_idata_V_bv_V_write;
wire   [0:0] Loop_1_proc66_U0_p_iuser_V_bv_V_din;
wire    Loop_1_proc66_U0_p_iuser_V_bv_V_write;
wire   [0:0] Loop_1_proc66_U0_p_ilast_V_bv_V_din;
wire    Loop_1_proc66_U0_p_ilast_V_bv_V_write;
wire    odata_U0_ap_start;
wire    odata_U0_ap_done;
wire    odata_U0_ap_continue;
wire    odata_U0_ap_idle;
wire    odata_U0_ap_ready;
wire    odata_U0_start_out;
wire    odata_U0_start_write;
wire    odata_U0_p_idata_V_bv_V_read;
wire   [23:0] odata_U0_p_odata_V_bv_V_din;
wire    odata_U0_p_odata_V_bv_V_write;
wire    olast_U0_ap_start;
wire    olast_U0_ap_done;
wire    olast_U0_ap_continue;
wire    olast_U0_ap_idle;
wire    olast_U0_ap_ready;
wire    olast_U0_p_ilast_V_bv_V_read;
wire   [0:0] olast_U0_p_olast_V_bv_V_din;
wire    olast_U0_p_olast_V_bv_V_write;
wire    ouser_U0_ap_start;
wire    ouser_U0_ap_done;
wire    ouser_U0_ap_continue;
wire    ouser_U0_ap_idle;
wire    ouser_U0_ap_ready;
wire    ouser_U0_p_iuser_V_bv_V_read;
wire   [0:0] ouser_U0_p_ouser_V_bv_V_din;
wire    ouser_U0_p_ouser_V_bv_V_write;
wire    Loop_2_proc67_U0_ap_start;
wire    Loop_2_proc67_U0_ap_done;
wire    Loop_2_proc67_U0_ap_continue;
wire    Loop_2_proc67_U0_ap_idle;
wire    Loop_2_proc67_U0_ap_ready;
wire    Loop_2_proc67_U0_p_odata_V_bv_V_read;
wire    Loop_2_proc67_U0_p_ouser_V_bv_V_read;
wire    Loop_2_proc67_U0_p_olast_V_bv_V_read;
wire   [23:0] Loop_2_proc67_U0_p_odata_TDATA;
wire    Loop_2_proc67_U0_p_odata_TVALID;
wire   [0:0] Loop_2_proc67_U0_p_odata_TUSER;
wire   [0:0] Loop_2_proc67_U0_p_odata_TLAST;
wire    ap_sync_continue;
wire    p_idata_V_bv_V_full_n;
wire   [39:0] p_idata_V_bv_V_dout;
wire    p_idata_V_bv_V_empty_n;
wire    p_iuser_V_bv_V_full_n;
wire   [0:0] p_iuser_V_bv_V_dout;
wire    p_iuser_V_bv_V_empty_n;
wire    p_ilast_V_bv_V_full_n;
wire   [0:0] p_ilast_V_bv_V_dout;
wire    p_ilast_V_bv_V_empty_n;
wire    p_odata_V_bv_V_full_n;
wire   [23:0] p_odata_V_bv_V_dout;
wire    p_odata_V_bv_V_empty_n;
wire    p_olast_V_bv_V_full_n;
wire   [0:0] p_olast_V_bv_V_dout;
wire    p_olast_V_bv_V_empty_n;
wire    p_ouser_V_bv_V_full_n;
wire   [0:0] p_ouser_V_bv_V_dout;
wire    p_ouser_V_bv_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_odata_U0_din;
wire    start_for_odata_U0_full_n;
wire   [0:0] start_for_odata_U0_dout;
wire    start_for_odata_U0_empty_n;
wire   [0:0] start_for_olast_U0_din;
wire    start_for_olast_U0_full_n;
wire   [0:0] start_for_olast_U0_dout;
wire    start_for_olast_U0_empty_n;
wire   [0:0] start_for_ouser_U0_din;
wire    start_for_ouser_U0_full_n;
wire   [0:0] start_for_ouser_U0_dout;
wire    start_for_ouser_U0_empty_n;
wire   [0:0] start_for_Loop_2_proc67_U0_din;
wire    start_for_Loop_2_proc67_U0_full_n;
wire   [0:0] start_for_Loop_2_proc67_U0_dout;
wire    start_for_Loop_2_proc67_U0_empty_n;
wire    olast_U0_start_full_n;
wire    olast_U0_start_write;
wire    ouser_U0_start_full_n;
wire    ouser_U0_start_write;
wire    Loop_2_proc67_U0_start_full_n;
wire    Loop_2_proc67_U0_start_write;
wire   [31:0] ap_return;

demosaic_root_BUS_AXI4LS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_AXI4LS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_AXI4LS_DATA_WIDTH ))
demosaic_root_BUS_AXI4LS_s_axi_U(
    .AWVALID(s_axi_BUS_AXI4LS_AWVALID),
    .AWREADY(s_axi_BUS_AXI4LS_AWREADY),
    .AWADDR(s_axi_BUS_AXI4LS_AWADDR),
    .WVALID(s_axi_BUS_AXI4LS_WVALID),
    .WREADY(s_axi_BUS_AXI4LS_WREADY),
    .WDATA(s_axi_BUS_AXI4LS_WDATA),
    .WSTRB(s_axi_BUS_AXI4LS_WSTRB),
    .ARVALID(s_axi_BUS_AXI4LS_ARVALID),
    .ARREADY(s_axi_BUS_AXI4LS_ARREADY),
    .ARADDR(s_axi_BUS_AXI4LS_ARADDR),
    .RVALID(s_axi_BUS_AXI4LS_RVALID),
    .RREADY(s_axi_BUS_AXI4LS_RREADY),
    .RDATA(s_axi_BUS_AXI4LS_RDATA),
    .RRESP(s_axi_BUS_AXI4LS_RRESP),
    .BVALID(s_axi_BUS_AXI4LS_BVALID),
    .BREADY(s_axi_BUS_AXI4LS_BREADY),
    .BRESP(s_axi_BUS_AXI4LS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_return(32'd0)
);

Loop_1_proc66 Loop_1_proc66_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_1_proc66_U0_ap_start),
    .start_full_n(Loop_1_proc66_U0_start_full_n),
    .ap_done(Loop_1_proc66_U0_ap_done),
    .ap_continue(Loop_1_proc66_U0_ap_continue),
    .ap_idle(Loop_1_proc66_U0_ap_idle),
    .ap_ready(Loop_1_proc66_U0_ap_ready),
    .start_out(Loop_1_proc66_U0_start_out),
    .start_write(Loop_1_proc66_U0_start_write),
    .p_idata_TDATA(p_idata_TDATA),
    .p_idata_TVALID(p_idata_TVALID),
    .p_idata_TREADY(Loop_1_proc66_U0_p_idata_TREADY),
    .p_idata_TUSER(p_idata_TUSER),
    .p_idata_TLAST(p_idata_TLAST),
    .p_idata_V_bv_V_din(Loop_1_proc66_U0_p_idata_V_bv_V_din),
    .p_idata_V_bv_V_full_n(p_idata_V_bv_V_full_n),
    .p_idata_V_bv_V_write(Loop_1_proc66_U0_p_idata_V_bv_V_write),
    .p_iuser_V_bv_V_din(Loop_1_proc66_U0_p_iuser_V_bv_V_din),
    .p_iuser_V_bv_V_full_n(p_iuser_V_bv_V_full_n),
    .p_iuser_V_bv_V_write(Loop_1_proc66_U0_p_iuser_V_bv_V_write),
    .p_ilast_V_bv_V_din(Loop_1_proc66_U0_p_ilast_V_bv_V_din),
    .p_ilast_V_bv_V_full_n(p_ilast_V_bv_V_full_n),
    .p_ilast_V_bv_V_write(Loop_1_proc66_U0_p_ilast_V_bv_V_write)
);

odata odata_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(odata_U0_ap_start),
    .start_full_n(start_for_Loop_2_proc67_U0_full_n),
    .ap_done(odata_U0_ap_done),
    .ap_continue(odata_U0_ap_continue),
    .ap_idle(odata_U0_ap_idle),
    .ap_ready(odata_U0_ap_ready),
    .start_out(odata_U0_start_out),
    .start_write(odata_U0_start_write),
    .p_idata_V_bv_V_dout(p_idata_V_bv_V_dout),
    .p_idata_V_bv_V_empty_n(p_idata_V_bv_V_empty_n),
    .p_idata_V_bv_V_read(odata_U0_p_idata_V_bv_V_read),
    .p_odata_V_bv_V_din(odata_U0_p_odata_V_bv_V_din),
    .p_odata_V_bv_V_full_n(p_odata_V_bv_V_full_n),
    .p_odata_V_bv_V_write(odata_U0_p_odata_V_bv_V_write)
);

olast olast_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(olast_U0_ap_start),
    .ap_done(olast_U0_ap_done),
    .ap_continue(olast_U0_ap_continue),
    .ap_idle(olast_U0_ap_idle),
    .ap_ready(olast_U0_ap_ready),
    .p_ilast_V_bv_V_dout(p_ilast_V_bv_V_dout),
    .p_ilast_V_bv_V_empty_n(p_ilast_V_bv_V_empty_n),
    .p_ilast_V_bv_V_read(olast_U0_p_ilast_V_bv_V_read),
    .p_olast_V_bv_V_din(olast_U0_p_olast_V_bv_V_din),
    .p_olast_V_bv_V_full_n(p_olast_V_bv_V_full_n),
    .p_olast_V_bv_V_write(olast_U0_p_olast_V_bv_V_write)
);

ouser ouser_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ouser_U0_ap_start),
    .ap_done(ouser_U0_ap_done),
    .ap_continue(ouser_U0_ap_continue),
    .ap_idle(ouser_U0_ap_idle),
    .ap_ready(ouser_U0_ap_ready),
    .p_iuser_V_bv_V_dout(p_iuser_V_bv_V_dout),
    .p_iuser_V_bv_V_empty_n(p_iuser_V_bv_V_empty_n),
    .p_iuser_V_bv_V_read(ouser_U0_p_iuser_V_bv_V_read),
    .p_ouser_V_bv_V_din(ouser_U0_p_ouser_V_bv_V_din),
    .p_ouser_V_bv_V_full_n(p_ouser_V_bv_V_full_n),
    .p_ouser_V_bv_V_write(ouser_U0_p_ouser_V_bv_V_write)
);

Loop_2_proc67 Loop_2_proc67_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_2_proc67_U0_ap_start),
    .ap_done(Loop_2_proc67_U0_ap_done),
    .ap_continue(Loop_2_proc67_U0_ap_continue),
    .ap_idle(Loop_2_proc67_U0_ap_idle),
    .ap_ready(Loop_2_proc67_U0_ap_ready),
    .p_odata_V_bv_V_dout(p_odata_V_bv_V_dout),
    .p_odata_V_bv_V_empty_n(p_odata_V_bv_V_empty_n),
    .p_odata_V_bv_V_read(Loop_2_proc67_U0_p_odata_V_bv_V_read),
    .p_ouser_V_bv_V_dout(p_ouser_V_bv_V_dout),
    .p_ouser_V_bv_V_empty_n(p_ouser_V_bv_V_empty_n),
    .p_ouser_V_bv_V_read(Loop_2_proc67_U0_p_ouser_V_bv_V_read),
    .p_olast_V_bv_V_dout(p_olast_V_bv_V_dout),
    .p_olast_V_bv_V_empty_n(p_olast_V_bv_V_empty_n),
    .p_olast_V_bv_V_read(Loop_2_proc67_U0_p_olast_V_bv_V_read),
    .p_odata_TDATA(Loop_2_proc67_U0_p_odata_TDATA),
    .p_odata_TVALID(Loop_2_proc67_U0_p_odata_TVALID),
    .p_odata_TREADY(p_odata_TREADY),
    .p_odata_TUSER(Loop_2_proc67_U0_p_odata_TUSER),
    .p_odata_TLAST(Loop_2_proc67_U0_p_odata_TLAST)
);

fifo_w40_d16_A p_idata_V_bv_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_1_proc66_U0_p_idata_V_bv_V_din),
    .if_full_n(p_idata_V_bv_V_full_n),
    .if_write(Loop_1_proc66_U0_p_idata_V_bv_V_write),
    .if_dout(p_idata_V_bv_V_dout),
    .if_empty_n(p_idata_V_bv_V_empty_n),
    .if_read(odata_U0_p_idata_V_bv_V_read)
);

fifo_w1_d320_A p_iuser_V_bv_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_1_proc66_U0_p_iuser_V_bv_V_din),
    .if_full_n(p_iuser_V_bv_V_full_n),
    .if_write(Loop_1_proc66_U0_p_iuser_V_bv_V_write),
    .if_dout(p_iuser_V_bv_V_dout),
    .if_empty_n(p_iuser_V_bv_V_empty_n),
    .if_read(ouser_U0_p_iuser_V_bv_V_read)
);

fifo_w1_d320_A p_ilast_V_bv_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_1_proc66_U0_p_ilast_V_bv_V_din),
    .if_full_n(p_ilast_V_bv_V_full_n),
    .if_write(Loop_1_proc66_U0_p_ilast_V_bv_V_write),
    .if_dout(p_ilast_V_bv_V_dout),
    .if_empty_n(p_ilast_V_bv_V_empty_n),
    .if_read(olast_U0_p_ilast_V_bv_V_read)
);

fifo_w24_d16_A p_odata_V_bv_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(odata_U0_p_odata_V_bv_V_din),
    .if_full_n(p_odata_V_bv_V_full_n),
    .if_write(odata_U0_p_odata_V_bv_V_write),
    .if_dout(p_odata_V_bv_V_dout),
    .if_empty_n(p_odata_V_bv_V_empty_n),
    .if_read(Loop_2_proc67_U0_p_odata_V_bv_V_read)
);

fifo_w1_d16_A p_olast_V_bv_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(olast_U0_p_olast_V_bv_V_din),
    .if_full_n(p_olast_V_bv_V_full_n),
    .if_write(olast_U0_p_olast_V_bv_V_write),
    .if_dout(p_olast_V_bv_V_dout),
    .if_empty_n(p_olast_V_bv_V_empty_n),
    .if_read(Loop_2_proc67_U0_p_olast_V_bv_V_read)
);

fifo_w1_d16_A p_ouser_V_bv_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ouser_U0_p_ouser_V_bv_V_din),
    .if_full_n(p_ouser_V_bv_V_full_n),
    .if_write(ouser_U0_p_ouser_V_bv_V_write),
    .if_dout(p_ouser_V_bv_V_dout),
    .if_empty_n(p_ouser_V_bv_V_empty_n),
    .if_read(Loop_2_proc67_U0_p_ouser_V_bv_V_read)
);

start_for_odata_U0 start_for_odata_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_odata_U0_din),
    .if_full_n(start_for_odata_U0_full_n),
    .if_write(Loop_1_proc66_U0_start_write),
    .if_dout(start_for_odata_U0_dout),
    .if_empty_n(start_for_odata_U0_empty_n),
    .if_read(odata_U0_ap_ready)
);

start_for_olast_U0 start_for_olast_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_olast_U0_din),
    .if_full_n(start_for_olast_U0_full_n),
    .if_write(Loop_1_proc66_U0_start_write),
    .if_dout(start_for_olast_U0_dout),
    .if_empty_n(start_for_olast_U0_empty_n),
    .if_read(olast_U0_ap_ready)
);

start_for_ouser_U0 start_for_ouser_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ouser_U0_din),
    .if_full_n(start_for_ouser_U0_full_n),
    .if_write(Loop_1_proc66_U0_start_write),
    .if_dout(start_for_ouser_U0_dout),
    .if_empty_n(start_for_ouser_U0_empty_n),
    .if_read(ouser_U0_ap_ready)
);

start_for_Loop_2_dEe start_for_Loop_2_dEe_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_2_proc67_U0_din),
    .if_full_n(start_for_Loop_2_proc67_U0_full_n),
    .if_write(odata_U0_start_write),
    .if_dout(start_for_Loop_2_proc67_U0_dout),
    .if_empty_n(start_for_Loop_2_proc67_U0_empty_n),
    .if_read(Loop_2_proc67_U0_ap_ready)
);

assign Loop_1_proc66_U0_ap_continue = 1'b1;

assign Loop_1_proc66_U0_ap_start = ap_start;

assign Loop_1_proc66_U0_start_full_n = (start_for_ouser_U0_full_n & start_for_olast_U0_full_n & start_for_odata_U0_full_n);

assign Loop_2_proc67_U0_ap_continue = 1'b1;

assign Loop_2_proc67_U0_ap_start = start_for_Loop_2_proc67_U0_empty_n;

assign Loop_2_proc67_U0_start_full_n = 1'b1;

assign Loop_2_proc67_U0_start_write = 1'b0;

assign ap_done = Loop_2_proc67_U0_ap_done;

assign ap_idle = (ouser_U0_ap_idle & olast_U0_ap_idle & odata_U0_ap_idle & Loop_2_proc67_U0_ap_idle & Loop_1_proc66_U0_ap_idle);

assign ap_ready = Loop_1_proc66_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Loop_2_proc67_U0_ap_done;

assign ap_sync_ready = Loop_1_proc66_U0_ap_ready;

assign odata_U0_ap_continue = 1'b1;

assign odata_U0_ap_start = start_for_odata_U0_empty_n;

assign olast_U0_ap_continue = 1'b1;

assign olast_U0_ap_start = start_for_olast_U0_empty_n;

assign olast_U0_start_full_n = 1'b1;

assign olast_U0_start_write = 1'b0;

assign ouser_U0_ap_continue = 1'b1;

assign ouser_U0_ap_start = start_for_ouser_U0_empty_n;

assign ouser_U0_start_full_n = 1'b1;

assign ouser_U0_start_write = 1'b0;

assign p_idata_TREADY = Loop_1_proc66_U0_p_idata_TREADY;

assign p_odata_TDATA = Loop_2_proc67_U0_p_odata_TDATA;

assign p_odata_TLAST = Loop_2_proc67_U0_p_odata_TLAST;

assign p_odata_TUSER = Loop_2_proc67_U0_p_odata_TUSER;

assign p_odata_TVALID = Loop_2_proc67_U0_p_odata_TVALID;

assign start_for_Loop_2_proc67_U0_din = 1'b1;

assign start_for_odata_U0_din = 1'b1;

assign start_for_olast_U0_din = 1'b1;

assign start_for_ouser_U0_din = 1'b1;

endmodule //demosaic_root
