dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
D_mem1.v,verilog,xil_defaultlib,../../../../zy_lab4.srcs/sources_1/ip/D_mem1/sim/D_mem1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
