INFO-FLOW: Workspace Z:/Users/hiqbal/AES_Power_Monitor/solution1 opened at Wed Apr 17 16:01:10 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.108 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.338 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 4.651 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.261 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./AES_Power_Monitor/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
Execute     set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp -foptimization-record-file=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.cpp.clang.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.cpp.clang.err.log 
Command       ap_eval done; 0.283 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top aes -name=aes 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/clang.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.665 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp std=gnu++14 -target fpga  -directive=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/.systemc_flag -fix-errors Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.525 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp std=gnu++14 -target fpga  -directive=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/all.directive.json -fix-errors Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.998 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.575 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang-tidy.loop-label.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.429 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.634 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.526 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.404 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.127 seconds; current allocated memory: 1.620 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.0.bc -args  "Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_axis.g.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.0.bc > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.1.lower.bc -args Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.1.lower.bc > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.2.m1.bc -args Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.2.m1.bc > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.989 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.046 sec.
Execute       run_link_or_opt -opt -out Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=aes -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=aes -reflow-float-conversion -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.3.fpc.bc > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.828 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.902 sec.
Execute       run_link_or_opt -out Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.4.m2.bc -args Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.4.m2.bc > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.147 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       run_link_or_opt -opt -out Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=aes 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=aes -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.5.gdce.bc > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.119 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.147 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=aes -mllvm -hls-db-dir -mllvm Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 2.224 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:103:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:101:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:92:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:76:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:77:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_546_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:546:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_555_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:555:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_566_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:566:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_529_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:529:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:341:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_350_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:350:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_361_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:361:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_317_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:317:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:237:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_3' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_4' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:261:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_200_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:200:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:159:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_546_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:546:20) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:536:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_555_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:555:27) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:536:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_566_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:566:23) in function 'invMixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:563:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_529_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:529:27) in function 'invShiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:520:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:341:20) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_350_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:350:27) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_361_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:361:23) in function 'mixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:358:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_317_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:317:23) in function 'galois_multiplication' completely with a factor of 8 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:27) in function 'shiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:292:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:237:20) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253:31) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:261:27) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:200:23) in function 'core' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:159:23) in function 'rotate' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:512:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:500:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:536:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:15:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.542 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.620 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top aes -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.0.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.131 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.1.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.138 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.2.prechk.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.620 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.g.1.bc to Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.o.1.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:271) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_507_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:501) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:223) in function 'expandKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:271) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_507_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:501) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_478_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_492_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_668_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_682_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_5' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282) in function 'aes_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282) in function 'aes_round' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_296_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:293) in function 'aes_main': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_296_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:293) in function 'aes_round': cannot completely unroll a loop with a variable trip count.
Command         transform done; 1.108 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.o.1.tmp.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:9) to (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:233:5) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:312)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:386)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:588)...12 expression(s) balanced.
Command         transform done; 0.354 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 1.620 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.o.2.bc -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:9) in function 'aes_round' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396:9) in function 'aes_main'.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:9) in function 'aes_main' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_515_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513:9) in function 'aes_invRound' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396:9) in function 'aes_invMain'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_515_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513:9) in function 'aes_invMain' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_489_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_665_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_679_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:61:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228:24)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:277:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402:37)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:508:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557:32)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:77:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:493:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:683:33)
Command         transform done; 1.56 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.583 seconds; current allocated memory: 1.620 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.692 sec.
Command     elaborate done; 22.558 sec.
Execute     ap_eval exec zip -j Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.28 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
Execute       ap_set_top_model aes 
Execute       get_model_list aes -filter all-wo-channel -topdown 
Execute       preproc_iomode -model aes 
Execute       preproc_iomode -model aes_Pipeline_VITIS_LOOP_94_5 
Execute       preproc_iomode -model aes_Pipeline_VITIS_LOOP_85_4 
Execute       preproc_iomode -model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
Execute       preproc_iomode -model aes_invMain 
Execute       preproc_iomode -model aes_invMain_Pipeline_VITIS_LOOP_308_1 
Execute       preproc_iomode -model aes_invMain_Pipeline_VITIS_LOOP_507_1 
Execute       preproc_iomode -model aes_invMain_Pipeline_invShiftRowLoop 
Execute       preproc_iomode -model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       preproc_iomode -model aes_invRound 
Execute       preproc_iomode -model aes_invRound_Pipeline_invMixColumnsLoop 
Execute       preproc_iomode -model aes_invRound_Pipeline_VITIS_LOOP_308_1 
Execute       preproc_iomode -model aes_invRound_Pipeline_VITIS_LOOP_507_1 
Execute       preproc_iomode -model aes_invRound_Pipeline_invShiftRowLoop 
Execute       preproc_iomode -model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
Execute       preproc_iomode -model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
Execute       preproc_iomode -model aes_main 
Execute       preproc_iomode -model aes_main_Pipeline_VITIS_LOOP_308_12 
Execute       preproc_iomode -model aes_main_Pipeline_VITIS_LOOP_276_1 
Execute       preproc_iomode -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
Execute       preproc_iomode -model aes_round 
Execute       preproc_iomode -model aes_round_Pipeline_VITIS_LOOP_308_1 
Execute       preproc_iomode -model aes_round_Pipeline_mixColumnsLoop 
Execute       preproc_iomode -model galois_multiplication 
Execute       preproc_iomode -model aes_round_Pipeline_VITIS_LOOP_276_1 
Execute       preproc_iomode -model aes_main_Pipeline_VITIS_LOOP_308_1 
Execute       preproc_iomode -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       preproc_iomode -model expandKey 
Execute       preproc_iomode -model expandKey_Pipeline_expandKeyLoop 
Execute       preproc_iomode -model expandKey_Pipeline_VITIS_LOOP_227_1 
Execute       preproc_iomode -model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
Execute       preproc_iomode -model aes_Pipeline_VITIS_LOOP_75_3 
Execute       preproc_iomode -model aes_Pipeline_VITIS_LOOP_70_2 
Execute       preproc_iomode -model aes_Pipeline_3 
Execute       preproc_iomode -model aes_Pipeline_2 
Execute       preproc_iomode -model aes_Pipeline_1 
Execute       get_model_list aes -filter all-wo-channel 
INFO-FLOW: Model list for configure: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_VITIS_LOOP_70_2 aes_Pipeline_VITIS_LOOP_75_3 aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 expandKey_Pipeline_VITIS_LOOP_227_1 expandKey_Pipeline_expandKeyLoop expandKey aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_main_Pipeline_VITIS_LOOP_308_1 aes_round_Pipeline_VITIS_LOOP_276_1 galois_multiplication aes_round_Pipeline_mixColumnsLoop aes_round_Pipeline_VITIS_LOOP_308_1 aes_round aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 aes_main_Pipeline_VITIS_LOOP_276_1 aes_main_Pipeline_VITIS_LOOP_308_12 aes_main aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 aes_invRound_Pipeline_invShiftRowLoop aes_invRound_Pipeline_VITIS_LOOP_507_1 aes_invRound_Pipeline_VITIS_LOOP_308_1 aes_invRound_Pipeline_invMixColumnsLoop aes_invRound aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_invMain_Pipeline_invShiftRowLoop aes_invMain_Pipeline_VITIS_LOOP_507_1 aes_invMain_Pipeline_VITIS_LOOP_308_1 aes_invMain aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 aes_Pipeline_VITIS_LOOP_85_4 aes_Pipeline_VITIS_LOOP_94_5 aes
INFO-FLOW: Configuring Module : aes_Pipeline_1 ...
Execute       set_default_model aes_Pipeline_1 
Execute       apply_spec_resource_limit aes_Pipeline_1 
INFO-FLOW: Configuring Module : aes_Pipeline_2 ...
Execute       set_default_model aes_Pipeline_2 
Execute       apply_spec_resource_limit aes_Pipeline_2 
INFO-FLOW: Configuring Module : aes_Pipeline_3 ...
Execute       set_default_model aes_Pipeline_3 
Execute       apply_spec_resource_limit aes_Pipeline_3 
INFO-FLOW: Configuring Module : aes_Pipeline_VITIS_LOOP_70_2 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_70_2 
Execute       apply_spec_resource_limit aes_Pipeline_VITIS_LOOP_70_2 
INFO-FLOW: Configuring Module : aes_Pipeline_VITIS_LOOP_75_3 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_75_3 
Execute       apply_spec_resource_limit aes_Pipeline_VITIS_LOOP_75_3 
INFO-FLOW: Configuring Module : aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
Execute       apply_spec_resource_limit aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
INFO-FLOW: Configuring Module : expandKey_Pipeline_VITIS_LOOP_227_1 ...
Execute       set_default_model expandKey_Pipeline_VITIS_LOOP_227_1 
Execute       apply_spec_resource_limit expandKey_Pipeline_VITIS_LOOP_227_1 
INFO-FLOW: Configuring Module : expandKey_Pipeline_expandKeyLoop ...
Execute       set_default_model expandKey_Pipeline_expandKeyLoop 
Execute       apply_spec_resource_limit expandKey_Pipeline_expandKeyLoop 
INFO-FLOW: Configuring Module : expandKey ...
Execute       set_default_model expandKey 
Execute       apply_spec_resource_limit expandKey 
INFO-FLOW: Configuring Module : aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       apply_spec_resource_limit aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO-FLOW: Configuring Module : aes_main_Pipeline_VITIS_LOOP_308_1 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_308_1 
Execute       apply_spec_resource_limit aes_main_Pipeline_VITIS_LOOP_308_1 
INFO-FLOW: Configuring Module : aes_round_Pipeline_VITIS_LOOP_276_1 ...
Execute       set_default_model aes_round_Pipeline_VITIS_LOOP_276_1 
Execute       apply_spec_resource_limit aes_round_Pipeline_VITIS_LOOP_276_1 
INFO-FLOW: Configuring Module : galois_multiplication ...
Execute       set_default_model galois_multiplication 
Execute       apply_spec_resource_limit galois_multiplication 
INFO-FLOW: Configuring Module : aes_round_Pipeline_mixColumnsLoop ...
Execute       set_default_model aes_round_Pipeline_mixColumnsLoop 
Execute       apply_spec_resource_limit aes_round_Pipeline_mixColumnsLoop 
INFO-FLOW: Configuring Module : aes_round_Pipeline_VITIS_LOOP_308_1 ...
Execute       set_default_model aes_round_Pipeline_VITIS_LOOP_308_1 
Execute       apply_spec_resource_limit aes_round_Pipeline_VITIS_LOOP_308_1 
INFO-FLOW: Configuring Module : aes_round ...
Execute       set_default_model aes_round 
Execute       apply_spec_resource_limit aes_round 
INFO-FLOW: Configuring Module : aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
Execute       apply_spec_resource_limit aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
INFO-FLOW: Configuring Module : aes_main_Pipeline_VITIS_LOOP_276_1 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_276_1 
Execute       apply_spec_resource_limit aes_main_Pipeline_VITIS_LOOP_276_1 
INFO-FLOW: Configuring Module : aes_main_Pipeline_VITIS_LOOP_308_12 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_308_12 
Execute       apply_spec_resource_limit aes_main_Pipeline_VITIS_LOOP_308_12 
INFO-FLOW: Configuring Module : aes_main ...
Execute       set_default_model aes_main 
Execute       apply_spec_resource_limit aes_main 
INFO-FLOW: Configuring Module : aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
Execute       apply_spec_resource_limit aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
INFO-FLOW: Configuring Module : aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
Execute       apply_spec_resource_limit aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
INFO-FLOW: Configuring Module : aes_invRound_Pipeline_invShiftRowLoop ...
Execute       set_default_model aes_invRound_Pipeline_invShiftRowLoop 
Execute       apply_spec_resource_limit aes_invRound_Pipeline_invShiftRowLoop 
INFO-FLOW: Configuring Module : aes_invRound_Pipeline_VITIS_LOOP_507_1 ...
Execute       set_default_model aes_invRound_Pipeline_VITIS_LOOP_507_1 
Execute       apply_spec_resource_limit aes_invRound_Pipeline_VITIS_LOOP_507_1 
INFO-FLOW: Configuring Module : aes_invRound_Pipeline_VITIS_LOOP_308_1 ...
Execute       set_default_model aes_invRound_Pipeline_VITIS_LOOP_308_1 
Execute       apply_spec_resource_limit aes_invRound_Pipeline_VITIS_LOOP_308_1 
INFO-FLOW: Configuring Module : aes_invRound_Pipeline_invMixColumnsLoop ...
Execute       set_default_model aes_invRound_Pipeline_invMixColumnsLoop 
Execute       apply_spec_resource_limit aes_invRound_Pipeline_invMixColumnsLoop 
INFO-FLOW: Configuring Module : aes_invRound ...
Execute       set_default_model aes_invRound 
Execute       apply_spec_resource_limit aes_invRound 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 ...
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_invShiftRowLoop ...
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_invShiftRowLoop 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_VITIS_LOOP_507_1 ...
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_507_1 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_VITIS_LOOP_507_1 
INFO-FLOW: Configuring Module : aes_invMain_Pipeline_VITIS_LOOP_308_1 ...
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_308_1 
Execute       apply_spec_resource_limit aes_invMain_Pipeline_VITIS_LOOP_308_1 
INFO-FLOW: Configuring Module : aes_invMain ...
Execute       set_default_model aes_invMain 
Execute       apply_spec_resource_limit aes_invMain 
INFO-FLOW: Configuring Module : aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
Execute       apply_spec_resource_limit aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
INFO-FLOW: Configuring Module : aes_Pipeline_VITIS_LOOP_85_4 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_85_4 
Execute       apply_spec_resource_limit aes_Pipeline_VITIS_LOOP_85_4 
INFO-FLOW: Configuring Module : aes_Pipeline_VITIS_LOOP_94_5 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_94_5 
Execute       apply_spec_resource_limit aes_Pipeline_VITIS_LOOP_94_5 
INFO-FLOW: Configuring Module : aes ...
Execute       set_default_model aes 
Execute       apply_spec_resource_limit aes 
INFO-FLOW: Model list for preprocess: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_VITIS_LOOP_70_2 aes_Pipeline_VITIS_LOOP_75_3 aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 expandKey_Pipeline_VITIS_LOOP_227_1 expandKey_Pipeline_expandKeyLoop expandKey aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_main_Pipeline_VITIS_LOOP_308_1 aes_round_Pipeline_VITIS_LOOP_276_1 galois_multiplication aes_round_Pipeline_mixColumnsLoop aes_round_Pipeline_VITIS_LOOP_308_1 aes_round aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 aes_main_Pipeline_VITIS_LOOP_276_1 aes_main_Pipeline_VITIS_LOOP_308_12 aes_main aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 aes_invRound_Pipeline_invShiftRowLoop aes_invRound_Pipeline_VITIS_LOOP_507_1 aes_invRound_Pipeline_VITIS_LOOP_308_1 aes_invRound_Pipeline_invMixColumnsLoop aes_invRound aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_invMain_Pipeline_invShiftRowLoop aes_invMain_Pipeline_VITIS_LOOP_507_1 aes_invMain_Pipeline_VITIS_LOOP_308_1 aes_invMain aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 aes_Pipeline_VITIS_LOOP_85_4 aes_Pipeline_VITIS_LOOP_94_5 aes
INFO-FLOW: Preprocessing Module: aes_Pipeline_1 ...
Execute       set_default_model aes_Pipeline_1 
Execute       cdfg_preprocess -model aes_Pipeline_1 
Execute       rtl_gen_preprocess aes_Pipeline_1 
INFO-FLOW: Preprocessing Module: aes_Pipeline_2 ...
Execute       set_default_model aes_Pipeline_2 
Execute       cdfg_preprocess -model aes_Pipeline_2 
Execute       rtl_gen_preprocess aes_Pipeline_2 
INFO-FLOW: Preprocessing Module: aes_Pipeline_3 ...
Execute       set_default_model aes_Pipeline_3 
Execute       cdfg_preprocess -model aes_Pipeline_3 
Execute       rtl_gen_preprocess aes_Pipeline_3 
INFO-FLOW: Preprocessing Module: aes_Pipeline_VITIS_LOOP_70_2 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_70_2 
Execute       cdfg_preprocess -model aes_Pipeline_VITIS_LOOP_70_2 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_70_2 
INFO-FLOW: Preprocessing Module: aes_Pipeline_VITIS_LOOP_75_3 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_75_3 
Execute       cdfg_preprocess -model aes_Pipeline_VITIS_LOOP_75_3 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_75_3 
INFO-FLOW: Preprocessing Module: aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
Execute       cdfg_preprocess -model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
INFO-FLOW: Preprocessing Module: expandKey_Pipeline_VITIS_LOOP_227_1 ...
Execute       set_default_model expandKey_Pipeline_VITIS_LOOP_227_1 
Execute       cdfg_preprocess -model expandKey_Pipeline_VITIS_LOOP_227_1 
Execute       rtl_gen_preprocess expandKey_Pipeline_VITIS_LOOP_227_1 
INFO-FLOW: Preprocessing Module: expandKey_Pipeline_expandKeyLoop ...
Execute       set_default_model expandKey_Pipeline_expandKeyLoop 
Execute       cdfg_preprocess -model expandKey_Pipeline_expandKeyLoop 
Execute       rtl_gen_preprocess expandKey_Pipeline_expandKeyLoop 
INFO-FLOW: Preprocessing Module: expandKey ...
Execute       set_default_model expandKey 
Execute       cdfg_preprocess -model expandKey 
Execute       rtl_gen_preprocess expandKey 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       cdfg_preprocess -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_VITIS_LOOP_308_1 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_308_1 
Execute       cdfg_preprocess -model aes_main_Pipeline_VITIS_LOOP_308_1 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_308_1 
INFO-FLOW: Preprocessing Module: aes_round_Pipeline_VITIS_LOOP_276_1 ...
Execute       set_default_model aes_round_Pipeline_VITIS_LOOP_276_1 
Execute       cdfg_preprocess -model aes_round_Pipeline_VITIS_LOOP_276_1 
Execute       rtl_gen_preprocess aes_round_Pipeline_VITIS_LOOP_276_1 
INFO-FLOW: Preprocessing Module: galois_multiplication ...
Execute       set_default_model galois_multiplication 
Execute       cdfg_preprocess -model galois_multiplication 
Execute       rtl_gen_preprocess galois_multiplication 
INFO-FLOW: Preprocessing Module: aes_round_Pipeline_mixColumnsLoop ...
Execute       set_default_model aes_round_Pipeline_mixColumnsLoop 
Execute       cdfg_preprocess -model aes_round_Pipeline_mixColumnsLoop 
Execute       rtl_gen_preprocess aes_round_Pipeline_mixColumnsLoop 
INFO-FLOW: Preprocessing Module: aes_round_Pipeline_VITIS_LOOP_308_1 ...
Execute       set_default_model aes_round_Pipeline_VITIS_LOOP_308_1 
Execute       cdfg_preprocess -model aes_round_Pipeline_VITIS_LOOP_308_1 
Execute       rtl_gen_preprocess aes_round_Pipeline_VITIS_LOOP_308_1 
INFO-FLOW: Preprocessing Module: aes_round ...
Execute       set_default_model aes_round 
Execute       cdfg_preprocess -model aes_round 
Execute       rtl_gen_preprocess aes_round 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
Execute       cdfg_preprocess -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_VITIS_LOOP_276_1 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_276_1 
Execute       cdfg_preprocess -model aes_main_Pipeline_VITIS_LOOP_276_1 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_276_1 
INFO-FLOW: Preprocessing Module: aes_main_Pipeline_VITIS_LOOP_308_12 ...
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_308_12 
Execute       cdfg_preprocess -model aes_main_Pipeline_VITIS_LOOP_308_12 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_308_12 
INFO-FLOW: Preprocessing Module: aes_main ...
Execute       set_default_model aes_main 
Execute       cdfg_preprocess -model aes_main 
Execute       rtl_gen_preprocess aes_main 
INFO-FLOW: Preprocessing Module: aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
Execute       cdfg_preprocess -model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
INFO-FLOW: Preprocessing Module: aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
Execute       cdfg_preprocess -model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
INFO-FLOW: Preprocessing Module: aes_invRound_Pipeline_invShiftRowLoop ...
Execute       set_default_model aes_invRound_Pipeline_invShiftRowLoop 
Execute       cdfg_preprocess -model aes_invRound_Pipeline_invShiftRowLoop 
Execute       rtl_gen_preprocess aes_invRound_Pipeline_invShiftRowLoop 
INFO-FLOW: Preprocessing Module: aes_invRound_Pipeline_VITIS_LOOP_507_1 ...
Execute       set_default_model aes_invRound_Pipeline_VITIS_LOOP_507_1 
Execute       cdfg_preprocess -model aes_invRound_Pipeline_VITIS_LOOP_507_1 
Execute       rtl_gen_preprocess aes_invRound_Pipeline_VITIS_LOOP_507_1 
INFO-FLOW: Preprocessing Module: aes_invRound_Pipeline_VITIS_LOOP_308_1 ...
Execute       set_default_model aes_invRound_Pipeline_VITIS_LOOP_308_1 
Execute       cdfg_preprocess -model aes_invRound_Pipeline_VITIS_LOOP_308_1 
Execute       rtl_gen_preprocess aes_invRound_Pipeline_VITIS_LOOP_308_1 
INFO-FLOW: Preprocessing Module: aes_invRound_Pipeline_invMixColumnsLoop ...
Execute       set_default_model aes_invRound_Pipeline_invMixColumnsLoop 
Execute       cdfg_preprocess -model aes_invRound_Pipeline_invMixColumnsLoop 
Execute       rtl_gen_preprocess aes_invRound_Pipeline_invMixColumnsLoop 
INFO-FLOW: Preprocessing Module: aes_invRound ...
Execute       set_default_model aes_invRound 
Execute       cdfg_preprocess -model aes_invRound 
Execute       rtl_gen_preprocess aes_invRound 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 ...
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_invShiftRowLoop ...
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_invShiftRowLoop 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_invShiftRowLoop 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_VITIS_LOOP_507_1 ...
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_507_1 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_VITIS_LOOP_507_1 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_VITIS_LOOP_507_1 
INFO-FLOW: Preprocessing Module: aes_invMain_Pipeline_VITIS_LOOP_308_1 ...
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_308_1 
Execute       cdfg_preprocess -model aes_invMain_Pipeline_VITIS_LOOP_308_1 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_VITIS_LOOP_308_1 
INFO-FLOW: Preprocessing Module: aes_invMain ...
Execute       set_default_model aes_invMain 
Execute       cdfg_preprocess -model aes_invMain 
Execute       rtl_gen_preprocess aes_invMain 
INFO-FLOW: Preprocessing Module: aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
Execute       cdfg_preprocess -model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
INFO-FLOW: Preprocessing Module: aes_Pipeline_VITIS_LOOP_85_4 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_85_4 
Execute       cdfg_preprocess -model aes_Pipeline_VITIS_LOOP_85_4 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_85_4 
INFO-FLOW: Preprocessing Module: aes_Pipeline_VITIS_LOOP_94_5 ...
Execute       set_default_model aes_Pipeline_VITIS_LOOP_94_5 
Execute       cdfg_preprocess -model aes_Pipeline_VITIS_LOOP_94_5 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_94_5 
INFO-FLOW: Preprocessing Module: aes ...
Execute       set_default_model aes 
Execute       cdfg_preprocess -model aes 
Execute       rtl_gen_preprocess aes 
INFO-FLOW: Model list for synthesis: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_VITIS_LOOP_70_2 aes_Pipeline_VITIS_LOOP_75_3 aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 expandKey_Pipeline_VITIS_LOOP_227_1 expandKey_Pipeline_expandKeyLoop expandKey aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_main_Pipeline_VITIS_LOOP_308_1 aes_round_Pipeline_VITIS_LOOP_276_1 galois_multiplication aes_round_Pipeline_mixColumnsLoop aes_round_Pipeline_VITIS_LOOP_308_1 aes_round aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 aes_main_Pipeline_VITIS_LOOP_276_1 aes_main_Pipeline_VITIS_LOOP_308_12 aes_main aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 aes_invRound_Pipeline_invShiftRowLoop aes_invRound_Pipeline_VITIS_LOOP_507_1 aes_invRound_Pipeline_VITIS_LOOP_308_1 aes_invRound_Pipeline_invMixColumnsLoop aes_invRound aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_invMain_Pipeline_invShiftRowLoop aes_invMain_Pipeline_VITIS_LOOP_507_1 aes_invMain_Pipeline_VITIS_LOOP_308_1 aes_invMain aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 aes_Pipeline_VITIS_LOOP_85_4 aes_Pipeline_VITIS_LOOP_94_5 aes
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_1 
Execute       schedule -model aes_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_1.
Execute       set_default_model aes_Pipeline_1 
Execute       bind -model aes_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_2 
Execute       schedule -model aes_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_2.
Execute       set_default_model aes_Pipeline_2 
Execute       bind -model aes_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.149 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_3 
Execute       schedule -model aes_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_3.
Execute       set_default_model aes_Pipeline_3 
Execute       bind -model aes_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.231 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_70_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_VITIS_LOOP_70_2 
Execute       schedule -model aes_Pipeline_VITIS_LOOP_70_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_VITIS_LOOP_70_2.
Execute       set_default_model aes_Pipeline_VITIS_LOOP_70_2 
Execute       bind -model aes_Pipeline_VITIS_LOOP_70_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.158 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.125 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_VITIS_LOOP_70_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_VITIS_LOOP_75_3 
Execute       schedule -model aes_Pipeline_VITIS_LOOP_75_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_VITIS_LOOP_75_3.
Execute       set_default_model aes_Pipeline_VITIS_LOOP_75_3 
Execute       bind -model aes_Pipeline_VITIS_LOOP_75_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.187 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.bind.adb -f 
Command       db_write done; 0.103 sec.
INFO-FLOW: Finish binding aes_Pipeline_VITIS_LOOP_75_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
Execute       schedule -model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_1_VITIS_LOOP_478_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_475_1_VITIS_LOOP_478_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.451 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.
Execute       set_default_model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
Execute       bind -model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.204 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.141 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_VITIS_LOOP_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model expandKey_Pipeline_VITIS_LOOP_227_1 
Execute       schedule -model expandKey_Pipeline_VITIS_LOOP_227_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_227_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.156 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.sched.adb -f 
INFO-FLOW: Finish scheduling expandKey_Pipeline_VITIS_LOOP_227_1.
Execute       set_default_model expandKey_Pipeline_VITIS_LOOP_227_1 
Execute       bind -model expandKey_Pipeline_VITIS_LOOP_227_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.211 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.bind.adb -f 
INFO-FLOW: Finish binding expandKey_Pipeline_VITIS_LOOP_227_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model expandKey_Pipeline_expandKeyLoop 
Execute       schedule -model expandKey_Pipeline_expandKeyLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'expandKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.285 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.234 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.sched.adb -f 
Command       db_write done; 0.199 sec.
INFO-FLOW: Finish scheduling expandKey_Pipeline_expandKeyLoop.
Execute       set_default_model expandKey_Pipeline_expandKeyLoop 
Execute       bind -model expandKey_Pipeline_expandKeyLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.281 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.464 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.bind.adb -f 
Command       db_write done; 0.244 sec.
INFO-FLOW: Finish binding expandKey_Pipeline_expandKeyLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model expandKey 
Execute       schedule -model expandKey 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.sched.adb -f 
INFO-FLOW: Finish scheduling expandKey.
Execute       set_default_model expandKey 
Execute       bind -model expandKey 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.142 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.bind.adb -f 
INFO-FLOW: Finish binding expandKey.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       schedule -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       bind -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.158 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_308_1 
Execute       schedule -model aes_main_Pipeline_VITIS_LOOP_308_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.168 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_VITIS_LOOP_308_1.
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_308_1 
Execute       bind -model aes_main_Pipeline_VITIS_LOOP_308_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.185 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_VITIS_LOOP_308_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_round_Pipeline_VITIS_LOOP_276_1 
Execute       schedule -model aes_round_Pipeline_VITIS_LOOP_276_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_276_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_round_Pipeline_VITIS_LOOP_276_1.
Execute       set_default_model aes_round_Pipeline_VITIS_LOOP_276_1 
Execute       bind -model aes_round_Pipeline_VITIS_LOOP_276_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.186 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.bind.adb -f 
INFO-FLOW: Finish binding aes_round_Pipeline_VITIS_LOOP_276_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model galois_multiplication 
Execute       schedule -model galois_multiplication 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.sched.adb -f 
INFO-FLOW: Finish scheduling galois_multiplication.
Execute       set_default_model galois_multiplication 
Execute       bind -model galois_multiplication 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.195 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.bind.adb -f 
INFO-FLOW: Finish binding galois_multiplication.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_round_Pipeline_mixColumnsLoop 
Execute       schedule -model aes_round_Pipeline_mixColumnsLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'mixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.208 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_round_Pipeline_mixColumnsLoop.
Execute       set_default_model aes_round_Pipeline_mixColumnsLoop 
Execute       bind -model aes_round_Pipeline_mixColumnsLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.267 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.262 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.bind.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish binding aes_round_Pipeline_mixColumnsLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_round_Pipeline_VITIS_LOOP_308_1 
Execute       schedule -model aes_round_Pipeline_VITIS_LOOP_308_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_round_Pipeline_VITIS_LOOP_308_1.
Execute       set_default_model aes_round_Pipeline_VITIS_LOOP_308_1 
Execute       bind -model aes_round_Pipeline_VITIS_LOOP_308_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.bind.adb -f 
INFO-FLOW: Finish binding aes_round_Pipeline_VITIS_LOOP_308_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_round 
Execute       schedule -model aes_round 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.243 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.sched.adb -f 
Command       db_write done; 0.104 sec.
INFO-FLOW: Finish scheduling aes_round.
Execute       set_default_model aes_round 
Execute       bind -model aes_round 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.258 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.346 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.bind.adb -f 
Command       db_write done; 0.255 sec.
INFO-FLOW: Finish binding aes_round.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
Execute       schedule -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.214 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
Execute       bind -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.236 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.139 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_276_1 
Execute       schedule -model aes_main_Pipeline_VITIS_LOOP_276_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_276_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.182 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_VITIS_LOOP_276_1.
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_276_1 
Execute       bind -model aes_main_Pipeline_VITIS_LOOP_276_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.196 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_VITIS_LOOP_276_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_308_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_308_12 
Execute       schedule -model aes_main_Pipeline_VITIS_LOOP_308_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.sched.adb -f 
INFO-FLOW: Finish scheduling aes_main_Pipeline_VITIS_LOOP_308_12.
Execute       set_default_model aes_main_Pipeline_VITIS_LOOP_308_12 
Execute       bind -model aes_main_Pipeline_VITIS_LOOP_308_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.217 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.bind.adb -f 
INFO-FLOW: Finish binding aes_main_Pipeline_VITIS_LOOP_308_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_main 
Execute       schedule -model aes_main 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.122 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.sched.adb -f 
Command       db_write done; 0.122 sec.
INFO-FLOW: Finish scheduling aes_main.
Execute       set_default_model aes_main 
Execute       bind -model aes_main 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.316 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.575 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.bind.adb -f 
Command       db_write done; 0.186 sec.
INFO-FLOW: Finish binding aes_main.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
Execute       schedule -model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_3_VITIS_LOOP_492_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_489_3_VITIS_LOOP_492_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.279 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.182 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.
Execute       set_default_model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
Execute       bind -model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.257 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.122 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
Execute       schedule -model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_665_1_VITIS_LOOP_668_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_665_1_VITIS_LOOP_668_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.216 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.
Execute       set_default_model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
Execute       bind -model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.121 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invRound_Pipeline_invShiftRowLoop 
Execute       schedule -model aes_invRound_Pipeline_invShiftRowLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.218 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invRound_Pipeline_invShiftRowLoop.
Execute       set_default_model aes_invRound_Pipeline_invShiftRowLoop 
Execute       bind -model aes_invRound_Pipeline_invShiftRowLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.248 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_invRound_Pipeline_invShiftRowLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invRound_Pipeline_VITIS_LOOP_507_1 
Execute       schedule -model aes_invRound_Pipeline_VITIS_LOOP_507_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_507_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_507_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invRound_Pipeline_VITIS_LOOP_507_1.
Execute       set_default_model aes_invRound_Pipeline_VITIS_LOOP_507_1 
Execute       bind -model aes_invRound_Pipeline_VITIS_LOOP_507_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.229 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.bind.adb -f 
INFO-FLOW: Finish binding aes_invRound_Pipeline_VITIS_LOOP_507_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invRound_Pipeline_VITIS_LOOP_308_1 
Execute       schedule -model aes_invRound_Pipeline_VITIS_LOOP_308_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.205 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invRound_Pipeline_VITIS_LOOP_308_1.
Execute       set_default_model aes_invRound_Pipeline_VITIS_LOOP_308_1 
Execute       bind -model aes_invRound_Pipeline_VITIS_LOOP_308_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.245 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.bind.adb -f 
INFO-FLOW: Finish binding aes_invRound_Pipeline_VITIS_LOOP_308_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invRound_Pipeline_invMixColumnsLoop 
Execute       schedule -model aes_invRound_Pipeline_invMixColumnsLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invMixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, loop 'invMixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.253 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invRound_Pipeline_invMixColumnsLoop.
Execute       set_default_model aes_invRound_Pipeline_invMixColumnsLoop 
Execute       bind -model aes_invRound_Pipeline_invMixColumnsLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.299 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.298 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.bind.adb -f 
Command       db_write done; 0.178 sec.
INFO-FLOW: Finish binding aes_invRound_Pipeline_invMixColumnsLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invRound 
Execute       schedule -model aes_invRound 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invRound.
Execute       set_default_model aes_invRound 
Execute       bind -model aes_invRound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.315 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.32 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.bind.adb -f 
Command       db_write done; 0.104 sec.
INFO-FLOW: Finish binding aes_invRound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       schedule -model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.787 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       bind -model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.261 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.149 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop 
Execute       schedule -model aes_invMain_Pipeline_invShiftRowLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_invShiftRowLoop.
Execute       set_default_model aes_invMain_Pipeline_invShiftRowLoop 
Execute       bind -model aes_invMain_Pipeline_invShiftRowLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.276 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_invShiftRowLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_507_1 
Execute       schedule -model aes_invMain_Pipeline_VITIS_LOOP_507_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_507_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_507_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_VITIS_LOOP_507_1.
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_507_1 
Execute       bind -model aes_invMain_Pipeline_VITIS_LOOP_507_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.276 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_VITIS_LOOP_507_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_308_1 
Execute       schedule -model aes_invMain_Pipeline_VITIS_LOOP_308_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.227 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_invMain_Pipeline_VITIS_LOOP_308_1.
Execute       set_default_model aes_invMain_Pipeline_VITIS_LOOP_308_1 
Execute       bind -model aes_invMain_Pipeline_VITIS_LOOP_308_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.247 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.bind.adb -f 
INFO-FLOW: Finish binding aes_invMain_Pipeline_VITIS_LOOP_308_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_invMain 
Execute       schedule -model aes_invMain 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.222 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.176 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.sched.adb -f 
Command       db_write done; 0.188 sec.
INFO-FLOW: Finish scheduling aes_invMain.
Execute       set_default_model aes_invMain 
Execute       bind -model aes_invMain 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.377 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.517 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.bind.adb -f 
Command       db_write done; 0.261 sec.
INFO-FLOW: Finish binding aes_invMain.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
Execute       schedule -model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_679_3_VITIS_LOOP_682_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_679_3_VITIS_LOOP_682_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.151 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.
Execute       set_default_model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
Execute       bind -model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.102 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_85_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_VITIS_LOOP_85_4 
Execute       schedule -model aes_Pipeline_VITIS_LOOP_85_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.224 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_VITIS_LOOP_85_4.
Execute       set_default_model aes_Pipeline_VITIS_LOOP_85_4 
Execute       bind -model aes_Pipeline_VITIS_LOOP_85_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.255 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_VITIS_LOOP_85_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_94_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_Pipeline_VITIS_LOOP_94_5 
Execute       schedule -model aes_Pipeline_VITIS_LOOP_94_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_94_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.sched.adb -f 
INFO-FLOW: Finish scheduling aes_Pipeline_VITIS_LOOP_94_5.
Execute       set_default_model aes_Pipeline_VITIS_LOOP_94_5 
Execute       bind -model aes_Pipeline_VITIS_LOOP_94_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.275 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.bind.adb -f 
INFO-FLOW: Finish binding aes_Pipeline_VITIS_LOOP_94_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes 
Execute       schedule -model aes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.198 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.155 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.sched.adb -f 
Command       db_write done; 0.167 sec.
INFO-FLOW: Finish scheduling aes.
Execute       set_default_model aes 
Execute       bind -model aes 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.594 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.620 GB.
Execute       syn_report -verbosereport -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.941 sec.
Execute       db_write -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.bind.adb -f 
Command       db_write done; 0.256 sec.
INFO-FLOW: Finish binding aes.
Execute       get_model_list aes -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess aes_Pipeline_1 
Execute       rtl_gen_preprocess aes_Pipeline_2 
Execute       rtl_gen_preprocess aes_Pipeline_3 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_70_2 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_75_3 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
Execute       rtl_gen_preprocess expandKey_Pipeline_VITIS_LOOP_227_1 
Execute       rtl_gen_preprocess expandKey_Pipeline_expandKeyLoop 
Execute       rtl_gen_preprocess expandKey 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_308_1 
Execute       rtl_gen_preprocess aes_round_Pipeline_VITIS_LOOP_276_1 
Execute       rtl_gen_preprocess galois_multiplication 
Execute       rtl_gen_preprocess aes_round_Pipeline_mixColumnsLoop 
Execute       rtl_gen_preprocess aes_round_Pipeline_VITIS_LOOP_308_1 
Execute       rtl_gen_preprocess aes_round 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_276_1 
Execute       rtl_gen_preprocess aes_main_Pipeline_VITIS_LOOP_308_12 
Execute       rtl_gen_preprocess aes_main 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
Execute       rtl_gen_preprocess aes_invRound_Pipeline_invShiftRowLoop 
Execute       rtl_gen_preprocess aes_invRound_Pipeline_VITIS_LOOP_507_1 
Execute       rtl_gen_preprocess aes_invRound_Pipeline_VITIS_LOOP_308_1 
Execute       rtl_gen_preprocess aes_invRound_Pipeline_invMixColumnsLoop 
Execute       rtl_gen_preprocess aes_invRound 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_invShiftRowLoop 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_VITIS_LOOP_507_1 
Execute       rtl_gen_preprocess aes_invMain_Pipeline_VITIS_LOOP_308_1 
Execute       rtl_gen_preprocess aes_invMain 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_85_4 
Execute       rtl_gen_preprocess aes_Pipeline_VITIS_LOOP_94_5 
Execute       rtl_gen_preprocess aes 
INFO-FLOW: Model list for RTL generation: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_VITIS_LOOP_70_2 aes_Pipeline_VITIS_LOOP_75_3 aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 expandKey_Pipeline_VITIS_LOOP_227_1 expandKey_Pipeline_expandKeyLoop expandKey aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_main_Pipeline_VITIS_LOOP_308_1 aes_round_Pipeline_VITIS_LOOP_276_1 galois_multiplication aes_round_Pipeline_mixColumnsLoop aes_round_Pipeline_VITIS_LOOP_308_1 aes_round aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 aes_main_Pipeline_VITIS_LOOP_276_1 aes_main_Pipeline_VITIS_LOOP_308_12 aes_main aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 aes_invRound_Pipeline_invShiftRowLoop aes_invRound_Pipeline_VITIS_LOOP_507_1 aes_invRound_Pipeline_VITIS_LOOP_308_1 aes_invRound_Pipeline_invMixColumnsLoop aes_invRound aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_invMain_Pipeline_invShiftRowLoop aes_invMain_Pipeline_VITIS_LOOP_507_1 aes_invMain_Pipeline_VITIS_LOOP_308_1 aes_invMain aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 aes_Pipeline_VITIS_LOOP_85_4 aes_Pipeline_VITIS_LOOP_94_5 aes
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.596 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_1 
Execute       gen_rtl aes_Pipeline_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_1 
Execute       syn_report -csynth -model aes_Pipeline_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.adb 
Execute       db_write -model aes_Pipeline_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_2 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_2 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_2 
Execute       gen_rtl aes_Pipeline_2 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_2 
Execute       syn_report -csynth -model aes_Pipeline_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_2 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.adb 
Execute       db_write -model aes_Pipeline_2 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_2 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_3 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_3 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_3 
Execute       gen_rtl aes_Pipeline_3 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_3 
Execute       syn_report -csynth -model aes_Pipeline_3 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_3 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_3 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_Pipeline_3 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.adb 
Execute       db_write -model aes_Pipeline_3 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_3 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_70_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_VITIS_LOOP_70_2 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_70_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_70_2 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_VITIS_LOOP_70_2 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_70_2 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_VITIS_LOOP_70_2 
Execute       syn_report -csynth -model aes_Pipeline_VITIS_LOOP_70_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_70_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_VITIS_LOOP_70_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_70_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_VITIS_LOOP_70_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.112 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_70_2 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.adb 
Execute       db_write -model aes_Pipeline_VITIS_LOOP_70_2 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_VITIS_LOOP_70_2 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_VITIS_LOOP_75_3 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_75_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_75_3 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_VITIS_LOOP_75_3 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_75_3 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_VITIS_LOOP_75_3 
Execute       syn_report -csynth -model aes_Pipeline_VITIS_LOOP_75_3 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_75_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_VITIS_LOOP_75_3 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_75_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_VITIS_LOOP_75_3 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.136 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_75_3 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.adb 
Command       db_write done; 0.119 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_75_3 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_VITIS_LOOP_75_3 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2' pipeline 'VITIS_LOOP_475_1_VITIS_LOOP_478_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
Execute       syn_report -csynth -model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.151 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.adb 
Execute       db_write -model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_VITIS_LOOP_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model expandKey_Pipeline_VITIS_LOOP_227_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_VITIS_LOOP_227_1' pipeline 'VITIS_LOOP_227_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_VITIS_LOOP_227_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl expandKey_Pipeline_VITIS_LOOP_227_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_expandKey_Pipeline_VITIS_LOOP_227_1 
Execute       gen_rtl expandKey_Pipeline_VITIS_LOOP_227_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_expandKey_Pipeline_VITIS_LOOP_227_1 
Execute       syn_report -csynth -model expandKey_Pipeline_VITIS_LOOP_227_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/expandKey_Pipeline_VITIS_LOOP_227_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model expandKey_Pipeline_VITIS_LOOP_227_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/expandKey_Pipeline_VITIS_LOOP_227_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model expandKey_Pipeline_VITIS_LOOP_227_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model expandKey_Pipeline_VITIS_LOOP_227_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.adb 
Execute       db_write -model expandKey_Pipeline_VITIS_LOOP_227_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info expandKey_Pipeline_VITIS_LOOP_227_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model expandKey_Pipeline_expandKeyLoop -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop' pipeline 'expandKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop'.
Command       create_rtl_model done; 0.334 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl expandKey_Pipeline_expandKeyLoop -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_expandKey_Pipeline_expandKeyLoop 
Execute       gen_rtl expandKey_Pipeline_expandKeyLoop -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_expandKey_Pipeline_expandKeyLoop 
Execute       syn_report -csynth -model expandKey_Pipeline_expandKeyLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/expandKey_Pipeline_expandKeyLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model expandKey_Pipeline_expandKeyLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/expandKey_Pipeline_expandKeyLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model expandKey_Pipeline_expandKeyLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.391 sec.
Execute       db_write -model expandKey_Pipeline_expandKeyLoop -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.adb 
Command       db_write done; 0.24 sec.
Execute       db_write -model expandKey_Pipeline_expandKeyLoop -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info expandKey_Pipeline_expandKeyLoop -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model expandKey -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.535 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl expandKey -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_expandKey 
Execute       gen_rtl expandKey -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_expandKey 
Execute       syn_report -csynth -model expandKey -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/expandKey_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model expandKey -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/expandKey_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model expandKey -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.148 sec.
Execute       db_write -model expandKey -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.adb 
Execute       db_write -model expandKey -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info expandKey -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
Command       create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       syn_report -csynth -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.142 sec.
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.adb 
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_VITIS_LOOP_308_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_308_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_308_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_main_Pipeline_VITIS_LOOP_308_1 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_308_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_main_Pipeline_VITIS_LOOP_308_1 
Execute       syn_report -csynth -model aes_main_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_308_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_308_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_308_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.adb 
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_308_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_VITIS_LOOP_308_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_round_Pipeline_VITIS_LOOP_276_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_276_1' pipeline 'VITIS_LOOP_276_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_276_1'.
Command       create_rtl_model done; 0.121 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_round_Pipeline_VITIS_LOOP_276_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_round_Pipeline_VITIS_LOOP_276_1 
Execute       gen_rtl aes_round_Pipeline_VITIS_LOOP_276_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_round_Pipeline_VITIS_LOOP_276_1 
Execute       syn_report -csynth -model aes_round_Pipeline_VITIS_LOOP_276_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_round_Pipeline_VITIS_LOOP_276_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_round_Pipeline_VITIS_LOOP_276_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_round_Pipeline_VITIS_LOOP_276_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_round_Pipeline_VITIS_LOOP_276_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_round_Pipeline_VITIS_LOOP_276_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.adb 
Execute       db_write -model aes_round_Pipeline_VITIS_LOOP_276_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_round_Pipeline_VITIS_LOOP_276_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model galois_multiplication -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl galois_multiplication -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_galois_multiplication 
Execute       gen_rtl galois_multiplication -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_galois_multiplication 
Execute       syn_report -csynth -model galois_multiplication -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/galois_multiplication_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model galois_multiplication -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/galois_multiplication_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model galois_multiplication -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.111 sec.
Execute       db_write -model galois_multiplication -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.adb 
Execute       db_write -model galois_multiplication -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info galois_multiplication -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_round_Pipeline_mixColumnsLoop -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_mixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_round_Pipeline_mixColumnsLoop -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_round_Pipeline_mixColumnsLoop 
Execute       gen_rtl aes_round_Pipeline_mixColumnsLoop -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_round_Pipeline_mixColumnsLoop 
Execute       syn_report -csynth -model aes_round_Pipeline_mixColumnsLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_round_Pipeline_mixColumnsLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_round_Pipeline_mixColumnsLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_round_Pipeline_mixColumnsLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_round_Pipeline_mixColumnsLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.275 sec.
Execute       db_write -model aes_round_Pipeline_mixColumnsLoop -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.adb 
Command       db_write done; 0.124 sec.
Execute       db_write -model aes_round_Pipeline_mixColumnsLoop -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_round_Pipeline_mixColumnsLoop -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_round_Pipeline_VITIS_LOOP_308_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_308_1'.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_round_Pipeline_VITIS_LOOP_308_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_round_Pipeline_VITIS_LOOP_308_1 
Execute       gen_rtl aes_round_Pipeline_VITIS_LOOP_308_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_round_Pipeline_VITIS_LOOP_308_1 
Execute       syn_report -csynth -model aes_round_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_round_Pipeline_VITIS_LOOP_308_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_round_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_round_Pipeline_VITIS_LOOP_308_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_round_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_round_Pipeline_VITIS_LOOP_308_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.adb 
Execute       db_write -model aes_round_Pipeline_VITIS_LOOP_308_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_round_Pipeline_VITIS_LOOP_308_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_round -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_round -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_round 
Execute       gen_rtl aes_round -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_round 
Execute       syn_report -csynth -model aes_round -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_round_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_round -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_round_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_round -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.397 sec.
Execute       db_write -model aes_round -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.adb 
Command       db_write done; 0.125 sec.
Execute       db_write -model aes_round -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_round -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
Execute       syn_report -csynth -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.133 sec.
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.adb 
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_VITIS_LOOP_276_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_276_1' pipeline 'VITIS_LOOP_276_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_276_1'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_276_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_main_Pipeline_VITIS_LOOP_276_1 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_276_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_main_Pipeline_VITIS_LOOP_276_1 
Execute       syn_report -csynth -model aes_main_Pipeline_VITIS_LOOP_276_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_276_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_VITIS_LOOP_276_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_276_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_VITIS_LOOP_276_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_276_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.adb 
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_276_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_VITIS_LOOP_276_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_308_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main_Pipeline_VITIS_LOOP_308_12 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_308_12' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_308_12'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_308_12 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_main_Pipeline_VITIS_LOOP_308_12 
Execute       gen_rtl aes_main_Pipeline_VITIS_LOOP_308_12 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_main_Pipeline_VITIS_LOOP_308_12 
Execute       syn_report -csynth -model aes_main_Pipeline_VITIS_LOOP_308_12 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_308_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main_Pipeline_VITIS_LOOP_308_12 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_Pipeline_VITIS_LOOP_308_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main_Pipeline_VITIS_LOOP_308_12 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_308_12 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.adb 
Execute       db_write -model aes_main_Pipeline_VITIS_LOOP_308_12 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main_Pipeline_VITIS_LOOP_308_12 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_main -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_main -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_main 
Execute       gen_rtl aes_main -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_main 
Execute       syn_report -csynth -model aes_main -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_main -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_main_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_main -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.669 sec.
Execute       db_write -model aes_main -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.adb 
Command       db_write done; 0.192 sec.
Execute       db_write -model aes_main -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_main -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4' pipeline 'VITIS_LOOP_489_3_VITIS_LOOP_492_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.807 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
Execute       syn_report -csynth -model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.adb 
Execute       db_write -model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2' pipeline 'VITIS_LOOP_665_1_VITIS_LOOP_668_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2'.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
Execute       syn_report -csynth -model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.162 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.adb 
Execute       db_write -model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invRound_Pipeline_invShiftRowLoop -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invShiftRowLoop'.
Command       create_rtl_model done; 0.132 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invRound_Pipeline_invShiftRowLoop -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invRound_Pipeline_invShiftRowLoop 
Execute       gen_rtl aes_invRound_Pipeline_invShiftRowLoop -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invRound_Pipeline_invShiftRowLoop 
Execute       syn_report -csynth -model aes_invRound_Pipeline_invShiftRowLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_Pipeline_invShiftRowLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invRound_Pipeline_invShiftRowLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_Pipeline_invShiftRowLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invRound_Pipeline_invShiftRowLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.101 sec.
Execute       db_write -model aes_invRound_Pipeline_invShiftRowLoop -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.adb 
Execute       db_write -model aes_invRound_Pipeline_invShiftRowLoop -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invRound_Pipeline_invShiftRowLoop -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invRound_Pipeline_VITIS_LOOP_507_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_507_1' pipeline 'VITIS_LOOP_507_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_507_1'.
Command       create_rtl_model done; 0.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invRound_Pipeline_VITIS_LOOP_507_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invRound_Pipeline_VITIS_LOOP_507_1 
Execute       gen_rtl aes_invRound_Pipeline_VITIS_LOOP_507_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invRound_Pipeline_VITIS_LOOP_507_1 
Execute       syn_report -csynth -model aes_invRound_Pipeline_VITIS_LOOP_507_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_Pipeline_VITIS_LOOP_507_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invRound_Pipeline_VITIS_LOOP_507_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_Pipeline_VITIS_LOOP_507_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invRound_Pipeline_VITIS_LOOP_507_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invRound_Pipeline_VITIS_LOOP_507_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.adb 
Execute       db_write -model aes_invRound_Pipeline_VITIS_LOOP_507_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invRound_Pipeline_VITIS_LOOP_507_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invRound_Pipeline_VITIS_LOOP_308_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_308_1'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invRound_Pipeline_VITIS_LOOP_308_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invRound_Pipeline_VITIS_LOOP_308_1 
Execute       gen_rtl aes_invRound_Pipeline_VITIS_LOOP_308_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invRound_Pipeline_VITIS_LOOP_308_1 
Execute       syn_report -csynth -model aes_invRound_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_Pipeline_VITIS_LOOP_308_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invRound_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_Pipeline_VITIS_LOOP_308_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invRound_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invRound_Pipeline_VITIS_LOOP_308_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.adb 
Execute       db_write -model aes_invRound_Pipeline_VITIS_LOOP_308_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invRound_Pipeline_VITIS_LOOP_308_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invRound_Pipeline_invMixColumnsLoop -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invMixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invRound_Pipeline_invMixColumnsLoop -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invRound_Pipeline_invMixColumnsLoop 
Execute       gen_rtl aes_invRound_Pipeline_invMixColumnsLoop -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invRound_Pipeline_invMixColumnsLoop 
Execute       syn_report -csynth -model aes_invRound_Pipeline_invMixColumnsLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_Pipeline_invMixColumnsLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invRound_Pipeline_invMixColumnsLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_Pipeline_invMixColumnsLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invRound_Pipeline_invMixColumnsLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.323 sec.
Execute       db_write -model aes_invRound_Pipeline_invMixColumnsLoop -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.adb 
Command       db_write done; 0.129 sec.
Execute       db_write -model aes_invRound_Pipeline_invMixColumnsLoop -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invRound_Pipeline_invMixColumnsLoop -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invRound -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invRound -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invRound 
Execute       gen_rtl aes_invRound -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invRound 
Execute       syn_report -csynth -model aes_invRound -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invRound -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invRound_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invRound -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.398 sec.
Execute       db_write -model aes_invRound -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.adb 
Execute       db_write -model aes_invRound -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invRound -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.263 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       gen_rtl aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
Execute       syn_report -csynth -model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.125 sec.
Execute       db_write -model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.adb 
Execute       db_write -model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_invShiftRowLoop -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop'.
Command       create_rtl_model done; 0.135 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.883 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_invShiftRowLoop -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invMain_Pipeline_invShiftRowLoop 
Execute       gen_rtl aes_invMain_Pipeline_invShiftRowLoop -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invMain_Pipeline_invShiftRowLoop 
Execute       syn_report -csynth -model aes_invMain_Pipeline_invShiftRowLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_Pipeline_invShiftRowLoop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_invShiftRowLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_Pipeline_invShiftRowLoop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_invShiftRowLoop -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.119 sec.
Execute       db_write -model aes_invMain_Pipeline_invShiftRowLoop -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.adb 
Execute       db_write -model aes_invMain_Pipeline_invShiftRowLoop -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_invShiftRowLoop -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_VITIS_LOOP_507_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_507_1' pipeline 'VITIS_LOOP_507_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_507_1'.
Command       create_rtl_model done; 0.141 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_VITIS_LOOP_507_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invMain_Pipeline_VITIS_LOOP_507_1 
Execute       gen_rtl aes_invMain_Pipeline_VITIS_LOOP_507_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invMain_Pipeline_VITIS_LOOP_507_1 
Execute       syn_report -csynth -model aes_invMain_Pipeline_VITIS_LOOP_507_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_Pipeline_VITIS_LOOP_507_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_VITIS_LOOP_507_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_Pipeline_VITIS_LOOP_507_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_VITIS_LOOP_507_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invMain_Pipeline_VITIS_LOOP_507_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.adb 
Execute       db_write -model aes_invMain_Pipeline_VITIS_LOOP_507_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_VITIS_LOOP_507_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain_Pipeline_VITIS_LOOP_308_1 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_308_1'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain_Pipeline_VITIS_LOOP_308_1 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invMain_Pipeline_VITIS_LOOP_308_1 
Execute       gen_rtl aes_invMain_Pipeline_VITIS_LOOP_308_1 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invMain_Pipeline_VITIS_LOOP_308_1 
Execute       syn_report -csynth -model aes_invMain_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_Pipeline_VITIS_LOOP_308_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_Pipeline_VITIS_LOOP_308_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain_Pipeline_VITIS_LOOP_308_1 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_invMain_Pipeline_VITIS_LOOP_308_1 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.adb 
Execute       db_write -model aes_invMain_Pipeline_VITIS_LOOP_308_1 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain_Pipeline_VITIS_LOOP_308_1 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_invMain -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
Command       create_rtl_model done; 0.102 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_invMain -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_invMain 
Command       gen_rtl done; 0.114 sec.
Execute       gen_rtl aes_invMain -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_invMain 
Execute       syn_report -csynth -model aes_invMain -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_invMain -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_invMain_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_invMain -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.804 sec.
Execute       db_write -model aes_invMain -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.adb 
Command       db_write done; 0.357 sec.
Execute       db_write -model aes_invMain -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_invMain -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4' pipeline 'VITIS_LOOP_679_3_VITIS_LOOP_682_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.404 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
Execute       syn_report -csynth -model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.158 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_85_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_VITIS_LOOP_85_4 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_85_4' pipeline 'VITIS_LOOP_85_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_85_4'.
Command       create_rtl_model done; 0.152 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_85_4 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_VITIS_LOOP_85_4 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_85_4 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_VITIS_LOOP_85_4 
Execute       syn_report -csynth -model aes_Pipeline_VITIS_LOOP_85_4 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_85_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_VITIS_LOOP_85_4 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_85_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_VITIS_LOOP_85_4 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.101 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_85_4 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.adb 
Execute       db_write -model aes_Pipeline_VITIS_LOOP_85_4 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_VITIS_LOOP_85_4 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_94_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_Pipeline_VITIS_LOOP_94_5 -top_prefix aes_ -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_94_5' pipeline 'VITIS_LOOP_94_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_94_5'.
Command       create_rtl_model done; 0.156 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_94_5 -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes_aes_Pipeline_VITIS_LOOP_94_5 
Execute       gen_rtl aes_Pipeline_VITIS_LOOP_94_5 -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes_aes_Pipeline_VITIS_LOOP_94_5 
Execute       syn_report -csynth -model aes_Pipeline_VITIS_LOOP_94_5 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_94_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_Pipeline_VITIS_LOOP_94_5 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_Pipeline_VITIS_LOOP_94_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_Pipeline_VITIS_LOOP_94_5 -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.109 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_94_5 -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.adb 
Command       db_write done; 0.102 sec.
Execute       db_write -model aes_Pipeline_VITIS_LOOP_94_5 -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_Pipeline_VITIS_LOOP_94_5 -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes -top_prefix  -sub_prefix aes_ -mg_file Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 's_axilite & ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable_in', 'power_reading_out' and 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'enable_out' and 'power_reading_in' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
Command       create_rtl_model done; 1.903 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.593 seconds; current allocated memory: 1.620 GB.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes -istop -style xilinx -f -lang vhdl -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/vhdl/aes 
Command       gen_rtl done; 0.391 sec.
Execute       gen_rtl aes -istop -style xilinx -f -lang vlog -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/verilog/aes 
Command       gen_rtl done; 0.144 sec.
Execute       syn_report -csynth -model aes -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/aes_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.49 sec.
Execute       db_write -model aes -f -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.adb 
Command       db_write done; 0.278 sec.
Execute       db_write -model aes -bindview -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes -p Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes 
Command       gen_tb_info done; 0.135 sec.
Execute       export_constraint_db -f -tool general -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.constraint.tcl 
Execute       syn_report -designview -model aes -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.design.xml 
Command       syn_report done; 0.835 sec.
Execute       syn_report -csynthDesign -model aes -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model aes -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model aes -o Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.protoinst 
Command       syn_report done; 0.229 sec.
Execute       get_config_debug -directory 
Execute       sc_get_clocks aes 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain aes 
INFO-FLOW: Model list for RTL component generation: aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_VITIS_LOOP_70_2 aes_Pipeline_VITIS_LOOP_75_3 aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 expandKey_Pipeline_VITIS_LOOP_227_1 expandKey_Pipeline_expandKeyLoop expandKey aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_main_Pipeline_VITIS_LOOP_308_1 aes_round_Pipeline_VITIS_LOOP_276_1 galois_multiplication aes_round_Pipeline_mixColumnsLoop aes_round_Pipeline_VITIS_LOOP_308_1 aes_round aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 aes_main_Pipeline_VITIS_LOOP_276_1 aes_main_Pipeline_VITIS_LOOP_308_12 aes_main aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 aes_invRound_Pipeline_invShiftRowLoop aes_invRound_Pipeline_VITIS_LOOP_507_1 aes_invRound_Pipeline_VITIS_LOOP_308_1 aes_invRound_Pipeline_invMixColumnsLoop aes_invRound aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_invMain_Pipeline_invShiftRowLoop aes_invMain_Pipeline_VITIS_LOOP_507_1 aes_invMain_Pipeline_VITIS_LOOP_308_1 aes_invMain aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 aes_Pipeline_VITIS_LOOP_85_4 aes_Pipeline_VITIS_LOOP_94_5 aes
INFO-FLOW: Handling components in module [aes_Pipeline_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_2] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_3] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_VITIS_LOOP_70_2] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_VITIS_LOOP_75_3] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [expandKey_Pipeline_VITIS_LOOP_227_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [expandKey_Pipeline_expandKeyLoop] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.compgen.tcl 
INFO-FLOW: Found component aes_urem_8ns_6ns_5_12_1.
INFO-FLOW: Append model aes_urem_8ns_6ns_5_12_1
INFO-FLOW: Found component aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R.
INFO-FLOW: Append model aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R
INFO-FLOW: Found component aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R.
INFO-FLOW: Append model aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [expandKey] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.compgen.tcl 
INFO-FLOW: Handling components in module [aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main_Pipeline_VITIS_LOOP_308_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_round_Pipeline_VITIS_LOOP_276_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [galois_multiplication] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.compgen.tcl 
INFO-FLOW: Handling components in module [aes_round_Pipeline_mixColumnsLoop] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_round_Pipeline_VITIS_LOOP_308_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_round] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.compgen.tcl 
INFO-FLOW: Handling components in module [aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main_Pipeline_VITIS_LOOP_276_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main_Pipeline_VITIS_LOOP_308_12] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_main] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.compgen.tcl 
INFO-FLOW: Found component aes_aes_main_roundKey_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_aes_main_roundKey_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invRound_Pipeline_invShiftRowLoop] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invRound_Pipeline_VITIS_LOOP_507_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.compgen.tcl 
INFO-FLOW: Found component aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R.
INFO-FLOW: Append model aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invRound_Pipeline_VITIS_LOOP_308_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invRound_Pipeline_invMixColumnsLoop] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invRound] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.compgen.tcl 
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_invShiftRowLoop] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_VITIS_LOOP_507_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain_Pipeline_VITIS_LOOP_308_1] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_invMain] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.compgen.tcl 
INFO-FLOW: Handling components in module [aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_VITIS_LOOP_85_4] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_Pipeline_VITIS_LOOP_94_5] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.compgen.tcl 
INFO-FLOW: Found component aes_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes] ... 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.tcl 
INFO-FLOW: Found component aes_key_array128_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_key_array128_RAM_AUTO_1R1W
INFO-FLOW: Found component aes_expandedKey_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_expandedKey_RAM_AUTO_1R1W
INFO-FLOW: Found component aes_block_RAM_AUTO_1R1W.
INFO-FLOW: Append model aes_block_RAM_AUTO_1R1W
INFO-FLOW: Found component aes_CTRL_BUS_s_axi.
INFO-FLOW: Append model aes_CTRL_BUS_s_axi
INFO-FLOW: Found component aes_control_s_axi.
INFO-FLOW: Append model aes_control_s_axi
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Found component aes_regslice_both.
INFO-FLOW: Append model aes_regslice_both
INFO-FLOW: Append model aes_Pipeline_1
INFO-FLOW: Append model aes_Pipeline_2
INFO-FLOW: Append model aes_Pipeline_3
INFO-FLOW: Append model aes_Pipeline_VITIS_LOOP_70_2
INFO-FLOW: Append model aes_Pipeline_VITIS_LOOP_75_3
INFO-FLOW: Append model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2
INFO-FLOW: Append model expandKey_Pipeline_VITIS_LOOP_227_1
INFO-FLOW: Append model expandKey_Pipeline_expandKeyLoop
INFO-FLOW: Append model expandKey
INFO-FLOW: Append model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
INFO-FLOW: Append model aes_main_Pipeline_VITIS_LOOP_308_1
INFO-FLOW: Append model aes_round_Pipeline_VITIS_LOOP_276_1
INFO-FLOW: Append model galois_multiplication
INFO-FLOW: Append model aes_round_Pipeline_mixColumnsLoop
INFO-FLOW: Append model aes_round_Pipeline_VITIS_LOOP_308_1
INFO-FLOW: Append model aes_round
INFO-FLOW: Append model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21
INFO-FLOW: Append model aes_main_Pipeline_VITIS_LOOP_276_1
INFO-FLOW: Append model aes_main_Pipeline_VITIS_LOOP_308_12
INFO-FLOW: Append model aes_main
INFO-FLOW: Append model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4
INFO-FLOW: Append model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2
INFO-FLOW: Append model aes_invRound_Pipeline_invShiftRowLoop
INFO-FLOW: Append model aes_invRound_Pipeline_VITIS_LOOP_507_1
INFO-FLOW: Append model aes_invRound_Pipeline_VITIS_LOOP_308_1
INFO-FLOW: Append model aes_invRound_Pipeline_invMixColumnsLoop
INFO-FLOW: Append model aes_invRound
INFO-FLOW: Append model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
INFO-FLOW: Append model aes_invMain_Pipeline_invShiftRowLoop
INFO-FLOW: Append model aes_invMain_Pipeline_VITIS_LOOP_507_1
INFO-FLOW: Append model aes_invMain_Pipeline_VITIS_LOOP_308_1
INFO-FLOW: Append model aes_invMain
INFO-FLOW: Append model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4
INFO-FLOW: Append model aes_Pipeline_VITIS_LOOP_85_4
INFO-FLOW: Append model aes_Pipeline_VITIS_LOOP_94_5
INFO-FLOW: Append model aes
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_urem_8ns_6ns_5_12_1 aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_aes_main_roundKey_RAM_AUTO_1R1W aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_flow_control_loop_pipe_sequential_init aes_key_array128_RAM_AUTO_1R1W aes_expandedKey_RAM_AUTO_1R1W aes_block_RAM_AUTO_1R1W aes_CTRL_BUS_s_axi aes_control_s_axi aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_regslice_both aes_Pipeline_1 aes_Pipeline_2 aes_Pipeline_3 aes_Pipeline_VITIS_LOOP_70_2 aes_Pipeline_VITIS_LOOP_75_3 aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 expandKey_Pipeline_VITIS_LOOP_227_1 expandKey_Pipeline_expandKeyLoop expandKey aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_main_Pipeline_VITIS_LOOP_308_1 aes_round_Pipeline_VITIS_LOOP_276_1 galois_multiplication aes_round_Pipeline_mixColumnsLoop aes_round_Pipeline_VITIS_LOOP_308_1 aes_round aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 aes_main_Pipeline_VITIS_LOOP_276_1 aes_main_Pipeline_VITIS_LOOP_308_12 aes_main aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 aes_invRound_Pipeline_invShiftRowLoop aes_invRound_Pipeline_VITIS_LOOP_507_1 aes_invRound_Pipeline_VITIS_LOOP_308_1 aes_invRound_Pipeline_invMixColumnsLoop aes_invRound aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 aes_invMain_Pipeline_invShiftRowLoop aes_invMain_Pipeline_VITIS_LOOP_507_1 aes_invMain_Pipeline_VITIS_LOOP_308_1 aes_invMain aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 aes_Pipeline_VITIS_LOOP_85_4 aes_Pipeline_VITIS_LOOP_94_5 aes
INFO-FLOW: Generating Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_urem_8ns_6ns_5_12_1
INFO-FLOW: To file: write model aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R
INFO-FLOW: To file: write model aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_aes_main_roundKey_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model aes_key_array128_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_expandedKey_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_block_RAM_AUTO_1R1W
INFO-FLOW: To file: write model aes_CTRL_BUS_s_axi
INFO-FLOW: To file: write model aes_control_s_axi
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_regslice_both
INFO-FLOW: To file: write model aes_Pipeline_1
INFO-FLOW: To file: write model aes_Pipeline_2
INFO-FLOW: To file: write model aes_Pipeline_3
INFO-FLOW: To file: write model aes_Pipeline_VITIS_LOOP_70_2
INFO-FLOW: To file: write model aes_Pipeline_VITIS_LOOP_75_3
INFO-FLOW: To file: write model aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2
INFO-FLOW: To file: write model expandKey_Pipeline_VITIS_LOOP_227_1
INFO-FLOW: To file: write model expandKey_Pipeline_expandKeyLoop
INFO-FLOW: To file: write model expandKey
INFO-FLOW: To file: write model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
INFO-FLOW: To file: write model aes_main_Pipeline_VITIS_LOOP_308_1
INFO-FLOW: To file: write model aes_round_Pipeline_VITIS_LOOP_276_1
INFO-FLOW: To file: write model galois_multiplication
INFO-FLOW: To file: write model aes_round_Pipeline_mixColumnsLoop
INFO-FLOW: To file: write model aes_round_Pipeline_VITIS_LOOP_308_1
INFO-FLOW: To file: write model aes_round
INFO-FLOW: To file: write model aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21
INFO-FLOW: To file: write model aes_main_Pipeline_VITIS_LOOP_276_1
INFO-FLOW: To file: write model aes_main_Pipeline_VITIS_LOOP_308_12
INFO-FLOW: To file: write model aes_main
INFO-FLOW: To file: write model aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4
INFO-FLOW: To file: write model aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2
INFO-FLOW: To file: write model aes_invRound_Pipeline_invShiftRowLoop
INFO-FLOW: To file: write model aes_invRound_Pipeline_VITIS_LOOP_507_1
INFO-FLOW: To file: write model aes_invRound_Pipeline_VITIS_LOOP_308_1
INFO-FLOW: To file: write model aes_invRound_Pipeline_invMixColumnsLoop
INFO-FLOW: To file: write model aes_invRound
INFO-FLOW: To file: write model aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
INFO-FLOW: To file: write model aes_invMain_Pipeline_invShiftRowLoop
INFO-FLOW: To file: write model aes_invMain_Pipeline_VITIS_LOOP_507_1
INFO-FLOW: To file: write model aes_invMain_Pipeline_VITIS_LOOP_308_1
INFO-FLOW: To file: write model aes_invMain
INFO-FLOW: To file: write model aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4
INFO-FLOW: To file: write model aes_Pipeline_VITIS_LOOP_85_4
INFO-FLOW: To file: write model aes_Pipeline_VITIS_LOOP_94_5
INFO-FLOW: To file: write model aes
INFO-FLOW: Generating Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.152 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/vhdl' dstVlogDir='Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/vlog' tclDir='Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db' modelList='aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_urem_8ns_6ns_5_12_1
aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R
aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_main_roundKey_RAM_AUTO_1R1W
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_key_array128_RAM_AUTO_1R1W
aes_expandedKey_RAM_AUTO_1R1W
aes_block_RAM_AUTO_1R1W
aes_CTRL_BUS_s_axi
aes_control_s_axi
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_Pipeline_1
aes_Pipeline_2
aes_Pipeline_3
aes_Pipeline_VITIS_LOOP_70_2
aes_Pipeline_VITIS_LOOP_75_3
aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2
expandKey_Pipeline_VITIS_LOOP_227_1
expandKey_Pipeline_expandKeyLoop
expandKey
aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
aes_main_Pipeline_VITIS_LOOP_308_1
aes_round_Pipeline_VITIS_LOOP_276_1
galois_multiplication
aes_round_Pipeline_mixColumnsLoop
aes_round_Pipeline_VITIS_LOOP_308_1
aes_round
aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21
aes_main_Pipeline_VITIS_LOOP_276_1
aes_main_Pipeline_VITIS_LOOP_308_12
aes_main
aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4
aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2
aes_invRound_Pipeline_invShiftRowLoop
aes_invRound_Pipeline_VITIS_LOOP_507_1
aes_invRound_Pipeline_VITIS_LOOP_308_1
aes_invRound_Pipeline_invMixColumnsLoop
aes_invRound
aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
aes_invMain_Pipeline_invShiftRowLoop
aes_invMain_Pipeline_VITIS_LOOP_507_1
aes_invMain_Pipeline_VITIS_LOOP_308_1
aes_invMain
aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4
aes_Pipeline_VITIS_LOOP_85_4
aes_Pipeline_VITIS_LOOP_94_5
aes
' expOnly='0'
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.9 sec.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.237 sec.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.437 sec.
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.compgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CTRL_BUS.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./CTRL_BUS.slave.tcl 
Command       ap_source done; 1.537 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.555 seconds; current allocated memory: 1.620 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='aes_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name expandKey
INFO-FLOW: No bind nodes found for module_name galois_multiplication
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=Z:/Users/hiqbal/AES_Power_Monitor/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_urem_8ns_6ns_5_12_1
aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R
aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_main_roundKey_RAM_AUTO_1R1W
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_key_array128_RAM_AUTO_1R1W
aes_expandedKey_RAM_AUTO_1R1W
aes_block_RAM_AUTO_1R1W
aes_CTRL_BUS_s_axi
aes_control_s_axi
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_Pipeline_1
aes_Pipeline_2
aes_Pipeline_3
aes_Pipeline_VITIS_LOOP_70_2
aes_Pipeline_VITIS_LOOP_75_3
aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2
expandKey_Pipeline_VITIS_LOOP_227_1
expandKey_Pipeline_expandKeyLoop
expandKey
aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
aes_main_Pipeline_VITIS_LOOP_308_1
aes_round_Pipeline_VITIS_LOOP_276_1
galois_multiplication
aes_round_Pipeline_mixColumnsLoop
aes_round_Pipeline_VITIS_LOOP_308_1
aes_round
aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21
aes_main_Pipeline_VITIS_LOOP_276_1
aes_main_Pipeline_VITIS_LOOP_308_12
aes_main
aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4
aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2
aes_invRound_Pipeline_invShiftRowLoop
aes_invRound_Pipeline_VITIS_LOOP_507_1
aes_invRound_Pipeline_VITIS_LOOP_308_1
aes_invRound_Pipeline_invMixColumnsLoop
aes_invRound
aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
aes_invMain_Pipeline_invShiftRowLoop
aes_invMain_Pipeline_VITIS_LOOP_507_1
aes_invMain_Pipeline_VITIS_LOOP_308_1
aes_invMain
aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4
aes_Pipeline_VITIS_LOOP_85_4
aes_Pipeline_VITIS_LOOP_94_5
aes
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/top-io-be.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.constraint.tcl 
Execute       sc_get_clocks aes 
Execute       source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_BUS_s_axi_U SOURCE {} VARIABLE {} MODULE aes LOOP {} BUNDLEDNAME CTRL_BUS DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE aes LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST aes MODULE2INSTS {aes aes aes_Pipeline_1 grp_aes_Pipeline_1_fu_273 aes_Pipeline_2 grp_aes_Pipeline_2_fu_279 aes_Pipeline_3 grp_aes_Pipeline_3_fu_284 aes_Pipeline_VITIS_LOOP_70_2 grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289 aes_Pipeline_VITIS_LOOP_75_3 grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312 aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337 expandKey grp_expandKey_fu_343 expandKey_Pipeline_VITIS_LOOP_227_1 grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44 expandKey_Pipeline_expandKeyLoop grp_expandKey_Pipeline_expandKeyLoop_fu_56 aes_main grp_aes_main_fu_358 aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246 aes_main_Pipeline_VITIS_LOOP_308_1 grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254 aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261 aes_main_Pipeline_VITIS_LOOP_276_1 grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269 aes_round grp_aes_round_fu_277 aes_round_Pipeline_VITIS_LOOP_276_1 grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158 aes_round_Pipeline_mixColumnsLoop grp_aes_round_Pipeline_mixColumnsLoop_fu_166 galois_multiplication {grp_galois_multiplication_fu_85 grp_galois_multiplication_fu_92 grp_galois_multiplication_fu_99 grp_galois_multiplication_fu_87 grp_galois_multiplication_fu_94 grp_galois_multiplication_fu_101 grp_galois_multiplication_fu_108} aes_round_Pipeline_VITIS_LOOP_308_1 grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172 aes_main_Pipeline_VITIS_LOOP_308_12 grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286 aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368 aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374 aes_invMain grp_aes_invMain_fu_380 aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249 aes_invRound grp_aes_invRound_fu_256 aes_invRound_Pipeline_VITIS_LOOP_507_1 grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104 aes_invRound_Pipeline_invShiftRowLoop grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112 aes_invRound_Pipeline_VITIS_LOOP_308_1 grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127 aes_invRound_Pipeline_invMixColumnsLoop grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135 aes_invMain_Pipeline_VITIS_LOOP_507_1 grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265 aes_invMain_Pipeline_invShiftRowLoop grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273 aes_invMain_Pipeline_VITIS_LOOP_308_1 grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288 aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390 aes_Pipeline_VITIS_LOOP_85_4 grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396 aes_Pipeline_VITIS_LOOP_94_5 grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420} INST2MODULE {aes aes grp_aes_Pipeline_1_fu_273 aes_Pipeline_1 grp_aes_Pipeline_2_fu_279 aes_Pipeline_2 grp_aes_Pipeline_3_fu_284 aes_Pipeline_3 grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289 aes_Pipeline_VITIS_LOOP_70_2 grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312 aes_Pipeline_VITIS_LOOP_75_3 grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337 aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 grp_expandKey_fu_343 expandKey grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44 expandKey_Pipeline_VITIS_LOOP_227_1 grp_expandKey_Pipeline_expandKeyLoop_fu_56 expandKey_Pipeline_expandKeyLoop grp_aes_main_fu_358 aes_main grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246 aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254 aes_main_Pipeline_VITIS_LOOP_308_1 grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261 aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269 aes_main_Pipeline_VITIS_LOOP_276_1 grp_aes_round_fu_277 aes_round grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158 aes_round_Pipeline_VITIS_LOOP_276_1 grp_aes_round_Pipeline_mixColumnsLoop_fu_166 aes_round_Pipeline_mixColumnsLoop grp_galois_multiplication_fu_85 galois_multiplication grp_galois_multiplication_fu_92 galois_multiplication grp_galois_multiplication_fu_99 galois_multiplication grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172 aes_round_Pipeline_VITIS_LOOP_308_1 grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286 aes_main_Pipeline_VITIS_LOOP_308_12 grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368 aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374 aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 grp_aes_invMain_fu_380 aes_invMain grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249 aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 grp_aes_invRound_fu_256 aes_invRound grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104 aes_invRound_Pipeline_VITIS_LOOP_507_1 grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112 aes_invRound_Pipeline_invShiftRowLoop grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127 aes_invRound_Pipeline_VITIS_LOOP_308_1 grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135 aes_invRound_Pipeline_invMixColumnsLoop grp_galois_multiplication_fu_87 galois_multiplication grp_galois_multiplication_fu_94 galois_multiplication grp_galois_multiplication_fu_101 galois_multiplication grp_galois_multiplication_fu_108 galois_multiplication grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265 aes_invMain_Pipeline_VITIS_LOOP_507_1 grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273 aes_invMain_Pipeline_invShiftRowLoop grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288 aes_invMain_Pipeline_VITIS_LOOP_308_1 grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390 aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396 aes_Pipeline_VITIS_LOOP_85_4 grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420 aes_Pipeline_VITIS_LOOP_94_5} INSTDATA {aes {DEPTH 1 CHILDREN {grp_aes_Pipeline_1_fu_273 grp_aes_Pipeline_2_fu_279 grp_aes_Pipeline_3_fu_284 grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289 grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312 grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337 grp_expandKey_fu_343 grp_aes_main_fu_358 grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368 grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374 grp_aes_invMain_fu_380 grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390 grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396 grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420}} grp_aes_Pipeline_1_fu_273 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_2_fu_279 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_3_fu_284 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337 {DEPTH 2 CHILDREN {}} grp_expandKey_fu_343 {DEPTH 2 CHILDREN {grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44 grp_expandKey_Pipeline_expandKeyLoop_fu_56}} grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44 {DEPTH 3 CHILDREN {}} grp_expandKey_Pipeline_expandKeyLoop_fu_56 {DEPTH 3 CHILDREN {}} grp_aes_main_fu_358 {DEPTH 2 CHILDREN {grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246 grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254 grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261 grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269 grp_aes_round_fu_277 grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286}} grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246 {DEPTH 3 CHILDREN {}} grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254 {DEPTH 3 CHILDREN {}} grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261 {DEPTH 3 CHILDREN {}} grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269 {DEPTH 3 CHILDREN {}} grp_aes_round_fu_277 {DEPTH 3 CHILDREN {grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158 grp_aes_round_Pipeline_mixColumnsLoop_fu_166 grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172}} grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158 {DEPTH 4 CHILDREN {}} grp_aes_round_Pipeline_mixColumnsLoop_fu_166 {DEPTH 4 CHILDREN {grp_galois_multiplication_fu_85 grp_galois_multiplication_fu_92 grp_galois_multiplication_fu_99}} grp_galois_multiplication_fu_85 {DEPTH 5 CHILDREN {}} grp_galois_multiplication_fu_92 {DEPTH 5 CHILDREN {}} grp_galois_multiplication_fu_99 {DEPTH 5 CHILDREN {}} grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172 {DEPTH 4 CHILDREN {}} grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286 {DEPTH 3 CHILDREN {}} grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374 {DEPTH 2 CHILDREN {}} grp_aes_invMain_fu_380 {DEPTH 2 CHILDREN {grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249 grp_aes_invRound_fu_256 grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265 grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273 grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288}} grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249 {DEPTH 3 CHILDREN {}} grp_aes_invRound_fu_256 {DEPTH 3 CHILDREN {grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104 grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112 grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127 grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135}} grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104 {DEPTH 4 CHILDREN {}} grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112 {DEPTH 4 CHILDREN {}} grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127 {DEPTH 4 CHILDREN {}} grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135 {DEPTH 4 CHILDREN {grp_galois_multiplication_fu_87 grp_galois_multiplication_fu_94 grp_galois_multiplication_fu_101 grp_galois_multiplication_fu_108}} grp_galois_multiplication_fu_87 {DEPTH 5 CHILDREN {}} grp_galois_multiplication_fu_94 {DEPTH 5 CHILDREN {}} grp_galois_multiplication_fu_101 {DEPTH 5 CHILDREN {}} grp_galois_multiplication_fu_108 {DEPTH 5 CHILDREN {}} grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265 {DEPTH 3 CHILDREN {}} grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273 {DEPTH 3 CHILDREN {}} grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288 {DEPTH 3 CHILDREN {}} grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396 {DEPTH 2 CHILDREN {}} grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420 {DEPTH 2 CHILDREN {}}} MODULEDATA {aes_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_58_p2 SOURCE {} VARIABLE empty_71 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_62_p2 SOURCE {} VARIABLE empty_69 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_62_p2 SOURCE {} VARIABLE empty_67 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_VITIS_LOOP_70_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_129_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_70_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_VITIS_LOOP_75_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_181_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln475_fu_105_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475 VARIABLE add_ln475 LOOP VITIS_LOOP_475_1_VITIS_LOOP_478_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln475_1_fu_131_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475 VARIABLE add_ln475_1 LOOP VITIS_LOOP_475_1_VITIS_LOOP_478_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_fu_165_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479 VARIABLE add_ln479 LOOP VITIS_LOOP_475_1_VITIS_LOOP_478_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_1_fu_188_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479 VARIABLE add_ln479_1 LOOP VITIS_LOOP_475_1_VITIS_LOOP_478_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_fu_194_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478 VARIABLE add_ln478 LOOP VITIS_LOOP_475_1_VITIS_LOOP_478_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} expandKey_Pipeline_VITIS_LOOP_227_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_95_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227 VARIABLE add_ln227 LOOP VITIS_LOOP_227_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_105_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228 VARIABLE add_ln228 LOOP VITIS_LOOP_227_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} expandKey_Pipeline_expandKeyLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_325_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239 VARIABLE add_ln239 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_1_fu_335_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239 VARIABLE add_ln239_1 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_2_fu_345_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239 VARIABLE add_ln239_2 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_3_fu_369_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:239 VARIABLE add_ln239_3 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rconIteration_2_fu_406_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:247 VARIABLE rconIteration_2 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln263_fu_360_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263 VARIABLE sub_ln263 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_fu_475_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264 VARIABLE add_ln264 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln263_1_fu_480_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263 VARIABLE sub_ln263_1 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_1_fu_527_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264 VARIABLE add_ln264_1 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln263_2_fu_532_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263 VARIABLE sub_ln263_2 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_2_fu_558_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264 VARIABLE add_ln264_2 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln263_3_fu_563_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263 VARIABLE sub_ln263_3 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_3_fu_314_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264 VARIABLE add_ln264_3 LOOP expandKeyLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sbox_U SOURCE {} VARIABLE sbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Rcon_U SOURCE {} VARIABLE Rcon LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_fu_105_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398 VARIABLE add_ln398 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_2_fu_131_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398 VARIABLE add_ln398_2 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_187_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_1_fu_205_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402_1 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_153_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401 VARIABLE add_ln401 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_main_Pipeline_VITIS_LOOP_308_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_78_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_round_Pipeline_VITIS_LOOP_276_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_79_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276 VARIABLE add_ln276 LOOP VITIS_LOOP_276_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sbox_U SOURCE {} VARIABLE sbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_round_Pipeline_mixColumnsLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln337_fu_128_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337 VARIABLE add_ln337 LOOP mixColumnsLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_round_Pipeline_VITIS_LOOP_308_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_78_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_round {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_194_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285 VARIABLE i_5 LOOP shiftRowsLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_263_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296 VARIABLE add_ln296 LOOP VITIS_LOOP_296_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_fu_119_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398 VARIABLE add_ln398 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_1_fu_145_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398 VARIABLE add_ln398_1 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_210_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_1_fu_228_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402_1 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_167_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401 VARIABLE add_ln401 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_main_Pipeline_VITIS_LOOP_276_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_79_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276 VARIABLE add_ln276 LOOP VITIS_LOOP_276_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sbox_U SOURCE {} VARIABLE sbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_main_Pipeline_VITIS_LOOP_308_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_78_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_main {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME roundKey_U SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:410 VARIABLE roundKey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_1_fu_321_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398 VARIABLE add_ln398_1 LOOP VITIS_LOOP_398_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_359_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401 VARIABLE add_ln401 LOOP VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_374_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402 LOOP VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_2_fu_396_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402_2 LOOP VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln415_fu_343_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415 VARIABLE add_ln415 LOOP VITIS_LOOP_415_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_414_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285 VARIABLE i_12 LOOP shiftRowsLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_483_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296 VARIABLE add_ln296 LOOP VITIS_LOOP_296_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln489_fu_105_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:489 VARIABLE add_ln489 LOOP VITIS_LOOP_489_3_VITIS_LOOP_492_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln489_1_fu_131_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:489 VARIABLE add_ln489_1 LOOP VITIS_LOOP_489_3_VITIS_LOOP_492_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln493_fu_177_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:493 VARIABLE add_ln493 LOOP VITIS_LOOP_489_3_VITIS_LOOP_492_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln493_1_fu_188_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:493 VARIABLE add_ln493_1 LOOP VITIS_LOOP_489_3_VITIS_LOOP_492_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_fu_194_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:492 VARIABLE add_ln492 LOOP VITIS_LOOP_489_3_VITIS_LOOP_492_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln665_fu_105_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665 VARIABLE add_ln665 LOOP VITIS_LOOP_665_1_VITIS_LOOP_668_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln665_1_fu_131_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665 VARIABLE add_ln665_1 LOOP VITIS_LOOP_665_1_VITIS_LOOP_668_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln669_fu_165_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669 VARIABLE add_ln669 LOOP VITIS_LOOP_665_1_VITIS_LOOP_668_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln669_1_fu_188_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669 VARIABLE add_ln669_1 LOOP VITIS_LOOP_665_1_VITIS_LOOP_668_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln668_fu_194_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668 VARIABLE add_ln668 LOOP VITIS_LOOP_665_1_VITIS_LOOP_668_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invRound_Pipeline_invShiftRowLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_171_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525 VARIABLE add_ln525 LOOP invShiftRowLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invRound_Pipeline_VITIS_LOOP_507_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln507_fu_79_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:507 VARIABLE add_ln507 LOOP VITIS_LOOP_507_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME rsbox_U SOURCE {} VARIABLE rsbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_invRound_Pipeline_VITIS_LOOP_308_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_78_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invRound_Pipeline_invMixColumnsLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln542_fu_134_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542 VARIABLE add_ln542 LOOP invMixColumnsLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invRound {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_17_fu_159_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515 VARIABLE i_17 LOOP VITIS_LOOP_515_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_fu_105_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398 VARIABLE add_ln398 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_3_fu_131_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398 VARIABLE add_ln398_3 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_187_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_3_fu_205_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402_3 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_153_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401 VARIABLE add_ln401 LOOP VITIS_LOOP_398_1_VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain_Pipeline_invShiftRowLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_171_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525 VARIABLE add_ln525 LOOP invShiftRowLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain_Pipeline_VITIS_LOOP_507_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln507_fu_79_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:507 VARIABLE add_ln507 LOOP VITIS_LOOP_507_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain_Pipeline_VITIS_LOOP_308_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_78_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_invMain {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME roundKey_U SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:600 VARIABLE roundKey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_fu_313_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398 VARIABLE add_ln398 LOOP VITIS_LOOP_398_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_346_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401 VARIABLE add_ln401 LOOP VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_361_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402 LOOP VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_4_fu_383_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402_4 LOOP VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_411_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln605_fu_422_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605 VARIABLE add_ln605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_3_fu_467_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398 VARIABLE add_ln398_3 LOOP VITIS_LOOP_398_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_1_fu_505_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401 VARIABLE add_ln401_1 LOOP VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_5_fu_524_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402_5 LOOP VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_6_fu_546_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 VARIABLE add_ln402_6 LOOP VITIS_LOOP_401_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln605_1_fu_489_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605 VARIABLE add_ln605_1 LOOP VITIS_LOOP_605_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_28_fu_568_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515 VARIABLE i_28 LOOP VITIS_LOOP_515_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME rsbox_U SOURCE {} VARIABLE rsbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln679_fu_105_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:679 VARIABLE add_ln679 LOOP VITIS_LOOP_679_3_VITIS_LOOP_682_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln679_1_fu_131_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:679 VARIABLE add_ln679_1 LOOP VITIS_LOOP_679_3_VITIS_LOOP_682_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln683_fu_177_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:683 VARIABLE add_ln683 LOOP VITIS_LOOP_679_3_VITIS_LOOP_682_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln683_1_fu_188_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:683 VARIABLE add_ln683_1 LOOP VITIS_LOOP_679_3_VITIS_LOOP_682_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln682_fu_194_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:682 VARIABLE add_ln682 LOOP VITIS_LOOP_679_3_VITIS_LOOP_682_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_VITIS_LOOP_85_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_154_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_Pipeline_VITIS_LOOP_94_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_154_p2 SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_94_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME key_array128_U SOURCE {} VARIABLE key_array128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME expandedKey_U SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:629 VARIABLE expandedKey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME block_U SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:632 VARIABLE block LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME expandedKey_1_U SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:439 VARIABLE expandedKey_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME block_1_U SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:442 VARIABLE block_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME plaintext_array_U SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:58 VARIABLE plaintext_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ciphertext_array_U SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59 VARIABLE ciphertext_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME decryptedtext_array_U SOURCE AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:60 VARIABLE decryptedtext_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 9 URAM 0}} expandKey {AREA {DSP 0 BRAM 2 URAM 0}} galois_multiplication {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.633 seconds; current allocated memory: 1.620 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
Execute       syn_report -model aes -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
Command       syn_report done; 0.132 sec.
Command     autosyn done; 96.702 sec.
Command   csynth_design done; 119.588 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 5 seconds. Elapsed time: 119.588 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 125.266 sec.
Execute cleanup_all 
INFO-FLOW: Workspace Z:/Users/hiqbal/AES_Power_Monitor/solution1 opened at Wed Apr 17 16:05:14 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.183 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.416 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 4.587 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.281 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./AES_Power_Monitor/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
Execute     set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=aes xml_exists=0
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to aes
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=19
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=89 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_urem_8ns_6ns_5_12_1
aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R
aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_main_roundKey_RAM_AUTO_1R1W
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_flow_control_loop_pipe_sequential_init
aes_key_array128_RAM_AUTO_1R1W
aes_expandedKey_RAM_AUTO_1R1W
aes_block_RAM_AUTO_1R1W
aes_CTRL_BUS_s_axi
aes_control_s_axi
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_regslice_both
aes_Pipeline_1
aes_Pipeline_2
aes_Pipeline_3
aes_Pipeline_VITIS_LOOP_70_2
aes_Pipeline_VITIS_LOOP_75_3
aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2
expandKey_Pipeline_VITIS_LOOP_227_1
expandKey_Pipeline_expandKeyLoop
expandKey
aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
aes_main_Pipeline_VITIS_LOOP_308_1
aes_round_Pipeline_VITIS_LOOP_276_1
galois_multiplication
aes_round_Pipeline_mixColumnsLoop
aes_round_Pipeline_VITIS_LOOP_308_1
aes_round
aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21
aes_main_Pipeline_VITIS_LOOP_276_1
aes_main_Pipeline_VITIS_LOOP_308_12
aes_main
aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4
aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2
aes_invRound_Pipeline_invShiftRowLoop
aes_invRound_Pipeline_VITIS_LOOP_507_1
aes_invRound_Pipeline_VITIS_LOOP_308_1
aes_invRound_Pipeline_invMixColumnsLoop
aes_invRound
aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
aes_invMain_Pipeline_invShiftRowLoop
aes_invMain_Pipeline_VITIS_LOOP_507_1
aes_invMain_Pipeline_VITIS_LOOP_308_1
aes_invMain
aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4
aes_Pipeline_VITIS_LOOP_85_4
aes_Pipeline_VITIS_LOOP_94_5
aes
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/top-io-be.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_2.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_3.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_70_2.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_75_3.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_VITIS_LOOP_227_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey_Pipeline_expandKeyLoop.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/expandKey.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_276_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/galois_multiplication.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_mixColumnsLoop.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round_Pipeline_VITIS_LOOP_308_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_round.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_276_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main_Pipeline_VITIS_LOOP_308_12.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_main.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invShiftRowLoop.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_507_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_VITIS_LOOP_308_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound_Pipeline_invMixColumnsLoop.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invRound.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_invShiftRowLoop.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_507_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain_Pipeline_VITIS_LOOP_308_1.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_invMain.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_85_4.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes_Pipeline_VITIS_LOOP_94_5.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.constraint.tcl 
Execute     sc_get_clocks aes 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to aes
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.compgen.dataonly.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=aes
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.rtl_wrap.cfg.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.constraint.tcl 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/aes.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source Z:/Users/hiqbal/AES_Power_Monitor/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec Z:/Users/hiqbal/AES_Power_Monitor/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success Z:/Users/hiqbal/AES_Power_Monitor/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s AES_Power_Monitor/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file AES_Power_Monitor/solution1/impl/export.zip
Command   export_design done; 31.374 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 31.375 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 36.538 sec.
Execute cleanup_all 
