

================================================================
== Vivado HLS Report for 'InnerProd_1'
================================================================
* Date:           Sat Aug  1 17:20:16 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  721407|  721408|  721407|  721408|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+-----+-----+-----+-----+----------+
        |                            |                  |  Latency  |  Interval | Pipeline |
        |          Instance          |      Module      | min | max | min | max |   Type   |
        +----------------------------+------------------+-----+-----+-----+-----+----------+
        |grp_operator_float_1_fu_93  |operator_float_1  |   10|   10|   11|   11| function |
        +----------------------------+------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  721407|  721407|      2818|          -|          -|   256|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|    1324|   2207|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   2256|
|Register         |        -|      -|    2901|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    4225|   4495|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+-------+------+------+
    |          Instance          |      Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------+------------------+---------+-------+------+------+
    |grp_operator_float_1_fu_93  |operator_float_1  |        0|     16|  1324|  2207|
    +----------------------------+------------------+---------+-------+------+------+
    |Total                       |                  |        0|     16|  1324|  2207|
    +----------------------------+------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_20_fu_119_p2                     |     +    |      0|  0|  15|           8|           1|
    |exitcond1_fu_125_p2                |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_state1004                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1004_ignore_call457  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1005                 |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  32|          19|           6|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+------+-----------+-----+-----------+
    |            Name            |  LUT | Input Size| Bits| Total Bits|
    +----------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                   |  2193|       2820|    1|       2820|
    |fft_kernel_modu2_M_1_blk_n  |     9|          2|    1|          2|
    |fft_kernel_modu2_M_s_blk_n  |     9|          2|    1|          2|
    |fft_kernel_modu_M_i_blk_n   |     9|          2|    1|          2|
    |fft_kernel_modu_M_i_read    |     9|          2|    1|          2|
    |fft_kernel_modu_M_r_blk_n   |     9|          2|    1|          2|
    |fft_kernel_modu_M_r_read    |     9|          2|    1|          2|
    |r_reg_78                    |     9|          2|    8|         16|
    +----------------------------+------+-----------+-----+-----------+
    |Total                       |  2256|       2834|   15|       2848|
    +----------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                |  2819|   0|  2819|          0|
    |exitcond1_reg_138                        |     1|   0|     1|          0|
    |grp_operator_float_1_fu_93_ap_start_reg  |     1|   0|     1|          0|
    |r_20_reg_133                             |     8|   0|     8|          0|
    |r_reg_78                                 |     8|   0|     8|          0|
    |reg_109                                  |    32|   0|    32|          0|
    |reg_114                                  |    32|   0|    32|          0|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    |  2901|   0|  2901|          0|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      InnerProd.1     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      InnerProd.1     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      InnerProd.1     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      InnerProd.1     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      InnerProd.1     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      InnerProd.1     | return value |
|fft_kernel_modu_M_r_dout     |  in |   32|   ap_fifo  |  fft_kernel_modu_M_r |    pointer   |
|fft_kernel_modu_M_r_empty_n  |  in |    1|   ap_fifo  |  fft_kernel_modu_M_r |    pointer   |
|fft_kernel_modu_M_r_read     | out |    1|   ap_fifo  |  fft_kernel_modu_M_r |    pointer   |
|fft_kernel_modu_M_i_dout     |  in |   32|   ap_fifo  |  fft_kernel_modu_M_i |    pointer   |
|fft_kernel_modu_M_i_empty_n  |  in |    1|   ap_fifo  |  fft_kernel_modu_M_i |    pointer   |
|fft_kernel_modu_M_i_read     | out |    1|   ap_fifo  |  fft_kernel_modu_M_i |    pointer   |
|fft_kernel_modu2_M_s_din     | out |   32|   ap_fifo  | fft_kernel_modu2_M_s |    pointer   |
|fft_kernel_modu2_M_s_full_n  |  in |    1|   ap_fifo  | fft_kernel_modu2_M_s |    pointer   |
|fft_kernel_modu2_M_s_write   | out |    1|   ap_fifo  | fft_kernel_modu2_M_s |    pointer   |
|fft_kernel_modu2_M_1_din     | out |   32|   ap_fifo  | fft_kernel_modu2_M_1 |    pointer   |
|fft_kernel_modu2_M_1_full_n  |  in |    1|   ap_fifo  | fft_kernel_modu2_M_1 |    pointer   |
|fft_kernel_modu2_M_1_write   | out |    1|   ap_fifo  | fft_kernel_modu2_M_1 |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

