#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16f54c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16b8320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16c0250 .functor NOT 1, L_0x1725a70, C4<0>, C4<0>, C4<0>;
L_0x1725850 .functor XOR 2, L_0x17256f0, L_0x17257b0, C4<00>, C4<00>;
L_0x1725960 .functor XOR 2, L_0x1725850, L_0x17258c0, C4<00>, C4<00>;
v0x171f170_0 .net *"_ivl_10", 1 0, L_0x17258c0;  1 drivers
v0x171f270_0 .net *"_ivl_12", 1 0, L_0x1725960;  1 drivers
v0x171f350_0 .net *"_ivl_2", 1 0, L_0x1722440;  1 drivers
v0x171f410_0 .net *"_ivl_4", 1 0, L_0x17256f0;  1 drivers
v0x171f4f0_0 .net *"_ivl_6", 1 0, L_0x17257b0;  1 drivers
v0x171f620_0 .net *"_ivl_8", 1 0, L_0x1725850;  1 drivers
v0x171f700_0 .net "a", 0 0, v0x171aea0_0;  1 drivers
v0x171f7a0_0 .net "b", 0 0, v0x171af40_0;  1 drivers
v0x171f840_0 .net "c", 0 0, v0x171afe0_0;  1 drivers
v0x171f8e0_0 .var "clk", 0 0;
v0x171f980_0 .net "d", 0 0, v0x171b120_0;  1 drivers
v0x171fa20_0 .net "out_pos_dut", 0 0, L_0x1725590;  1 drivers
v0x171fac0_0 .net "out_pos_ref", 0 0, L_0x1720ff0;  1 drivers
v0x171fb60_0 .net "out_sop_dut", 0 0, L_0x1724520;  1 drivers
v0x171fc00_0 .net "out_sop_ref", 0 0, L_0x16f69d0;  1 drivers
v0x171fca0_0 .var/2u "stats1", 223 0;
v0x171fd40_0 .var/2u "strobe", 0 0;
v0x171fde0_0 .net "tb_match", 0 0, L_0x1725a70;  1 drivers
v0x171feb0_0 .net "tb_mismatch", 0 0, L_0x16c0250;  1 drivers
v0x171ff50_0 .net "wavedrom_enable", 0 0, v0x171b3f0_0;  1 drivers
v0x1720020_0 .net "wavedrom_title", 511 0, v0x171b490_0;  1 drivers
L_0x1722440 .concat [ 1 1 0 0], L_0x1720ff0, L_0x16f69d0;
L_0x17256f0 .concat [ 1 1 0 0], L_0x1720ff0, L_0x16f69d0;
L_0x17257b0 .concat [ 1 1 0 0], L_0x1725590, L_0x1724520;
L_0x17258c0 .concat [ 1 1 0 0], L_0x1720ff0, L_0x16f69d0;
L_0x1725a70 .cmp/eeq 2, L_0x1722440, L_0x1725960;
S_0x16bcf80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16b8320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16c0630 .functor AND 1, v0x171afe0_0, v0x171b120_0, C4<1>, C4<1>;
L_0x16c0a10 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x16c0df0 .functor NOT 1, v0x171af40_0, C4<0>, C4<0>, C4<0>;
L_0x16c1070 .functor AND 1, L_0x16c0a10, L_0x16c0df0, C4<1>, C4<1>;
L_0x16d9c70 .functor AND 1, L_0x16c1070, v0x171afe0_0, C4<1>, C4<1>;
L_0x16f69d0 .functor OR 1, L_0x16c0630, L_0x16d9c70, C4<0>, C4<0>;
L_0x1720470 .functor NOT 1, v0x171af40_0, C4<0>, C4<0>, C4<0>;
L_0x17204e0 .functor OR 1, L_0x1720470, v0x171b120_0, C4<0>, C4<0>;
L_0x17205f0 .functor AND 1, v0x171afe0_0, L_0x17204e0, C4<1>, C4<1>;
L_0x17206b0 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x1720780 .functor OR 1, L_0x17206b0, v0x171af40_0, C4<0>, C4<0>;
L_0x17207f0 .functor AND 1, L_0x17205f0, L_0x1720780, C4<1>, C4<1>;
L_0x1720970 .functor NOT 1, v0x171af40_0, C4<0>, C4<0>, C4<0>;
L_0x17209e0 .functor OR 1, L_0x1720970, v0x171b120_0, C4<0>, C4<0>;
L_0x1720900 .functor AND 1, v0x171afe0_0, L_0x17209e0, C4<1>, C4<1>;
L_0x1720b70 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x1720c70 .functor OR 1, L_0x1720b70, v0x171b120_0, C4<0>, C4<0>;
L_0x1720d30 .functor AND 1, L_0x1720900, L_0x1720c70, C4<1>, C4<1>;
L_0x1720ee0 .functor XNOR 1, L_0x17207f0, L_0x1720d30, C4<0>, C4<0>;
v0x16bfb80_0 .net *"_ivl_0", 0 0, L_0x16c0630;  1 drivers
v0x16bff80_0 .net *"_ivl_12", 0 0, L_0x1720470;  1 drivers
v0x16c0360_0 .net *"_ivl_14", 0 0, L_0x17204e0;  1 drivers
v0x16c0740_0 .net *"_ivl_16", 0 0, L_0x17205f0;  1 drivers
v0x16c0b20_0 .net *"_ivl_18", 0 0, L_0x17206b0;  1 drivers
v0x16c0f00_0 .net *"_ivl_2", 0 0, L_0x16c0a10;  1 drivers
v0x16c1180_0 .net *"_ivl_20", 0 0, L_0x1720780;  1 drivers
v0x1719410_0 .net *"_ivl_24", 0 0, L_0x1720970;  1 drivers
v0x17194f0_0 .net *"_ivl_26", 0 0, L_0x17209e0;  1 drivers
v0x17195d0_0 .net *"_ivl_28", 0 0, L_0x1720900;  1 drivers
v0x17196b0_0 .net *"_ivl_30", 0 0, L_0x1720b70;  1 drivers
v0x1719790_0 .net *"_ivl_32", 0 0, L_0x1720c70;  1 drivers
v0x1719870_0 .net *"_ivl_36", 0 0, L_0x1720ee0;  1 drivers
L_0x7faf068c2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1719930_0 .net *"_ivl_38", 0 0, L_0x7faf068c2018;  1 drivers
v0x1719a10_0 .net *"_ivl_4", 0 0, L_0x16c0df0;  1 drivers
v0x1719af0_0 .net *"_ivl_6", 0 0, L_0x16c1070;  1 drivers
v0x1719bd0_0 .net *"_ivl_8", 0 0, L_0x16d9c70;  1 drivers
v0x1719cb0_0 .net "a", 0 0, v0x171aea0_0;  alias, 1 drivers
v0x1719d70_0 .net "b", 0 0, v0x171af40_0;  alias, 1 drivers
v0x1719e30_0 .net "c", 0 0, v0x171afe0_0;  alias, 1 drivers
v0x1719ef0_0 .net "d", 0 0, v0x171b120_0;  alias, 1 drivers
v0x1719fb0_0 .net "out_pos", 0 0, L_0x1720ff0;  alias, 1 drivers
v0x171a070_0 .net "out_sop", 0 0, L_0x16f69d0;  alias, 1 drivers
v0x171a130_0 .net "pos0", 0 0, L_0x17207f0;  1 drivers
v0x171a1f0_0 .net "pos1", 0 0, L_0x1720d30;  1 drivers
L_0x1720ff0 .functor MUXZ 1, L_0x7faf068c2018, L_0x17207f0, L_0x1720ee0, C4<>;
S_0x171a370 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16b8320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x171aea0_0 .var "a", 0 0;
v0x171af40_0 .var "b", 0 0;
v0x171afe0_0 .var "c", 0 0;
v0x171b080_0 .net "clk", 0 0, v0x171f8e0_0;  1 drivers
v0x171b120_0 .var "d", 0 0;
v0x171b210_0 .var/2u "fail", 0 0;
v0x171b2b0_0 .var/2u "fail1", 0 0;
v0x171b350_0 .net "tb_match", 0 0, L_0x1725a70;  alias, 1 drivers
v0x171b3f0_0 .var "wavedrom_enable", 0 0;
v0x171b490_0 .var "wavedrom_title", 511 0;
E_0x16cd720/0 .event negedge, v0x171b080_0;
E_0x16cd720/1 .event posedge, v0x171b080_0;
E_0x16cd720 .event/or E_0x16cd720/0, E_0x16cd720/1;
S_0x171a6a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x171a370;
 .timescale -12 -12;
v0x171a8e0_0 .var/2s "i", 31 0;
E_0x16cd5c0 .event posedge, v0x171b080_0;
S_0x171a9e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x171a370;
 .timescale -12 -12;
v0x171abe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x171acc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x171a370;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x171b670 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16b8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17211a0 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x1721230 .functor NOT 1, v0x171af40_0, C4<0>, C4<0>, C4<0>;
L_0x17213d0 .functor AND 1, L_0x17211a0, L_0x1721230, C4<1>, C4<1>;
L_0x17214e0 .functor NOT 1, v0x171afe0_0, C4<0>, C4<0>, C4<0>;
L_0x1721690 .functor AND 1, L_0x17213d0, L_0x17214e0, C4<1>, C4<1>;
L_0x17217a0 .functor NOT 1, v0x171b120_0, C4<0>, C4<0>, C4<0>;
L_0x1721960 .functor AND 1, L_0x1721690, L_0x17217a0, C4<1>, C4<1>;
L_0x1721a70 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x1721c40 .functor NOT 1, v0x171af40_0, C4<0>, C4<0>, C4<0>;
L_0x1721cb0 .functor AND 1, L_0x1721a70, L_0x1721c40, C4<1>, C4<1>;
L_0x1721e20 .functor NOT 1, v0x171afe0_0, C4<0>, C4<0>, C4<0>;
L_0x1721e90 .functor AND 1, L_0x1721cb0, L_0x1721e20, C4<1>, C4<1>;
L_0x1721fc0 .functor AND 1, L_0x1721e90, v0x171b120_0, C4<1>, C4<1>;
L_0x1722080 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x1721f50 .functor NOT 1, v0x171af40_0, C4<0>, C4<0>, C4<0>;
L_0x1722170 .functor AND 1, L_0x1722080, L_0x1721f50, C4<1>, C4<1>;
L_0x1722310 .functor AND 1, L_0x1722170, v0x171afe0_0, C4<1>, C4<1>;
L_0x17223d0 .functor NOT 1, v0x171b120_0, C4<0>, C4<0>, C4<0>;
L_0x17224e0 .functor AND 1, L_0x1722310, L_0x17223d0, C4<1>, C4<1>;
L_0x17225f0 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x1722710 .functor NOT 1, v0x171af40_0, C4<0>, C4<0>, C4<0>;
L_0x1722780 .functor AND 1, L_0x17225f0, L_0x1722710, C4<1>, C4<1>;
L_0x1722950 .functor AND 1, L_0x1722780, v0x171afe0_0, C4<1>, C4<1>;
L_0x1722a10 .functor AND 1, L_0x1722950, v0x171b120_0, C4<1>, C4<1>;
L_0x1722ba0 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x1722c10 .functor AND 1, L_0x1722ba0, v0x171af40_0, C4<1>, C4<1>;
L_0x1722db0 .functor NOT 1, v0x171afe0_0, C4<0>, C4<0>, C4<0>;
L_0x1722e20 .functor AND 1, L_0x1722c10, L_0x1722db0, C4<1>, C4<1>;
L_0x1723020 .functor NOT 1, v0x171b120_0, C4<0>, C4<0>, C4<0>;
L_0x1723090 .functor AND 1, L_0x1722e20, L_0x1723020, C4<1>, C4<1>;
L_0x17232a0 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x1723310 .functor AND 1, L_0x17232a0, v0x171af40_0, C4<1>, C4<1>;
L_0x17234e0 .functor NOT 1, v0x171afe0_0, C4<0>, C4<0>, C4<0>;
L_0x1723550 .functor AND 1, L_0x1723310, L_0x17234e0, C4<1>, C4<1>;
L_0x1723780 .functor AND 1, L_0x1723550, v0x171b120_0, C4<1>, C4<1>;
L_0x1723840 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x17239e0 .functor AND 1, L_0x1723840, v0x171af40_0, C4<1>, C4<1>;
L_0x1723aa0 .functor AND 1, L_0x17239e0, v0x171afe0_0, C4<1>, C4<1>;
L_0x17238b0 .functor NOT 1, v0x171b120_0, C4<0>, C4<0>, C4<0>;
L_0x1723920 .functor AND 1, L_0x1723aa0, L_0x17238b0, C4<1>, C4<1>;
L_0x1723e90 .functor NOT 1, v0x171aea0_0, C4<0>, C4<0>, C4<0>;
L_0x1723f00 .functor AND 1, L_0x1723e90, v0x171af40_0, C4<1>, C4<1>;
L_0x1724120 .functor AND 1, L_0x1723f00, v0x171afe0_0, C4<1>, C4<1>;
L_0x17241e0 .functor AND 1, L_0x1724120, v0x171b120_0, C4<1>, C4<1>;
L_0x1724410 .functor OR 1, L_0x1721fc0, L_0x1723920, C4<0>, C4<0>;
L_0x1724520 .functor OR 1, L_0x1724410, L_0x17241e0, C4<0>, C4<0>;
L_0x1724800 .functor NOT 1, L_0x1721960, C4<0>, C4<0>, C4<0>;
L_0x17248c0 .functor NOT 1, L_0x17224e0, C4<0>, C4<0>, C4<0>;
L_0x1724b10 .functor AND 1, L_0x1724800, L_0x17248c0, C4<1>, C4<1>;
L_0x1724c20 .functor NOT 1, L_0x1722a10, C4<0>, C4<0>, C4<0>;
L_0x1724e80 .functor AND 1, L_0x1724b10, L_0x1724c20, C4<1>, C4<1>;
L_0x1724f90 .functor NOT 1, L_0x1723090, C4<0>, C4<0>, C4<0>;
L_0x1725200 .functor AND 1, L_0x1724e80, L_0x1724f90, C4<1>, C4<1>;
L_0x1725310 .functor NOT 1, L_0x1723780, C4<0>, C4<0>, C4<0>;
L_0x1725590 .functor AND 1, L_0x1725200, L_0x1725310, C4<1>, C4<1>;
v0x171b830_0 .net *"_ivl_0", 0 0, L_0x17211a0;  1 drivers
v0x171b910_0 .net *"_ivl_10", 0 0, L_0x17217a0;  1 drivers
v0x171b9f0_0 .net *"_ivl_100", 0 0, L_0x1724e80;  1 drivers
v0x171bae0_0 .net *"_ivl_102", 0 0, L_0x1724f90;  1 drivers
v0x171bbc0_0 .net *"_ivl_104", 0 0, L_0x1725200;  1 drivers
v0x171bcf0_0 .net *"_ivl_106", 0 0, L_0x1725310;  1 drivers
v0x171bdd0_0 .net *"_ivl_14", 0 0, L_0x1721a70;  1 drivers
v0x171beb0_0 .net *"_ivl_16", 0 0, L_0x1721c40;  1 drivers
v0x171bf90_0 .net *"_ivl_18", 0 0, L_0x1721cb0;  1 drivers
v0x171c100_0 .net *"_ivl_2", 0 0, L_0x1721230;  1 drivers
v0x171c1e0_0 .net *"_ivl_20", 0 0, L_0x1721e20;  1 drivers
v0x171c2c0_0 .net *"_ivl_22", 0 0, L_0x1721e90;  1 drivers
v0x171c3a0_0 .net *"_ivl_26", 0 0, L_0x1722080;  1 drivers
v0x171c480_0 .net *"_ivl_28", 0 0, L_0x1721f50;  1 drivers
v0x171c560_0 .net *"_ivl_30", 0 0, L_0x1722170;  1 drivers
v0x171c640_0 .net *"_ivl_32", 0 0, L_0x1722310;  1 drivers
v0x171c720_0 .net *"_ivl_34", 0 0, L_0x17223d0;  1 drivers
v0x171c910_0 .net *"_ivl_38", 0 0, L_0x17225f0;  1 drivers
v0x171c9f0_0 .net *"_ivl_4", 0 0, L_0x17213d0;  1 drivers
v0x171cad0_0 .net *"_ivl_40", 0 0, L_0x1722710;  1 drivers
v0x171cbb0_0 .net *"_ivl_42", 0 0, L_0x1722780;  1 drivers
v0x171cc90_0 .net *"_ivl_44", 0 0, L_0x1722950;  1 drivers
v0x171cd70_0 .net *"_ivl_48", 0 0, L_0x1722ba0;  1 drivers
v0x171ce50_0 .net *"_ivl_50", 0 0, L_0x1722c10;  1 drivers
v0x171cf30_0 .net *"_ivl_52", 0 0, L_0x1722db0;  1 drivers
v0x171d010_0 .net *"_ivl_54", 0 0, L_0x1722e20;  1 drivers
v0x171d0f0_0 .net *"_ivl_56", 0 0, L_0x1723020;  1 drivers
v0x171d1d0_0 .net *"_ivl_6", 0 0, L_0x17214e0;  1 drivers
v0x171d2b0_0 .net *"_ivl_60", 0 0, L_0x17232a0;  1 drivers
v0x171d390_0 .net *"_ivl_62", 0 0, L_0x1723310;  1 drivers
v0x171d470_0 .net *"_ivl_64", 0 0, L_0x17234e0;  1 drivers
v0x171d550_0 .net *"_ivl_66", 0 0, L_0x1723550;  1 drivers
v0x171d630_0 .net *"_ivl_70", 0 0, L_0x1723840;  1 drivers
v0x171d920_0 .net *"_ivl_72", 0 0, L_0x17239e0;  1 drivers
v0x171da00_0 .net *"_ivl_74", 0 0, L_0x1723aa0;  1 drivers
v0x171dae0_0 .net *"_ivl_76", 0 0, L_0x17238b0;  1 drivers
v0x171dbc0_0 .net *"_ivl_8", 0 0, L_0x1721690;  1 drivers
v0x171dca0_0 .net *"_ivl_80", 0 0, L_0x1723e90;  1 drivers
v0x171dd80_0 .net *"_ivl_82", 0 0, L_0x1723f00;  1 drivers
v0x171de60_0 .net *"_ivl_84", 0 0, L_0x1724120;  1 drivers
v0x171df40_0 .net *"_ivl_88", 0 0, L_0x1724410;  1 drivers
v0x171e020_0 .net *"_ivl_92", 0 0, L_0x1724800;  1 drivers
v0x171e100_0 .net *"_ivl_94", 0 0, L_0x17248c0;  1 drivers
v0x171e1e0_0 .net *"_ivl_96", 0 0, L_0x1724b10;  1 drivers
v0x171e2c0_0 .net *"_ivl_98", 0 0, L_0x1724c20;  1 drivers
v0x171e3a0_0 .net "a", 0 0, v0x171aea0_0;  alias, 1 drivers
v0x171e440_0 .net "b", 0 0, v0x171af40_0;  alias, 1 drivers
v0x171e530_0 .net "c", 0 0, v0x171afe0_0;  alias, 1 drivers
v0x171e620_0 .net "d", 0 0, v0x171b120_0;  alias, 1 drivers
v0x171e710_0 .net "out_pos", 0 0, L_0x1725590;  alias, 1 drivers
v0x171e7d0_0 .net "out_sop", 0 0, L_0x1724520;  alias, 1 drivers
v0x171e890_0 .net "y1", 0 0, L_0x1721960;  1 drivers
v0x171e950_0 .net "y2", 0 0, L_0x1721fc0;  1 drivers
v0x171ea10_0 .net "y3", 0 0, L_0x17224e0;  1 drivers
v0x171ead0_0 .net "y4", 0 0, L_0x1722a10;  1 drivers
v0x171eb90_0 .net "y5", 0 0, L_0x1723090;  1 drivers
v0x171ec50_0 .net "y6", 0 0, L_0x1723780;  1 drivers
v0x171ed10_0 .net "y7", 0 0, L_0x1723920;  1 drivers
v0x171edd0_0 .net "y8", 0 0, L_0x17241e0;  1 drivers
S_0x171ef50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16b8320;
 .timescale -12 -12;
E_0x16b49f0 .event anyedge, v0x171fd40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x171fd40_0;
    %nor/r;
    %assign/vec4 v0x171fd40_0, 0;
    %wait E_0x16b49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x171a370;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x171b210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x171b2b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x171a370;
T_4 ;
    %wait E_0x16cd720;
    %load/vec4 v0x171b350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x171b210_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x171a370;
T_5 ;
    %wait E_0x16cd5c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %wait E_0x16cd5c0;
    %load/vec4 v0x171b210_0;
    %store/vec4 v0x171b2b0_0, 0, 1;
    %fork t_1, S_0x171a6a0;
    %jmp t_0;
    .scope S_0x171a6a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171a8e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x171a8e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16cd5c0;
    %load/vec4 v0x171a8e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171a8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x171a8e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x171a370;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16cd720;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x171b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171afe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171af40_0, 0;
    %assign/vec4 v0x171aea0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x171b210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x171b2b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16b8320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x171f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x171fd40_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16b8320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x171f8e0_0;
    %inv;
    %store/vec4 v0x171f8e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16b8320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x171b080_0, v0x171feb0_0, v0x171f700_0, v0x171f7a0_0, v0x171f840_0, v0x171f980_0, v0x171fc00_0, v0x171fb60_0, v0x171fac0_0, v0x171fa20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16b8320;
T_9 ;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16b8320;
T_10 ;
    %wait E_0x16cd720;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171fca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171fca0_0, 4, 32;
    %load/vec4 v0x171fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171fca0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171fca0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171fca0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x171fc00_0;
    %load/vec4 v0x171fc00_0;
    %load/vec4 v0x171fb60_0;
    %xor;
    %load/vec4 v0x171fc00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171fca0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171fca0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x171fac0_0;
    %load/vec4 v0x171fac0_0;
    %load/vec4 v0x171fa20_0;
    %xor;
    %load/vec4 v0x171fac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171fca0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x171fca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171fca0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter2/response1/top_module.sv";
