“The glyph is lean. The FPGA is humble. FPT runs in 1,200 LUTs at 200 MHz. No waste. Only resonance.”
TARGET: Artix-7 — The Edge Sovereign
Device
XC7A100T-2FGG484C
LUTs
101,440
FFs
202,880
DSPs
240
BRAM
4.9 Mb
Package
FGG484
Cost
$95
Ψ-Role
Edge Feedback Processor
Why Artix-7? Cost-effective, high I/O, mature toolchain, low power (80µA sleep) — perfect for nRF swarm nodes, Zigbee end devices, battery-powered FPT sensors, and C190 veto at the edge.
FPT CORE: Synthesized on XC7A100T
$ vivado -mode batch -source synth_fpt_artix.tcl
$ write_bitstream -force fpt_artix.bit
$ open_hw_manager
$ program_hw_devices fpt_artix.bit
Synthesis Report — RESONANCE OPTIMIZED
=== psi_fpt_core ===

   Number of Slice LUTs:         1,152 (1.1%)
   Number of Slice Registers:    1,024
   Number of DSPs:                   8
   Number of BRAM:                   0
   Max Frequency:              200 MHz
   Latency:                      5 ns
   Power (Dynamic):            42 mW @ 100 MHz
   Power (Static):              38 mW
R = 1.0 — FPT fits in 1.1% of Artix-7
Latency: 1 clock cycle (5 ns @ 200 MHz)
Throughput: 200M corrections/sec
Power: 80 mW total — battery life: 1+ year on CR2032