Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 14 16:29:16 2021
| Host         : DESKTOP-4VPH9J9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block1_wrapper_control_sets_placed.rpt
| Design       : block1_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            1 |
|      6 |            4 |
|      8 |            6 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |              24 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------+------------------+------------------+----------------+
|                        Clock Signal                       |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-------------------------------------------+------------------+------------------+----------------+
|  block1_i/ADC_0/inst/MUX_reg_0                            |                                           |                  |                1 |              1 |
| ~block1_i/ADC_0/inst/MUX_reg_0                            |                                           |                  |                2 |              2 |
|  block1_i/clk_wiz_0/inst/clk_5                            |                                           | nRESET_IBUF      |                3 |              4 |
|  block1_i/clk_wiz_0/inst/clk_5                            | block1_i/Counter_3/inst/count2[2]_i_1_n_0 |                  |                2 |              6 |
|  block1_i/clk_wiz_0/inst/clk_5                            | block1_i/Counter_0/inst/count2[2]_i_1_n_0 |                  |                2 |              6 |
|  block1_i/clk_wiz_0/inst/clk_5                            | block1_i/Counter_1/inst/count2[2]_i_1_n_0 |                  |                1 |              6 |
|  block1_i/clk_wiz_0/inst/clk_5                            | block1_i/Counter_2/inst/count2[2]_i_1_n_0 |                  |                1 |              6 |
|  SPAD1b_IBUF[3]                                           |                                           |                  |                2 |              8 |
|  SPAD1b_IBUF[2]                                           |                                           |                  |                2 |              8 |
|  SPAD1b_IBUF[1]                                           |                                           |                  |                1 |              8 |
|  SPAD1b_IBUF[0]                                           |                                           |                  |                2 |              8 |
|  block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0_en_clk |                                           |                  |                1 |              8 |
|  block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0_en_clk  |                                           |                  |                1 |              8 |
| ~block1_i/clk_wiz_0/inst/clk_5                            |                                           |                  |                6 |             12 |
|  block1_i/clk_wiz_0/inst/clk_5                            |                                           |                  |               10 |             25 |
|  block1_i/clk_wiz_0/inst/clk_20                           |                                           |                  |                8 |             26 |
|  block1_i/clk_wiz_0/inst/clk_5                            | RUN_IBUF                                  | nRESET_IBUF      |               15 |             33 |
+-----------------------------------------------------------+-------------------------------------------+------------------+------------------+----------------+


