/* Generated by Yosys 0.20 (git sha1 4fcb95ed0, gcc 11.2.0-19ubuntu1 -fPIC -Os) */

module shift(A1, A2, A3, A4, A5, O1, O2, O3, O4, O5);
  input [7:0] A1;
  wire [7:0] A1;
  input [7:0] A2;
  wire [7:0] A2;
  input [7:0] A3;
  wire [7:0] A3;
  input [7:0] A4;
  wire [7:0] A4;
  input [7:0] A5;
  wire [7:0] A5;
  output [7:0] O1;
  wire [7:0] O1;
  output [7:0] O2;
  wire [7:0] O2;
  output [7:0] O3;
  wire [7:0] O3;
  output [7:0] O4;
  wire [7:0] O4;
  output [7:0] O5;
  wire [7:0] O5;
  assign O1 = { 5'h00, A1[7:5] };
  assign O2 = { 4'h0, A2[7:4] };
  assign O3 = { 3'h0, A3[7:3] };
  assign O4 = { 2'h0, A4[7:2] };
  assign O5 = { 1'h0, A5[7:1] };
endmodule
