// Seed: 25270379
`define pp_4 0
`timescale 1ps / 1ps `default_nettype id_3
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  assign id_4 = 1'd0 ? 1'd0 : 1 ? id_1 : 1;
  assign id_3 = 1'b0 * id_1;
  reg
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  logic id_24;
  reg id_25, id_26, id_27;
  logic id_28;
  logic id_29 = 1;
  logic id_30;
  always @(negedge id_11) begin
    id_25 <= id_4;
  end
endmodule
