@ARTICLE{7339689, 
author={R. Muralidhar and I. Lauer and J. Cai and D. J. Frank and P. Oldiges}, 
journal={IEEE Transactions on Electron Devices}, 
title={Toward Ultimate Scaling of MOSFET}, 
year={2016}, 
volume={63}, 
number={1}, 
pages={524-526}, 
keywords={MOSFET;electrostatics;fine-pitch technology;FinFET;MOSFET;electrostatics;gate insulator scaling;planar bulk devices;size 12 nm to 14 nm;size 22 nm;size 30 nm to 40 nm;size 5 nm;size 6 nm;size 7 nm;Capacitance;Doping;Electrostatics;FinFETs;Logic gates;Performance evaluation;FinFETs;planar bulk recessed channel;technology computer-aided design (TCAD);technology computer-aided design (TCAD).}, 
doi={10.1109/TED.2015.2500582}, 
ISSN={0018-9383}, 
month={Jan},}

@ARTICLE{7078860, 
author={D. Yakimets and G. Eneman and P. Schuddinck and T. H. Bao and M. G. Bardon and P. Raghavan and A. Veloso and N. Collaert and A. Mercha and D. Verkest and A. V. Y. Thean and K. De Meyer}, 
journal={IEEE Transactions on Electron Devices}, 
title={Vertical GAAFETs for the Ultimate CMOS Scaling}, 
year={2015}, 
volume={62}, 
number={5}, 
pages={1433-1439}, 
keywords={CMOS analogue integrated circuits;MOSFET;integrated circuit interconnections;oscillators;power consumption;semiconductor device models;CMOS;FinFET;VFET;lateral devices;lateral gate-all-around FET;power consumption;ring oscillator;size 5 nm;vertical GAAFET;Capacitance;Electrodes;FinFETs;Layout;Logic gates;Performance evaluation;Resistance;Design technology cooptimization;FinFET;nanowire (NW);scaling;vertical gate-all-around FET (VFET);vertical gate-all-around FET (VFET).}, 
doi={10.1109/TED.2015.2414924}, 
ISSN={0018-9383}, 
month={May},}

@INPROCEEDINGS{7175588, 
author={S. Mittal and A. S. Shekhawat and U. Ganguly}, 
booktitle={Device Research Conference (DRC), 2015 73rd Annual}, 
title={FinFET scaling rule based On variability considerations}, 
year={2015}, 
pages={127-128}, 
keywords={MOSFET;electrostatics;FinFET;electrostatics;fin width;gate edge roughness;line edge roughness;FinFETs;Thumb}, 
doi={10.1109/DRC.2015.7175588}, 
month={June},}

@INPROCEEDINGS{7153333, 
author={J. Hoentschel and A. Wei}, 
booktitle={Semiconductor Technology International Conference (CSTIC), 2015 China}, 
title={From the present to the future: Scaling of planar VLSI-CMOS devices towards 3D-FinFETs and beyond 10nm CMOS technologies; manufacturing challenges and future technology concepts}, 
year={2015}, 
pages={1-4}, 
keywords={CMOS integrated circuits;MOSFET;VLSI;3D-FinFETs;HKMG;Jan Hoentschel;planar VLSI-CMOS devices;strain engineering;CMOS integrated circuits;CMOS technology;Capacitance;Lithography;Silicon;System-on-chip;3D-FinFET;CMOS scaling;CMOS technology concepts;VLSI technology}, 
doi={10.1109/CSTIC.2015.7153333}, 
ISSN={2158-2297}, 
month={March},}

@INPROCEEDINGS{5236062, 
author={S. A. Tawfik and V. Kursun}, 
booktitle={2009 52nd IEEE International Midwest Symposium on Circuits and Systems}, 
title={FinFET technology development guidelines for higher performance, lower power, and stronger resilience to parameter variations}, 
year={2009}, 
pages={431-434}, 
keywords={MOSFET;leakage currents;low-power electronics;FinFET technology;electrical characteristics;enhanced tolerance;fin thickness;gate oxide thickness;leakage current;low power;parameter variation;size 1.6 nm;size 32 nm;size 8 nm;CMOS technology;Doping;FinFETs;Fluctuations;Guidelines;Leakage current;MOS devices;MOSFET circuits;Resilience;Threshold voltage}, 
doi={10.1109/MWSCAS.2009.5236062}, 
ISSN={1548-3746}, 
month={Aug},}

@INPROCEEDINGS{6528556, 
author={K. Sivasankaran and P. S. Mallick and T. R. K. K. Chitroju}, 
booktitle={Emerging Trends in Computing, Communication and Nanotechnology (ICE-CCN), 2013 International Conference on}, 
title={Impact of device geometry and doping concentration variation on electrical characteristics of 22nm FinFET}, 
year={2013}, 
pages={528-531}, 
keywords={MOSFET;semiconductor doping;FinFET;TCAD;dc characteristics;device physical geometry;doping concentration variation;electrical characteristics;gate oxide thickness;size 22 nm;Doping;FinFETs;Logic gates;Performance evaluation;Semiconductor process modeling;Threshold voltage;FinFET;TCAD Simulation;Tri gate;device geometry;doping concentration}, 
doi={10.1109/ICE-CCN.2013.6528556}, 
month={March},}

@INPROCEEDINGS{5289657, 
author={N. Chevillon and M. Tang and F. Pregaldiny and C. Lallement and M. Madec}, 
booktitle={Mixed Design of Integrated Circuits Systems, 2009. MIXDES '09. MIXDES-16th International Conference}, 
title={FinFET compact modeling and parameter extraction}, 
year={2009}, 
pages={55-60}, 
keywords={MOSFET;electronic engineering computing;integrated circuit modelling;3D simulation;FinFET compact modeling;automatic parameter extraction;channel length modulation;physics-based;quantum effects;semiempirical corrections;short-channel effects;software suite;CMOS technology;FinFETs;Geometry;Integrated circuit modeling;MOSFET circuits;Parameter extraction;Semiconductor films;Silicon;Solid modeling;Voltage;3-D simulations;FinFET;Verilog-A;compact model;optimization;parameter extraction;python script;quantum effects;short-channel effects}, 
month={June},}
