
CANopen-BLDC-Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4c8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800a6c8  0800a6c8  0001a6c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab8c  0800ab8c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab8c  0800ab8c  0001ab8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab94  0800ab94  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab94  0800ab94  0001ab94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab98  0800ab98  0001ab98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800ab9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000744  200001f4  0800ad90  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000938  0800ad90  00020938  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001987a  00000000  00000000  00020222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ce  00000000  00000000  00039a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001478  00000000  00000000  0003d070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001300  00000000  00000000  0003e4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a9e2  00000000  00000000  0003f7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001985f  00000000  00000000  0006a1ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001021de  00000000  00000000  00083a29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00185c07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006578  00000000  00000000  00185c58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800a6b0 	.word	0x0800a6b0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	0800a6b0 	.word	0x0800a6b0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80005f8:	4b18      	ldr	r3, [pc, #96]	; (800065c <MX_CAN1_Init+0x68>)
 80005fa:	4a19      	ldr	r2, [pc, #100]	; (8000660 <MX_CAN1_Init+0x6c>)
 80005fc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80005fe:	4b17      	ldr	r3, [pc, #92]	; (800065c <MX_CAN1_Init+0x68>)
 8000600:	2210      	movs	r2, #16
 8000602:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000604:	4b15      	ldr	r3, [pc, #84]	; (800065c <MX_CAN1_Init+0x68>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800060a:	4b14      	ldr	r3, [pc, #80]	; (800065c <MX_CAN1_Init+0x68>)
 800060c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000610:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000612:	4b12      	ldr	r3, [pc, #72]	; (800065c <MX_CAN1_Init+0x68>)
 8000614:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000618:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800061a:	4b10      	ldr	r3, [pc, #64]	; (800065c <MX_CAN1_Init+0x68>)
 800061c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000620:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000622:	4b0e      	ldr	r3, [pc, #56]	; (800065c <MX_CAN1_Init+0x68>)
 8000624:	2200      	movs	r2, #0
 8000626:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000628:	4b0c      	ldr	r3, [pc, #48]	; (800065c <MX_CAN1_Init+0x68>)
 800062a:	2200      	movs	r2, #0
 800062c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800062e:	4b0b      	ldr	r3, [pc, #44]	; (800065c <MX_CAN1_Init+0x68>)
 8000630:	2200      	movs	r2, #0
 8000632:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000634:	4b09      	ldr	r3, [pc, #36]	; (800065c <MX_CAN1_Init+0x68>)
 8000636:	2200      	movs	r2, #0
 8000638:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800063a:	4b08      	ldr	r3, [pc, #32]	; (800065c <MX_CAN1_Init+0x68>)
 800063c:	2200      	movs	r2, #0
 800063e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000640:	4b06      	ldr	r3, [pc, #24]	; (800065c <MX_CAN1_Init+0x68>)
 8000642:	2200      	movs	r2, #0
 8000644:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000646:	4805      	ldr	r0, [pc, #20]	; (800065c <MX_CAN1_Init+0x68>)
 8000648:	f002 f956 	bl	80028f8 <HAL_CAN_Init>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000652:	f001 fbfd 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	20000210 	.word	0x20000210
 8000660:	40006400 	.word	0x40006400

08000664 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	; 0x28
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066c:	f107 0314 	add.w	r3, r7, #20
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a1b      	ldr	r2, [pc, #108]	; (80006f0 <HAL_CAN_MspInit+0x8c>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d12f      	bne.n	80006e6 <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000686:	4b1b      	ldr	r3, [pc, #108]	; (80006f4 <HAL_CAN_MspInit+0x90>)
 8000688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800068a:	4a1a      	ldr	r2, [pc, #104]	; (80006f4 <HAL_CAN_MspInit+0x90>)
 800068c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000690:	6413      	str	r3, [r2, #64]	; 0x40
 8000692:	4b18      	ldr	r3, [pc, #96]	; (80006f4 <HAL_CAN_MspInit+0x90>)
 8000694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800069a:	613b      	str	r3, [r7, #16]
 800069c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800069e:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <HAL_CAN_MspInit+0x90>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	4a14      	ldr	r2, [pc, #80]	; (80006f4 <HAL_CAN_MspInit+0x90>)
 80006a4:	f043 0308 	orr.w	r3, r3, #8
 80006a8:	6313      	str	r3, [r2, #48]	; 0x30
 80006aa:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <HAL_CAN_MspInit+0x90>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	f003 0308 	and.w	r3, r3, #8
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80006b6:	2303      	movs	r3, #3
 80006b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ba:	2302      	movs	r3, #2
 80006bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006c2:	2303      	movs	r3, #3
 80006c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80006c6:	2309      	movs	r3, #9
 80006c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006ca:	f107 0314 	add.w	r3, r7, #20
 80006ce:	4619      	mov	r1, r3
 80006d0:	4809      	ldr	r0, [pc, #36]	; (80006f8 <HAL_CAN_MspInit+0x94>)
 80006d2:	f003 f923 	bl	800391c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80006d6:	2200      	movs	r2, #0
 80006d8:	2100      	movs	r1, #0
 80006da:	2014      	movs	r0, #20
 80006dc:	f003 f855 	bl	800378a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80006e0:	2014      	movs	r0, #20
 80006e2:	f003 f86e 	bl	80037c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80006e6:	bf00      	nop
 80006e8:	3728      	adds	r7, #40	; 0x28
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40006400 	.word	0x40006400
 80006f4:	40023800 	.word	0x40023800
 80006f8:	40020c00 	.word	0x40020c00

080006fc <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b08c      	sub	sp, #48	; 0x30
 8000700:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
 8000710:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000712:	4b6c      	ldr	r3, [pc, #432]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	4a6b      	ldr	r2, [pc, #428]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000718:	f043 0304 	orr.w	r3, r3, #4
 800071c:	6313      	str	r3, [r2, #48]	; 0x30
 800071e:	4b69      	ldr	r3, [pc, #420]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	f003 0304 	and.w	r3, r3, #4
 8000726:	61bb      	str	r3, [r7, #24]
 8000728:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800072a:	4b66      	ldr	r3, [pc, #408]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	4a65      	ldr	r2, [pc, #404]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000734:	6313      	str	r3, [r2, #48]	; 0x30
 8000736:	4b63      	ldr	r3, [pc, #396]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800073e:	617b      	str	r3, [r7, #20]
 8000740:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	4b60      	ldr	r3, [pc, #384]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	4a5f      	ldr	r2, [pc, #380]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6313      	str	r3, [r2, #48]	; 0x30
 800074e:	4b5d      	ldr	r3, [pc, #372]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	613b      	str	r3, [r7, #16]
 8000758:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075a:	4b5a      	ldr	r3, [pc, #360]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	4a59      	ldr	r2, [pc, #356]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000760:	f043 0302 	orr.w	r3, r3, #2
 8000764:	6313      	str	r3, [r2, #48]	; 0x30
 8000766:	4b57      	ldr	r3, [pc, #348]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	f003 0302 	and.w	r3, r3, #2
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000772:	4b54      	ldr	r3, [pc, #336]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	4a53      	ldr	r2, [pc, #332]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000778:	f043 0308 	orr.w	r3, r3, #8
 800077c:	6313      	str	r3, [r2, #48]	; 0x30
 800077e:	4b51      	ldr	r3, [pc, #324]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	f003 0308 	and.w	r3, r3, #8
 8000786:	60bb      	str	r3, [r7, #8]
 8000788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800078a:	4b4e      	ldr	r3, [pc, #312]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a4d      	ldr	r2, [pc, #308]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b4b      	ldr	r3, [pc, #300]	; (80008c4 <MX_GPIO_Init+0x1c8>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	f244 0181 	movw	r1, #16513	; 0x4081
 80007a8:	4847      	ldr	r0, [pc, #284]	; (80008c8 <MX_GPIO_Init+0x1cc>)
 80007aa:	f003 fa63 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2140      	movs	r1, #64	; 0x40
 80007b2:	4846      	ldr	r0, [pc, #280]	; (80008cc <MX_GPIO_Init+0x1d0>)
 80007b4:	f003 fa5e 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80007b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007be:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80007c8:	f107 031c 	add.w	r3, r7, #28
 80007cc:	4619      	mov	r1, r3
 80007ce:	4840      	ldr	r0, [pc, #256]	; (80008d0 <MX_GPIO_Init+0x1d4>)
 80007d0:	f003 f8a4 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80007d4:	2332      	movs	r3, #50	; 0x32
 80007d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d8:	2302      	movs	r3, #2
 80007da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e0:	2303      	movs	r3, #3
 80007e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007e4:	230b      	movs	r3, #11
 80007e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007e8:	f107 031c 	add.w	r3, r7, #28
 80007ec:	4619      	mov	r1, r3
 80007ee:	4838      	ldr	r0, [pc, #224]	; (80008d0 <MX_GPIO_Init+0x1d4>)
 80007f0:	f003 f894 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80007f4:	2386      	movs	r3, #134	; 0x86
 80007f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f8:	2302      	movs	r3, #2
 80007fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000800:	2303      	movs	r3, #3
 8000802:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000804:	230b      	movs	r3, #11
 8000806:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000808:	f107 031c 	add.w	r3, r7, #28
 800080c:	4619      	mov	r1, r3
 800080e:	4831      	ldr	r0, [pc, #196]	; (80008d4 <MX_GPIO_Init+0x1d8>)
 8000810:	f003 f884 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000814:	f244 0381 	movw	r3, #16513	; 0x4081
 8000818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081a:	2301      	movs	r3, #1
 800081c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000822:	2300      	movs	r3, #0
 8000824:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	4826      	ldr	r0, [pc, #152]	; (80008c8 <MX_GPIO_Init+0x1cc>)
 800082e:	f003 f875 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000832:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000836:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000838:	2302      	movs	r3, #2
 800083a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	2300      	movs	r3, #0
 800083e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000840:	2303      	movs	r3, #3
 8000842:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000844:	230b      	movs	r3, #11
 8000846:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000848:	f107 031c 	add.w	r3, r7, #28
 800084c:	4619      	mov	r1, r3
 800084e:	481e      	ldr	r0, [pc, #120]	; (80008c8 <MX_GPIO_Init+0x1cc>)
 8000850:	f003 f864 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000854:	2340      	movs	r3, #64	; 0x40
 8000856:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000858:	2301      	movs	r3, #1
 800085a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000860:	2300      	movs	r3, #0
 8000862:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000864:	f107 031c 	add.w	r3, r7, #28
 8000868:	4619      	mov	r1, r3
 800086a:	4818      	ldr	r0, [pc, #96]	; (80008cc <MX_GPIO_Init+0x1d0>)
 800086c:	f003 f856 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000870:	2380      	movs	r3, #128	; 0x80
 8000872:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000874:	2300      	movs	r3, #0
 8000876:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	4812      	ldr	r0, [pc, #72]	; (80008cc <MX_GPIO_Init+0x1d0>)
 8000884:	f003 f84a 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000888:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088e:	2302      	movs	r3, #2
 8000890:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000896:	2303      	movs	r3, #3
 8000898:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800089a:	230b      	movs	r3, #11
 800089c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800089e:	f107 031c 	add.w	r3, r7, #28
 80008a2:	4619      	mov	r1, r3
 80008a4:	4809      	ldr	r0, [pc, #36]	; (80008cc <MX_GPIO_Init+0x1d0>)
 80008a6:	f003 f839 	bl	800391c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2100      	movs	r1, #0
 80008ae:	2028      	movs	r0, #40	; 0x28
 80008b0:	f002 ff6b 	bl	800378a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008b4:	2028      	movs	r0, #40	; 0x28
 80008b6:	f002 ff84 	bl	80037c2 <HAL_NVIC_EnableIRQ>

}
 80008ba:	bf00      	nop
 80008bc:	3730      	adds	r7, #48	; 0x30
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020400 	.word	0x40020400
 80008cc:	40021800 	.word	0x40021800
 80008d0:	40020800 	.word	0x40020800
 80008d4:	40020000 	.word	0x40020000

080008d8 <fnLEDsErrorState>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

//ERROR SIGNALIZATION
void fnLEDsErrorState(){
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 80008dc:	2201      	movs	r2, #1
 80008de:	2101      	movs	r1, #1
 80008e0:	4807      	ldr	r0, [pc, #28]	; (8000900 <fnLEDsErrorState+0x28>)
 80008e2:	f003 f9c7 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	2180      	movs	r1, #128	; 0x80
 80008ea:	4805      	ldr	r0, [pc, #20]	; (8000900 <fnLEDsErrorState+0x28>)
 80008ec:	f003 f9c2 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80008f0:	2201      	movs	r2, #1
 80008f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008f6:	4802      	ldr	r0, [pc, #8]	; (8000900 <fnLEDsErrorState+0x28>)
 80008f8:	f003 f9bc 	bl	8003c74 <HAL_GPIO_WritePin>
}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40020400 	.word	0x40020400

08000904 <fnInit>:


//INIT FUNCTION
void fnInit(){
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
	switch(iMachineStatus){
 8000908:	4bc6      	ldr	r3, [pc, #792]	; (8000c24 <fnInit+0x320>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	2b50      	cmp	r3, #80	; 0x50
 800090e:	f200 833a 	bhi.w	8000f86 <fnInit+0x682>
 8000912:	a201      	add	r2, pc, #4	; (adr r2, 8000918 <fnInit+0x14>)
 8000914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000918:	08000a5d 	.word	0x08000a5d
 800091c:	08000f87 	.word	0x08000f87
 8000920:	08000f87 	.word	0x08000f87
 8000924:	08000f87 	.word	0x08000f87
 8000928:	08000f87 	.word	0x08000f87
 800092c:	08000aa5 	.word	0x08000aa5
 8000930:	08000f87 	.word	0x08000f87
 8000934:	08000f87 	.word	0x08000f87
 8000938:	08000f87 	.word	0x08000f87
 800093c:	08000f87 	.word	0x08000f87
 8000940:	08000aed 	.word	0x08000aed
 8000944:	08000f87 	.word	0x08000f87
 8000948:	08000f87 	.word	0x08000f87
 800094c:	08000f87 	.word	0x08000f87
 8000950:	08000f87 	.word	0x08000f87
 8000954:	08000f87 	.word	0x08000f87
 8000958:	08000f87 	.word	0x08000f87
 800095c:	08000f87 	.word	0x08000f87
 8000960:	08000f87 	.word	0x08000f87
 8000964:	08000f87 	.word	0x08000f87
 8000968:	08000b5b 	.word	0x08000b5b
 800096c:	08000f87 	.word	0x08000f87
 8000970:	08000f87 	.word	0x08000f87
 8000974:	08000f87 	.word	0x08000f87
 8000978:	08000f87 	.word	0x08000f87
 800097c:	08000bc9 	.word	0x08000bc9
 8000980:	08000f87 	.word	0x08000f87
 8000984:	08000f87 	.word	0x08000f87
 8000988:	08000f87 	.word	0x08000f87
 800098c:	08000f87 	.word	0x08000f87
 8000990:	08000c61 	.word	0x08000c61
 8000994:	08000f87 	.word	0x08000f87
 8000998:	08000f87 	.word	0x08000f87
 800099c:	08000f87 	.word	0x08000f87
 80009a0:	08000f87 	.word	0x08000f87
 80009a4:	08000f87 	.word	0x08000f87
 80009a8:	08000f87 	.word	0x08000f87
 80009ac:	08000f87 	.word	0x08000f87
 80009b0:	08000f87 	.word	0x08000f87
 80009b4:	08000f87 	.word	0x08000f87
 80009b8:	08000ccf 	.word	0x08000ccf
 80009bc:	08000f87 	.word	0x08000f87
 80009c0:	08000f87 	.word	0x08000f87
 80009c4:	08000f87 	.word	0x08000f87
 80009c8:	08000f87 	.word	0x08000f87
 80009cc:	08000f87 	.word	0x08000f87
 80009d0:	08000f87 	.word	0x08000f87
 80009d4:	08000f87 	.word	0x08000f87
 80009d8:	08000f87 	.word	0x08000f87
 80009dc:	08000f87 	.word	0x08000f87
 80009e0:	08000d3d 	.word	0x08000d3d
 80009e4:	08000f87 	.word	0x08000f87
 80009e8:	08000f87 	.word	0x08000f87
 80009ec:	08000f87 	.word	0x08000f87
 80009f0:	08000f87 	.word	0x08000f87
 80009f4:	08000dab 	.word	0x08000dab
 80009f8:	08000f87 	.word	0x08000f87
 80009fc:	08000f87 	.word	0x08000f87
 8000a00:	08000f87 	.word	0x08000f87
 8000a04:	08000f87 	.word	0x08000f87
 8000a08:	08000e27 	.word	0x08000e27
 8000a0c:	08000f87 	.word	0x08000f87
 8000a10:	08000f87 	.word	0x08000f87
 8000a14:	08000f87 	.word	0x08000f87
 8000a18:	08000f87 	.word	0x08000f87
 8000a1c:	08000f87 	.word	0x08000f87
 8000a20:	08000f87 	.word	0x08000f87
 8000a24:	08000f87 	.word	0x08000f87
 8000a28:	08000f87 	.word	0x08000f87
 8000a2c:	08000f87 	.word	0x08000f87
 8000a30:	08000e95 	.word	0x08000e95
 8000a34:	08000f87 	.word	0x08000f87
 8000a38:	08000f87 	.word	0x08000f87
 8000a3c:	08000f87 	.word	0x08000f87
 8000a40:	08000f87 	.word	0x08000f87
 8000a44:	08000f87 	.word	0x08000f87
 8000a48:	08000f87 	.word	0x08000f87
 8000a4c:	08000f87 	.word	0x08000f87
 8000a50:	08000f87 	.word	0x08000f87
 8000a54:	08000f87 	.word	0x08000f87
 8000a58:	08000f49 	.word	0x08000f49

	case 0: //RESET PDO
		TxHeader.StdId = 0x000;
 8000a5c:	4b72      	ldr	r3, [pc, #456]	; (8000c28 <fnInit+0x324>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 2;
 8000a62:	4b71      	ldr	r3, [pc, #452]	; (8000c28 <fnInit+0x324>)
 8000a64:	2202      	movs	r2, #2
 8000a66:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x82;
 8000a68:	4b70      	ldr	r3, [pc, #448]	; (8000c2c <fnInit+0x328>)
 8000a6a:	2282      	movs	r2, #130	; 0x82
 8000a6c:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x0A;
 8000a6e:	4b6f      	ldr	r3, [pc, #444]	; (8000c2c <fnInit+0x328>)
 8000a70:	220a      	movs	r2, #10
 8000a72:	705a      	strb	r2, [r3, #1]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000a74:	4b6e      	ldr	r3, [pc, #440]	; (8000c30 <fnInit+0x32c>)
 8000a76:	4a6d      	ldr	r2, [pc, #436]	; (8000c2c <fnInit+0x328>)
 8000a78:	496b      	ldr	r1, [pc, #428]	; (8000c28 <fnInit+0x324>)
 8000a7a:	486e      	ldr	r0, [pc, #440]	; (8000c34 <fnInit+0x330>)
 8000a7c:	f002 f968 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d004      	beq.n	8000a90 <fnInit+0x18c>
			fnLEDsErrorState();
 8000a86:	f7ff ff27 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000a8a:	f001 f9e1 	bl	8001e50 <Error_Handler>
		}
		else{
			iMachineStatus = 5;
			HAL_UART_Transmit(&huart3, "C000", 4, 100);
		}
		break;
 8000a8e:	e27a      	b.n	8000f86 <fnInit+0x682>
			iMachineStatus = 5;
 8000a90:	4b64      	ldr	r3, [pc, #400]	; (8000c24 <fnInit+0x320>)
 8000a92:	2205      	movs	r2, #5
 8000a94:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C000", 4, 100);
 8000a96:	2364      	movs	r3, #100	; 0x64
 8000a98:	2204      	movs	r2, #4
 8000a9a:	4967      	ldr	r1, [pc, #412]	; (8000c38 <fnInit+0x334>)
 8000a9c:	4867      	ldr	r0, [pc, #412]	; (8000c3c <fnInit+0x338>)
 8000a9e:	f005 f93b 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000aa2:	e270      	b.n	8000f86 <fnInit+0x682>

	case 5: //SET PDO
		TxHeader.StdId = 0x000;
 8000aa4:	4b60      	ldr	r3, [pc, #384]	; (8000c28 <fnInit+0x324>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 2;
 8000aaa:	4b5f      	ldr	r3, [pc, #380]	; (8000c28 <fnInit+0x324>)
 8000aac:	2202      	movs	r2, #2
 8000aae:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x01;
 8000ab0:	4b5e      	ldr	r3, [pc, #376]	; (8000c2c <fnInit+0x328>)
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x0A;
 8000ab6:	4b5d      	ldr	r3, [pc, #372]	; (8000c2c <fnInit+0x328>)
 8000ab8:	220a      	movs	r2, #10
 8000aba:	705a      	strb	r2, [r3, #1]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000abc:	4b5c      	ldr	r3, [pc, #368]	; (8000c30 <fnInit+0x32c>)
 8000abe:	4a5b      	ldr	r2, [pc, #364]	; (8000c2c <fnInit+0x328>)
 8000ac0:	4959      	ldr	r1, [pc, #356]	; (8000c28 <fnInit+0x324>)
 8000ac2:	485c      	ldr	r0, [pc, #368]	; (8000c34 <fnInit+0x330>)
 8000ac4:	f002 f944 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d004      	beq.n	8000ad8 <fnInit+0x1d4>
			fnLEDsErrorState();
 8000ace:	f7ff ff03 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000ad2:	f001 f9bd 	bl	8001e50 <Error_Handler>
		}
		else{
			iMachineStatus = 10;
			HAL_UART_Transmit(&huart3, "C005", 4, 100);
		}
		break;
 8000ad6:	e256      	b.n	8000f86 <fnInit+0x682>
			iMachineStatus = 10;
 8000ad8:	4b52      	ldr	r3, [pc, #328]	; (8000c24 <fnInit+0x320>)
 8000ada:	220a      	movs	r2, #10
 8000adc:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C005", 4, 100);
 8000ade:	2364      	movs	r3, #100	; 0x64
 8000ae0:	2204      	movs	r2, #4
 8000ae2:	4957      	ldr	r1, [pc, #348]	; (8000c40 <fnInit+0x33c>)
 8000ae4:	4855      	ldr	r0, [pc, #340]	; (8000c3c <fnInit+0x338>)
 8000ae6:	f005 f917 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000aea:	e24c      	b.n	8000f86 <fnInit+0x682>

	case 10: //SHUTDOWN
		TxHeader.StdId = 0x60A;
 8000aec:	4b4e      	ldr	r3, [pc, #312]	; (8000c28 <fnInit+0x324>)
 8000aee:	f240 620a 	movw	r2, #1546	; 0x60a
 8000af2:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000af4:	4b4c      	ldr	r3, [pc, #304]	; (8000c28 <fnInit+0x324>)
 8000af6:	2208      	movs	r2, #8
 8000af8:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000afa:	4b4c      	ldr	r3, [pc, #304]	; (8000c2c <fnInit+0x328>)
 8000afc:	2222      	movs	r2, #34	; 0x22
 8000afe:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000b00:	4b4a      	ldr	r3, [pc, #296]	; (8000c2c <fnInit+0x328>)
 8000b02:	2240      	movs	r2, #64	; 0x40
 8000b04:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000b06:	4b49      	ldr	r3, [pc, #292]	; (8000c2c <fnInit+0x328>)
 8000b08:	2260      	movs	r2, #96	; 0x60
 8000b0a:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000b0c:	4b47      	ldr	r3, [pc, #284]	; (8000c2c <fnInit+0x328>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x06;
 8000b12:	4b46      	ldr	r3, [pc, #280]	; (8000c2c <fnInit+0x328>)
 8000b14:	2206      	movs	r2, #6
 8000b16:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000b18:	4b44      	ldr	r3, [pc, #272]	; (8000c2c <fnInit+0x328>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000b1e:	4b43      	ldr	r3, [pc, #268]	; (8000c2c <fnInit+0x328>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000b24:	4b41      	ldr	r3, [pc, #260]	; (8000c2c <fnInit+0x328>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000b2a:	4b41      	ldr	r3, [pc, #260]	; (8000c30 <fnInit+0x32c>)
 8000b2c:	4a3f      	ldr	r2, [pc, #252]	; (8000c2c <fnInit+0x328>)
 8000b2e:	493e      	ldr	r1, [pc, #248]	; (8000c28 <fnInit+0x324>)
 8000b30:	4840      	ldr	r0, [pc, #256]	; (8000c34 <fnInit+0x330>)
 8000b32:	f002 f90d 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d004      	beq.n	8000b46 <fnInit+0x242>
			fnLEDsErrorState();
 8000b3c:	f7ff fecc 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000b40:	f001 f986 	bl	8001e50 <Error_Handler>
		}
		else{
			iMachineStatus = 20;
			HAL_UART_Transmit(&huart3, "C010", 4, 100);
		}
		break;
 8000b44:	e21f      	b.n	8000f86 <fnInit+0x682>
			iMachineStatus = 20;
 8000b46:	4b37      	ldr	r3, [pc, #220]	; (8000c24 <fnInit+0x320>)
 8000b48:	2214      	movs	r2, #20
 8000b4a:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C010", 4, 100);
 8000b4c:	2364      	movs	r3, #100	; 0x64
 8000b4e:	2204      	movs	r2, #4
 8000b50:	493c      	ldr	r1, [pc, #240]	; (8000c44 <fnInit+0x340>)
 8000b52:	483a      	ldr	r0, [pc, #232]	; (8000c3c <fnInit+0x338>)
 8000b54:	f005 f8e0 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000b58:	e215      	b.n	8000f86 <fnInit+0x682>

	case 20://SWITCH ON
		TxHeader.StdId = 0x60A;
 8000b5a:	4b33      	ldr	r3, [pc, #204]	; (8000c28 <fnInit+0x324>)
 8000b5c:	f240 620a 	movw	r2, #1546	; 0x60a
 8000b60:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000b62:	4b31      	ldr	r3, [pc, #196]	; (8000c28 <fnInit+0x324>)
 8000b64:	2208      	movs	r2, #8
 8000b66:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000b68:	4b30      	ldr	r3, [pc, #192]	; (8000c2c <fnInit+0x328>)
 8000b6a:	2222      	movs	r2, #34	; 0x22
 8000b6c:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000b6e:	4b2f      	ldr	r3, [pc, #188]	; (8000c2c <fnInit+0x328>)
 8000b70:	2240      	movs	r2, #64	; 0x40
 8000b72:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000b74:	4b2d      	ldr	r3, [pc, #180]	; (8000c2c <fnInit+0x328>)
 8000b76:	2260      	movs	r2, #96	; 0x60
 8000b78:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000b7a:	4b2c      	ldr	r3, [pc, #176]	; (8000c2c <fnInit+0x328>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x07;
 8000b80:	4b2a      	ldr	r3, [pc, #168]	; (8000c2c <fnInit+0x328>)
 8000b82:	2207      	movs	r2, #7
 8000b84:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000b86:	4b29      	ldr	r3, [pc, #164]	; (8000c2c <fnInit+0x328>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000b8c:	4b27      	ldr	r3, [pc, #156]	; (8000c2c <fnInit+0x328>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000b92:	4b26      	ldr	r3, [pc, #152]	; (8000c2c <fnInit+0x328>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000b98:	4b25      	ldr	r3, [pc, #148]	; (8000c30 <fnInit+0x32c>)
 8000b9a:	4a24      	ldr	r2, [pc, #144]	; (8000c2c <fnInit+0x328>)
 8000b9c:	4922      	ldr	r1, [pc, #136]	; (8000c28 <fnInit+0x324>)
 8000b9e:	4825      	ldr	r0, [pc, #148]	; (8000c34 <fnInit+0x330>)
 8000ba0:	f002 f8d6 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d004      	beq.n	8000bb4 <fnInit+0x2b0>
			fnLEDsErrorState();
 8000baa:	f7ff fe95 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000bae:	f001 f94f 	bl	8001e50 <Error_Handler>
		}
		else{
			iMachineStatus = 25;
			HAL_UART_Transmit(&huart3, "C020", 4, 100);
		}
		break;
 8000bb2:	e1e8      	b.n	8000f86 <fnInit+0x682>
			iMachineStatus = 25;
 8000bb4:	4b1b      	ldr	r3, [pc, #108]	; (8000c24 <fnInit+0x320>)
 8000bb6:	2219      	movs	r2, #25
 8000bb8:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C020", 4, 100);
 8000bba:	2364      	movs	r3, #100	; 0x64
 8000bbc:	2204      	movs	r2, #4
 8000bbe:	4922      	ldr	r1, [pc, #136]	; (8000c48 <fnInit+0x344>)
 8000bc0:	481e      	ldr	r0, [pc, #120]	; (8000c3c <fnInit+0x338>)
 8000bc2:	f005 f8a9 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000bc6:	e1de      	b.n	8000f86 <fnInit+0x682>

	case 25://ENABLE OPERATION
		TxHeader.StdId = 0x60A;
 8000bc8:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <fnInit+0x324>)
 8000bca:	f240 620a 	movw	r2, #1546	; 0x60a
 8000bce:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000bd0:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <fnInit+0x324>)
 8000bd2:	2208      	movs	r2, #8
 8000bd4:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000bd6:	4b15      	ldr	r3, [pc, #84]	; (8000c2c <fnInit+0x328>)
 8000bd8:	2222      	movs	r2, #34	; 0x22
 8000bda:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000bdc:	4b13      	ldr	r3, [pc, #76]	; (8000c2c <fnInit+0x328>)
 8000bde:	2240      	movs	r2, #64	; 0x40
 8000be0:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000be2:	4b12      	ldr	r3, [pc, #72]	; (8000c2c <fnInit+0x328>)
 8000be4:	2260      	movs	r2, #96	; 0x60
 8000be6:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000be8:	4b10      	ldr	r3, [pc, #64]	; (8000c2c <fnInit+0x328>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 8000bee:	4b0f      	ldr	r3, [pc, #60]	; (8000c2c <fnInit+0x328>)
 8000bf0:	220f      	movs	r2, #15
 8000bf2:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000bf4:	4b0d      	ldr	r3, [pc, #52]	; (8000c2c <fnInit+0x328>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000bfa:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <fnInit+0x328>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000c00:	4b0a      	ldr	r3, [pc, #40]	; (8000c2c <fnInit+0x328>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000c06:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <fnInit+0x32c>)
 8000c08:	4a08      	ldr	r2, [pc, #32]	; (8000c2c <fnInit+0x328>)
 8000c0a:	4907      	ldr	r1, [pc, #28]	; (8000c28 <fnInit+0x324>)
 8000c0c:	4809      	ldr	r0, [pc, #36]	; (8000c34 <fnInit+0x330>)
 8000c0e:	f002 f89f 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d019      	beq.n	8000c4c <fnInit+0x348>
			fnLEDsErrorState();
 8000c18:	f7ff fe5e 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000c1c:	f001 f918 	bl	8001e50 <Error_Handler>
		}
		else{
			iMachineStatus = 30;
			HAL_UART_Transmit(&huart3, "C025", 4, 100);
		}
		break;
 8000c20:	e1b1      	b.n	8000f86 <fnInit+0x682>
 8000c22:	bf00      	nop
 8000c24:	20000002 	.word	0x20000002
 8000c28:	20000250 	.word	0x20000250
 8000c2c:	20000268 	.word	0x20000268
 8000c30:	20000270 	.word	0x20000270
 8000c34:	20000210 	.word	0x20000210
 8000c38:	0800a6c8 	.word	0x0800a6c8
 8000c3c:	2000049c 	.word	0x2000049c
 8000c40:	0800a6d0 	.word	0x0800a6d0
 8000c44:	0800a6d8 	.word	0x0800a6d8
 8000c48:	0800a6e0 	.word	0x0800a6e0
			iMachineStatus = 30;
 8000c4c:	4bb0      	ldr	r3, [pc, #704]	; (8000f10 <fnInit+0x60c>)
 8000c4e:	221e      	movs	r2, #30
 8000c50:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C025", 4, 100);
 8000c52:	2364      	movs	r3, #100	; 0x64
 8000c54:	2204      	movs	r2, #4
 8000c56:	49af      	ldr	r1, [pc, #700]	; (8000f14 <fnInit+0x610>)
 8000c58:	48af      	ldr	r0, [pc, #700]	; (8000f18 <fnInit+0x614>)
 8000c5a:	f005 f85d 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000c5e:	e192      	b.n	8000f86 <fnInit+0x682>

	case 30://POSITION MODE
		TxHeader.StdId = 0x60A;
 8000c60:	4bae      	ldr	r3, [pc, #696]	; (8000f1c <fnInit+0x618>)
 8000c62:	f240 620a 	movw	r2, #1546	; 0x60a
 8000c66:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000c68:	4bac      	ldr	r3, [pc, #688]	; (8000f1c <fnInit+0x618>)
 8000c6a:	2208      	movs	r2, #8
 8000c6c:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000c6e:	4bac      	ldr	r3, [pc, #688]	; (8000f20 <fnInit+0x61c>)
 8000c70:	2222      	movs	r2, #34	; 0x22
 8000c72:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x60;
 8000c74:	4baa      	ldr	r3, [pc, #680]	; (8000f20 <fnInit+0x61c>)
 8000c76:	2260      	movs	r2, #96	; 0x60
 8000c78:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000c7a:	4ba9      	ldr	r3, [pc, #676]	; (8000f20 <fnInit+0x61c>)
 8000c7c:	2260      	movs	r2, #96	; 0x60
 8000c7e:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000c80:	4ba7      	ldr	r3, [pc, #668]	; (8000f20 <fnInit+0x61c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x01;
 8000c86:	4ba6      	ldr	r3, [pc, #664]	; (8000f20 <fnInit+0x61c>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000c8c:	4ba4      	ldr	r3, [pc, #656]	; (8000f20 <fnInit+0x61c>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000c92:	4ba3      	ldr	r3, [pc, #652]	; (8000f20 <fnInit+0x61c>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000c98:	4ba1      	ldr	r3, [pc, #644]	; (8000f20 <fnInit+0x61c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000c9e:	4ba1      	ldr	r3, [pc, #644]	; (8000f24 <fnInit+0x620>)
 8000ca0:	4a9f      	ldr	r2, [pc, #636]	; (8000f20 <fnInit+0x61c>)
 8000ca2:	499e      	ldr	r1, [pc, #632]	; (8000f1c <fnInit+0x618>)
 8000ca4:	48a0      	ldr	r0, [pc, #640]	; (8000f28 <fnInit+0x624>)
 8000ca6:	f002 f853 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d004      	beq.n	8000cba <fnInit+0x3b6>
			fnLEDsErrorState();
 8000cb0:	f7ff fe12 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000cb4:	f001 f8cc 	bl	8001e50 <Error_Handler>
		}
		else{
			iMachineStatus = 40;
			HAL_UART_Transmit(&huart3, "C030", 4, 100);
		}
		break;
 8000cb8:	e165      	b.n	8000f86 <fnInit+0x682>
			iMachineStatus = 40;
 8000cba:	4b95      	ldr	r3, [pc, #596]	; (8000f10 <fnInit+0x60c>)
 8000cbc:	2228      	movs	r2, #40	; 0x28
 8000cbe:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C030", 4, 100);
 8000cc0:	2364      	movs	r3, #100	; 0x64
 8000cc2:	2204      	movs	r2, #4
 8000cc4:	4999      	ldr	r1, [pc, #612]	; (8000f2c <fnInit+0x628>)
 8000cc6:	4894      	ldr	r0, [pc, #592]	; (8000f18 <fnInit+0x614>)
 8000cc8:	f005 f826 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000ccc:	e15b      	b.n	8000f86 <fnInit+0x682>

	case 40:// POSITION 0
		TxHeader.StdId = 0x60A;
 8000cce:	4b93      	ldr	r3, [pc, #588]	; (8000f1c <fnInit+0x618>)
 8000cd0:	f240 620a 	movw	r2, #1546	; 0x60a
 8000cd4:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000cd6:	4b91      	ldr	r3, [pc, #580]	; (8000f1c <fnInit+0x618>)
 8000cd8:	2208      	movs	r2, #8
 8000cda:	611a      	str	r2, [r3, #16]

		TxData[0] = 0x22;
 8000cdc:	4b90      	ldr	r3, [pc, #576]	; (8000f20 <fnInit+0x61c>)
 8000cde:	2222      	movs	r2, #34	; 0x22
 8000ce0:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x7A;
 8000ce2:	4b8f      	ldr	r3, [pc, #572]	; (8000f20 <fnInit+0x61c>)
 8000ce4:	227a      	movs	r2, #122	; 0x7a
 8000ce6:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000ce8:	4b8d      	ldr	r3, [pc, #564]	; (8000f20 <fnInit+0x61c>)
 8000cea:	2260      	movs	r2, #96	; 0x60
 8000cec:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000cee:	4b8c      	ldr	r3, [pc, #560]	; (8000f20 <fnInit+0x61c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8000cf4:	4b8a      	ldr	r3, [pc, #552]	; (8000f20 <fnInit+0x61c>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000cfa:	4b89      	ldr	r3, [pc, #548]	; (8000f20 <fnInit+0x61c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000d00:	4b87      	ldr	r3, [pc, #540]	; (8000f20 <fnInit+0x61c>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000d06:	4b86      	ldr	r3, [pc, #536]	; (8000f20 <fnInit+0x61c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000d0c:	4b85      	ldr	r3, [pc, #532]	; (8000f24 <fnInit+0x620>)
 8000d0e:	4a84      	ldr	r2, [pc, #528]	; (8000f20 <fnInit+0x61c>)
 8000d10:	4982      	ldr	r1, [pc, #520]	; (8000f1c <fnInit+0x618>)
 8000d12:	4885      	ldr	r0, [pc, #532]	; (8000f28 <fnInit+0x624>)
 8000d14:	f002 f81c 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d004      	beq.n	8000d28 <fnInit+0x424>
			fnLEDsErrorState();
 8000d1e:	f7ff fddb 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000d22:	f001 f895 	bl	8001e50 <Error_Handler>
		}
		else{
			iMachineStatus = 50;
			HAL_UART_Transmit(&huart3, "P000", 4, 100);
		}
		break;
 8000d26:	e12e      	b.n	8000f86 <fnInit+0x682>
			iMachineStatus = 50;
 8000d28:	4b79      	ldr	r3, [pc, #484]	; (8000f10 <fnInit+0x60c>)
 8000d2a:	2232      	movs	r2, #50	; 0x32
 8000d2c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "P000", 4, 100);
 8000d2e:	2364      	movs	r3, #100	; 0x64
 8000d30:	2204      	movs	r2, #4
 8000d32:	497f      	ldr	r1, [pc, #508]	; (8000f30 <fnInit+0x62c>)
 8000d34:	4878      	ldr	r0, [pc, #480]	; (8000f18 <fnInit+0x614>)
 8000d36:	f004 ffef 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000d3a:	e124      	b.n	8000f86 <fnInit+0x682>

	case 50://START SUPPLY
		TxHeader.StdId = 0x60A;
 8000d3c:	4b77      	ldr	r3, [pc, #476]	; (8000f1c <fnInit+0x618>)
 8000d3e:	f240 620a 	movw	r2, #1546	; 0x60a
 8000d42:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000d44:	4b75      	ldr	r3, [pc, #468]	; (8000f1c <fnInit+0x618>)
 8000d46:	2208      	movs	r2, #8
 8000d48:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000d4a:	4b75      	ldr	r3, [pc, #468]	; (8000f20 <fnInit+0x61c>)
 8000d4c:	2222      	movs	r2, #34	; 0x22
 8000d4e:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000d50:	4b73      	ldr	r3, [pc, #460]	; (8000f20 <fnInit+0x61c>)
 8000d52:	2240      	movs	r2, #64	; 0x40
 8000d54:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000d56:	4b72      	ldr	r3, [pc, #456]	; (8000f20 <fnInit+0x61c>)
 8000d58:	2260      	movs	r2, #96	; 0x60
 8000d5a:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000d5c:	4b70      	ldr	r3, [pc, #448]	; (8000f20 <fnInit+0x61c>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x1F;
 8000d62:	4b6f      	ldr	r3, [pc, #444]	; (8000f20 <fnInit+0x61c>)
 8000d64:	221f      	movs	r2, #31
 8000d66:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000d68:	4b6d      	ldr	r3, [pc, #436]	; (8000f20 <fnInit+0x61c>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000d6e:	4b6c      	ldr	r3, [pc, #432]	; (8000f20 <fnInit+0x61c>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000d74:	4b6a      	ldr	r3, [pc, #424]	; (8000f20 <fnInit+0x61c>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000d7a:	4b6a      	ldr	r3, [pc, #424]	; (8000f24 <fnInit+0x620>)
 8000d7c:	4a68      	ldr	r2, [pc, #416]	; (8000f20 <fnInit+0x61c>)
 8000d7e:	4967      	ldr	r1, [pc, #412]	; (8000f1c <fnInit+0x618>)
 8000d80:	4869      	ldr	r0, [pc, #420]	; (8000f28 <fnInit+0x624>)
 8000d82:	f001 ffe5 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d004      	beq.n	8000d96 <fnInit+0x492>
			fnLEDsErrorState();
 8000d8c:	f7ff fda4 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000d90:	f001 f85e 	bl	8001e50 <Error_Handler>
		}
		else{
			iMachineStatus = 55;
			HAL_UART_Transmit(&huart3, "C050", 4, 100);
		}
		break;
 8000d94:	e0f7      	b.n	8000f86 <fnInit+0x682>
			iMachineStatus = 55;
 8000d96:	4b5e      	ldr	r3, [pc, #376]	; (8000f10 <fnInit+0x60c>)
 8000d98:	2237      	movs	r2, #55	; 0x37
 8000d9a:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C050", 4, 100);
 8000d9c:	2364      	movs	r3, #100	; 0x64
 8000d9e:	2204      	movs	r2, #4
 8000da0:	4964      	ldr	r1, [pc, #400]	; (8000f34 <fnInit+0x630>)
 8000da2:	485d      	ldr	r0, [pc, #372]	; (8000f18 <fnInit+0x614>)
 8000da4:	f004 ffb8 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000da8:	e0ed      	b.n	8000f86 <fnInit+0x682>

	case 55://SET POINT ACK CHECK
		TxHeader.StdId = 0x60A;
 8000daa:	4b5c      	ldr	r3, [pc, #368]	; (8000f1c <fnInit+0x618>)
 8000dac:	f240 620a 	movw	r2, #1546	; 0x60a
 8000db0:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000db2:	4b5a      	ldr	r3, [pc, #360]	; (8000f1c <fnInit+0x618>)
 8000db4:	2208      	movs	r2, #8
 8000db6:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8000db8:	4b59      	ldr	r3, [pc, #356]	; (8000f20 <fnInit+0x61c>)
 8000dba:	2240      	movs	r2, #64	; 0x40
 8000dbc:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8000dbe:	4b58      	ldr	r3, [pc, #352]	; (8000f20 <fnInit+0x61c>)
 8000dc0:	2241      	movs	r2, #65	; 0x41
 8000dc2:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000dc4:	4b56      	ldr	r3, [pc, #344]	; (8000f20 <fnInit+0x61c>)
 8000dc6:	2260      	movs	r2, #96	; 0x60
 8000dc8:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000dca:	4b55      	ldr	r3, [pc, #340]	; (8000f20 <fnInit+0x61c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8000dd0:	4b53      	ldr	r3, [pc, #332]	; (8000f20 <fnInit+0x61c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000dd6:	4b52      	ldr	r3, [pc, #328]	; (8000f20 <fnInit+0x61c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000ddc:	4b50      	ldr	r3, [pc, #320]	; (8000f20 <fnInit+0x61c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000de2:	4b4f      	ldr	r3, [pc, #316]	; (8000f20 <fnInit+0x61c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000de8:	4b4e      	ldr	r3, [pc, #312]	; (8000f24 <fnInit+0x620>)
 8000dea:	4a4d      	ldr	r2, [pc, #308]	; (8000f20 <fnInit+0x61c>)
 8000dec:	494b      	ldr	r1, [pc, #300]	; (8000f1c <fnInit+0x618>)
 8000dee:	484e      	ldr	r0, [pc, #312]	; (8000f28 <fnInit+0x624>)
 8000df0:	f001 ffae 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d004      	beq.n	8000e04 <fnInit+0x500>
			fnLEDsErrorState();
 8000dfa:	f7ff fd6d 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000dfe:	f001 f827 	bl	8001e50 <Error_Handler>
		}
		else if (RxData[5] & 0b10000) {
			iMachineStatus = 60;
			HAL_UART_Transmit(&huart3, "C055", 4, 100);
		}
		break;
 8000e02:	e0bd      	b.n	8000f80 <fnInit+0x67c>
		else if (RxData[5] & 0b10000) {
 8000e04:	4b4c      	ldr	r3, [pc, #304]	; (8000f38 <fnInit+0x634>)
 8000e06:	795b      	ldrb	r3, [r3, #5]
 8000e08:	f003 0310 	and.w	r3, r3, #16
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	f000 80b7 	beq.w	8000f80 <fnInit+0x67c>
			iMachineStatus = 60;
 8000e12:	4b3f      	ldr	r3, [pc, #252]	; (8000f10 <fnInit+0x60c>)
 8000e14:	223c      	movs	r2, #60	; 0x3c
 8000e16:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C055", 4, 100);
 8000e18:	2364      	movs	r3, #100	; 0x64
 8000e1a:	2204      	movs	r2, #4
 8000e1c:	4947      	ldr	r1, [pc, #284]	; (8000f3c <fnInit+0x638>)
 8000e1e:	483e      	ldr	r0, [pc, #248]	; (8000f18 <fnInit+0x614>)
 8000e20:	f004 ff7a 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000e24:	e0ac      	b.n	8000f80 <fnInit+0x67c>

	case 60://STOP SUPPLY
		TxHeader.StdId = 0x60A;
 8000e26:	4b3d      	ldr	r3, [pc, #244]	; (8000f1c <fnInit+0x618>)
 8000e28:	f240 620a 	movw	r2, #1546	; 0x60a
 8000e2c:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000e2e:	4b3b      	ldr	r3, [pc, #236]	; (8000f1c <fnInit+0x618>)
 8000e30:	2208      	movs	r2, #8
 8000e32:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000e34:	4b3a      	ldr	r3, [pc, #232]	; (8000f20 <fnInit+0x61c>)
 8000e36:	2222      	movs	r2, #34	; 0x22
 8000e38:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000e3a:	4b39      	ldr	r3, [pc, #228]	; (8000f20 <fnInit+0x61c>)
 8000e3c:	2240      	movs	r2, #64	; 0x40
 8000e3e:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000e40:	4b37      	ldr	r3, [pc, #220]	; (8000f20 <fnInit+0x61c>)
 8000e42:	2260      	movs	r2, #96	; 0x60
 8000e44:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000e46:	4b36      	ldr	r3, [pc, #216]	; (8000f20 <fnInit+0x61c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 8000e4c:	4b34      	ldr	r3, [pc, #208]	; (8000f20 <fnInit+0x61c>)
 8000e4e:	220f      	movs	r2, #15
 8000e50:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000e52:	4b33      	ldr	r3, [pc, #204]	; (8000f20 <fnInit+0x61c>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000e58:	4b31      	ldr	r3, [pc, #196]	; (8000f20 <fnInit+0x61c>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000e5e:	4b30      	ldr	r3, [pc, #192]	; (8000f20 <fnInit+0x61c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000e64:	4b2f      	ldr	r3, [pc, #188]	; (8000f24 <fnInit+0x620>)
 8000e66:	4a2e      	ldr	r2, [pc, #184]	; (8000f20 <fnInit+0x61c>)
 8000e68:	492c      	ldr	r1, [pc, #176]	; (8000f1c <fnInit+0x618>)
 8000e6a:	482f      	ldr	r0, [pc, #188]	; (8000f28 <fnInit+0x624>)
 8000e6c:	f001 ff70 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d004      	beq.n	8000e80 <fnInit+0x57c>
			fnLEDsErrorState();
 8000e76:	f7ff fd2f 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000e7a:	f000 ffe9 	bl	8001e50 <Error_Handler>
		}
		else{
			iMachineStatus = 70;
			HAL_UART_Transmit(&huart3, "C060", 4, 100);
		}
		break;
 8000e7e:	e082      	b.n	8000f86 <fnInit+0x682>
			iMachineStatus = 70;
 8000e80:	4b23      	ldr	r3, [pc, #140]	; (8000f10 <fnInit+0x60c>)
 8000e82:	2246      	movs	r2, #70	; 0x46
 8000e84:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C060", 4, 100);
 8000e86:	2364      	movs	r3, #100	; 0x64
 8000e88:	2204      	movs	r2, #4
 8000e8a:	492d      	ldr	r1, [pc, #180]	; (8000f40 <fnInit+0x63c>)
 8000e8c:	4822      	ldr	r0, [pc, #136]	; (8000f18 <fnInit+0x614>)
 8000e8e:	f004 ff43 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000e92:	e078      	b.n	8000f86 <fnInit+0x682>

	case 70://TARGET REACHED CHECK
		TxHeader.StdId = 0x60A;
 8000e94:	4b21      	ldr	r3, [pc, #132]	; (8000f1c <fnInit+0x618>)
 8000e96:	f240 620a 	movw	r2, #1546	; 0x60a
 8000e9a:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000e9c:	4b1f      	ldr	r3, [pc, #124]	; (8000f1c <fnInit+0x618>)
 8000e9e:	2208      	movs	r2, #8
 8000ea0:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8000ea2:	4b1f      	ldr	r3, [pc, #124]	; (8000f20 <fnInit+0x61c>)
 8000ea4:	2240      	movs	r2, #64	; 0x40
 8000ea6:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8000ea8:	4b1d      	ldr	r3, [pc, #116]	; (8000f20 <fnInit+0x61c>)
 8000eaa:	2241      	movs	r2, #65	; 0x41
 8000eac:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000eae:	4b1c      	ldr	r3, [pc, #112]	; (8000f20 <fnInit+0x61c>)
 8000eb0:	2260      	movs	r2, #96	; 0x60
 8000eb2:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000eb4:	4b1a      	ldr	r3, [pc, #104]	; (8000f20 <fnInit+0x61c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8000eba:	4b19      	ldr	r3, [pc, #100]	; (8000f20 <fnInit+0x61c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000ec0:	4b17      	ldr	r3, [pc, #92]	; (8000f20 <fnInit+0x61c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000ec6:	4b16      	ldr	r3, [pc, #88]	; (8000f20 <fnInit+0x61c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000ecc:	4b14      	ldr	r3, [pc, #80]	; (8000f20 <fnInit+0x61c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000ed2:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <fnInit+0x620>)
 8000ed4:	4a12      	ldr	r2, [pc, #72]	; (8000f20 <fnInit+0x61c>)
 8000ed6:	4911      	ldr	r1, [pc, #68]	; (8000f1c <fnInit+0x618>)
 8000ed8:	4813      	ldr	r0, [pc, #76]	; (8000f28 <fnInit+0x624>)
 8000eda:	f001 ff39 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d004      	beq.n	8000eee <fnInit+0x5ea>
			fnLEDsErrorState();
 8000ee4:	f7ff fcf8 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000ee8:	f000 ffb2 	bl	8001e50 <Error_Handler>
		}
		else if (RxData[5] & 0b00100) {
			iMachineStatus = 80;
			HAL_UART_Transmit(&huart3, "C070", 4, 100);
		}
		break;
 8000eec:	e04a      	b.n	8000f84 <fnInit+0x680>
		else if (RxData[5] & 0b00100) {
 8000eee:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <fnInit+0x634>)
 8000ef0:	795b      	ldrb	r3, [r3, #5]
 8000ef2:	f003 0304 	and.w	r3, r3, #4
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d044      	beq.n	8000f84 <fnInit+0x680>
			iMachineStatus = 80;
 8000efa:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <fnInit+0x60c>)
 8000efc:	2250      	movs	r2, #80	; 0x50
 8000efe:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C070", 4, 100);
 8000f00:	2364      	movs	r3, #100	; 0x64
 8000f02:	2204      	movs	r2, #4
 8000f04:	490f      	ldr	r1, [pc, #60]	; (8000f44 <fnInit+0x640>)
 8000f06:	4804      	ldr	r0, [pc, #16]	; (8000f18 <fnInit+0x614>)
 8000f08:	f004 ff06 	bl	8005d18 <HAL_UART_Transmit>
		break;
 8000f0c:	e03a      	b.n	8000f84 <fnInit+0x680>
 8000f0e:	bf00      	nop
 8000f10:	20000002 	.word	0x20000002
 8000f14:	0800a6e8 	.word	0x0800a6e8
 8000f18:	2000049c 	.word	0x2000049c
 8000f1c:	20000250 	.word	0x20000250
 8000f20:	20000268 	.word	0x20000268
 8000f24:	20000270 	.word	0x20000270
 8000f28:	20000210 	.word	0x20000210
 8000f2c:	0800a6f0 	.word	0x0800a6f0
 8000f30:	0800a6f8 	.word	0x0800a6f8
 8000f34:	0800a700 	.word	0x0800a700
 8000f38:	20000290 	.word	0x20000290
 8000f3c:	0800a708 	.word	0x0800a708
 8000f40:	0800a710 	.word	0x0800a710
 8000f44:	0800a718 	.word	0x0800a718

	case 80://READ STATUS CHECK
		if (RxData[4] == 39) {
 8000f48:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <fnInit+0x688>)
 8000f4a:	791b      	ldrb	r3, [r3, #4]
 8000f4c:	2b27      	cmp	r3, #39	; 0x27
 8000f4e:	d112      	bne.n	8000f76 <fnInit+0x672>
			iMachineStatus = 1;
 8000f50:	4b0f      	ldr	r3, [pc, #60]	; (8000f90 <fnInit+0x68c>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	701a      	strb	r2, [r3, #0]
			iHomingStatus = 1;
 8000f56:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <fnInit+0x690>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	701a      	strb	r2, [r3, #0]

			// ENCODER TIMER START
			HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8000f5c:	213c      	movs	r1, #60	; 0x3c
 8000f5e:	480e      	ldr	r0, [pc, #56]	; (8000f98 <fnInit+0x694>)
 8000f60:	f004 fb44 	bl	80055ec <HAL_TIM_Encoder_Start>
			fnEncCalibration();
 8000f64:	f000 f97c 	bl	8001260 <fnEncCalibration>

			HAL_UART_Transmit(&huart3, "C080", 4, 100);
 8000f68:	2364      	movs	r3, #100	; 0x64
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	490b      	ldr	r1, [pc, #44]	; (8000f9c <fnInit+0x698>)
 8000f6e:	480c      	ldr	r0, [pc, #48]	; (8000fa0 <fnInit+0x69c>)
 8000f70:	f004 fed2 	bl	8005d18 <HAL_UART_Transmit>
		else {
			fnLEDsErrorState();
			Error_Handler();
		}

		break;
 8000f74:	e007      	b.n	8000f86 <fnInit+0x682>
			fnLEDsErrorState();
 8000f76:	f7ff fcaf 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8000f7a:	f000 ff69 	bl	8001e50 <Error_Handler>
		break;
 8000f7e:	e002      	b.n	8000f86 <fnInit+0x682>
		break;
 8000f80:	bf00      	nop
 8000f82:	e000      	b.n	8000f86 <fnInit+0x682>
		break;
 8000f84:	bf00      	nop
	}
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000290 	.word	0x20000290
 8000f90:	20000002 	.word	0x20000002
 8000f94:	20000003 	.word	0x20000003
 8000f98:	200002d4 	.word	0x200002d4
 8000f9c:	0800a720 	.word	0x0800a720
 8000fa0:	2000049c 	.word	0x2000049c

08000fa4 <fnReset>:

void fnReset(){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
	switch(iMachineStatus){
 8000fa8:	4b79      	ldr	r3, [pc, #484]	; (8001190 <fnReset+0x1ec>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	2b50      	cmp	r3, #80	; 0x50
 8000fae:	f000 80d7 	beq.w	8001160 <fnReset+0x1bc>
 8000fb2:	2b50      	cmp	r3, #80	; 0x50
 8000fb4:	f300 80ea 	bgt.w	800118c <fnReset+0x1e8>
 8000fb8:	2b46      	cmp	r3, #70	; 0x46
 8000fba:	f000 80a0 	beq.w	80010fe <fnReset+0x15a>
 8000fbe:	2b46      	cmp	r3, #70	; 0x46
 8000fc0:	f300 80e4 	bgt.w	800118c <fnReset+0x1e8>
 8000fc4:	2b19      	cmp	r3, #25
 8000fc6:	d069      	beq.n	800109c <fnReset+0xf8>
 8000fc8:	2b19      	cmp	r3, #25
 8000fca:	f300 80df 	bgt.w	800118c <fnReset+0x1e8>
 8000fce:	2b0a      	cmp	r3, #10
 8000fd0:	d002      	beq.n	8000fd8 <fnReset+0x34>
 8000fd2:	2b14      	cmp	r3, #20
 8000fd4:	d031      	beq.n	800103a <fnReset+0x96>
			Error_Handler();
		}

		break;
	}
}
 8000fd6:	e0d9      	b.n	800118c <fnReset+0x1e8>
		TxHeader.StdId = 0x60A;
 8000fd8:	4b6e      	ldr	r3, [pc, #440]	; (8001194 <fnReset+0x1f0>)
 8000fda:	f240 620a 	movw	r2, #1546	; 0x60a
 8000fde:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000fe0:	4b6c      	ldr	r3, [pc, #432]	; (8001194 <fnReset+0x1f0>)
 8000fe2:	2208      	movs	r2, #8
 8000fe4:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000fe6:	4b6c      	ldr	r3, [pc, #432]	; (8001198 <fnReset+0x1f4>)
 8000fe8:	2222      	movs	r2, #34	; 0x22
 8000fea:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000fec:	4b6a      	ldr	r3, [pc, #424]	; (8001198 <fnReset+0x1f4>)
 8000fee:	2240      	movs	r2, #64	; 0x40
 8000ff0:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000ff2:	4b69      	ldr	r3, [pc, #420]	; (8001198 <fnReset+0x1f4>)
 8000ff4:	2260      	movs	r2, #96	; 0x60
 8000ff6:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000ff8:	4b67      	ldr	r3, [pc, #412]	; (8001198 <fnReset+0x1f4>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x06;
 8000ffe:	4b66      	ldr	r3, [pc, #408]	; (8001198 <fnReset+0x1f4>)
 8001000:	2206      	movs	r2, #6
 8001002:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001004:	4b64      	ldr	r3, [pc, #400]	; (8001198 <fnReset+0x1f4>)
 8001006:	2200      	movs	r2, #0
 8001008:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 800100a:	4b63      	ldr	r3, [pc, #396]	; (8001198 <fnReset+0x1f4>)
 800100c:	2200      	movs	r2, #0
 800100e:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001010:	4b61      	ldr	r3, [pc, #388]	; (8001198 <fnReset+0x1f4>)
 8001012:	2200      	movs	r2, #0
 8001014:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001016:	4b61      	ldr	r3, [pc, #388]	; (800119c <fnReset+0x1f8>)
 8001018:	4a5f      	ldr	r2, [pc, #380]	; (8001198 <fnReset+0x1f4>)
 800101a:	495e      	ldr	r1, [pc, #376]	; (8001194 <fnReset+0x1f0>)
 800101c:	4860      	ldr	r0, [pc, #384]	; (80011a0 <fnReset+0x1fc>)
 800101e:	f001 fe97 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d004      	beq.n	8001032 <fnReset+0x8e>
			fnLEDsErrorState();
 8001028:	f7ff fc56 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 800102c:	f000 ff10 	bl	8001e50 <Error_Handler>
		break;
 8001030:	e0ac      	b.n	800118c <fnReset+0x1e8>
			iMachineStatus = 20;
 8001032:	4b57      	ldr	r3, [pc, #348]	; (8001190 <fnReset+0x1ec>)
 8001034:	2214      	movs	r2, #20
 8001036:	701a      	strb	r2, [r3, #0]
		break;
 8001038:	e0a8      	b.n	800118c <fnReset+0x1e8>
		TxHeader.StdId = 0x60A;
 800103a:	4b56      	ldr	r3, [pc, #344]	; (8001194 <fnReset+0x1f0>)
 800103c:	f240 620a 	movw	r2, #1546	; 0x60a
 8001040:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001042:	4b54      	ldr	r3, [pc, #336]	; (8001194 <fnReset+0x1f0>)
 8001044:	2208      	movs	r2, #8
 8001046:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8001048:	4b53      	ldr	r3, [pc, #332]	; (8001198 <fnReset+0x1f4>)
 800104a:	2222      	movs	r2, #34	; 0x22
 800104c:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 800104e:	4b52      	ldr	r3, [pc, #328]	; (8001198 <fnReset+0x1f4>)
 8001050:	2240      	movs	r2, #64	; 0x40
 8001052:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001054:	4b50      	ldr	r3, [pc, #320]	; (8001198 <fnReset+0x1f4>)
 8001056:	2260      	movs	r2, #96	; 0x60
 8001058:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 800105a:	4b4f      	ldr	r3, [pc, #316]	; (8001198 <fnReset+0x1f4>)
 800105c:	2200      	movs	r2, #0
 800105e:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x07;
 8001060:	4b4d      	ldr	r3, [pc, #308]	; (8001198 <fnReset+0x1f4>)
 8001062:	2207      	movs	r2, #7
 8001064:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001066:	4b4c      	ldr	r3, [pc, #304]	; (8001198 <fnReset+0x1f4>)
 8001068:	2200      	movs	r2, #0
 800106a:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 800106c:	4b4a      	ldr	r3, [pc, #296]	; (8001198 <fnReset+0x1f4>)
 800106e:	2200      	movs	r2, #0
 8001070:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001072:	4b49      	ldr	r3, [pc, #292]	; (8001198 <fnReset+0x1f4>)
 8001074:	2200      	movs	r2, #0
 8001076:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001078:	4b48      	ldr	r3, [pc, #288]	; (800119c <fnReset+0x1f8>)
 800107a:	4a47      	ldr	r2, [pc, #284]	; (8001198 <fnReset+0x1f4>)
 800107c:	4945      	ldr	r1, [pc, #276]	; (8001194 <fnReset+0x1f0>)
 800107e:	4848      	ldr	r0, [pc, #288]	; (80011a0 <fnReset+0x1fc>)
 8001080:	f001 fe66 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d004      	beq.n	8001094 <fnReset+0xf0>
			fnLEDsErrorState();
 800108a:	f7ff fc25 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 800108e:	f000 fedf 	bl	8001e50 <Error_Handler>
		break;
 8001092:	e07b      	b.n	800118c <fnReset+0x1e8>
			iMachineStatus = 25;
 8001094:	4b3e      	ldr	r3, [pc, #248]	; (8001190 <fnReset+0x1ec>)
 8001096:	2219      	movs	r2, #25
 8001098:	701a      	strb	r2, [r3, #0]
		break;
 800109a:	e077      	b.n	800118c <fnReset+0x1e8>
		TxHeader.StdId = 0x60A;
 800109c:	4b3d      	ldr	r3, [pc, #244]	; (8001194 <fnReset+0x1f0>)
 800109e:	f240 620a 	movw	r2, #1546	; 0x60a
 80010a2:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80010a4:	4b3b      	ldr	r3, [pc, #236]	; (8001194 <fnReset+0x1f0>)
 80010a6:	2208      	movs	r2, #8
 80010a8:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 80010aa:	4b3b      	ldr	r3, [pc, #236]	; (8001198 <fnReset+0x1f4>)
 80010ac:	2222      	movs	r2, #34	; 0x22
 80010ae:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 80010b0:	4b39      	ldr	r3, [pc, #228]	; (8001198 <fnReset+0x1f4>)
 80010b2:	2240      	movs	r2, #64	; 0x40
 80010b4:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80010b6:	4b38      	ldr	r3, [pc, #224]	; (8001198 <fnReset+0x1f4>)
 80010b8:	2260      	movs	r2, #96	; 0x60
 80010ba:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80010bc:	4b36      	ldr	r3, [pc, #216]	; (8001198 <fnReset+0x1f4>)
 80010be:	2200      	movs	r2, #0
 80010c0:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 80010c2:	4b35      	ldr	r3, [pc, #212]	; (8001198 <fnReset+0x1f4>)
 80010c4:	220f      	movs	r2, #15
 80010c6:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 80010c8:	4b33      	ldr	r3, [pc, #204]	; (8001198 <fnReset+0x1f4>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 80010ce:	4b32      	ldr	r3, [pc, #200]	; (8001198 <fnReset+0x1f4>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 80010d4:	4b30      	ldr	r3, [pc, #192]	; (8001198 <fnReset+0x1f4>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80010da:	4b30      	ldr	r3, [pc, #192]	; (800119c <fnReset+0x1f8>)
 80010dc:	4a2e      	ldr	r2, [pc, #184]	; (8001198 <fnReset+0x1f4>)
 80010de:	492d      	ldr	r1, [pc, #180]	; (8001194 <fnReset+0x1f0>)
 80010e0:	482f      	ldr	r0, [pc, #188]	; (80011a0 <fnReset+0x1fc>)
 80010e2:	f001 fe35 	bl	8002d50 <HAL_CAN_AddTxMessage>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d004      	beq.n	80010f6 <fnReset+0x152>
			fnLEDsErrorState();
 80010ec:	f7ff fbf4 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 80010f0:	f000 feae 	bl	8001e50 <Error_Handler>
		break;
 80010f4:	e04a      	b.n	800118c <fnReset+0x1e8>
			iMachineStatus = 70;
 80010f6:	4b26      	ldr	r3, [pc, #152]	; (8001190 <fnReset+0x1ec>)
 80010f8:	2246      	movs	r2, #70	; 0x46
 80010fa:	701a      	strb	r2, [r3, #0]
		break;
 80010fc:	e046      	b.n	800118c <fnReset+0x1e8>
		TxHeader.StdId = 0x60A;
 80010fe:	4b25      	ldr	r3, [pc, #148]	; (8001194 <fnReset+0x1f0>)
 8001100:	f240 620a 	movw	r2, #1546	; 0x60a
 8001104:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001106:	4b23      	ldr	r3, [pc, #140]	; (8001194 <fnReset+0x1f0>)
 8001108:	2208      	movs	r2, #8
 800110a:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 800110c:	4b22      	ldr	r3, [pc, #136]	; (8001198 <fnReset+0x1f4>)
 800110e:	2240      	movs	r2, #64	; 0x40
 8001110:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8001112:	4b21      	ldr	r3, [pc, #132]	; (8001198 <fnReset+0x1f4>)
 8001114:	2241      	movs	r2, #65	; 0x41
 8001116:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001118:	4b1f      	ldr	r3, [pc, #124]	; (8001198 <fnReset+0x1f4>)
 800111a:	2260      	movs	r2, #96	; 0x60
 800111c:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 800111e:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <fnReset+0x1f4>)
 8001120:	2200      	movs	r2, #0
 8001122:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <fnReset+0x1f4>)
 8001126:	2200      	movs	r2, #0
 8001128:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800112a:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <fnReset+0x1f4>)
 800112c:	2200      	movs	r2, #0
 800112e:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001130:	4b19      	ldr	r3, [pc, #100]	; (8001198 <fnReset+0x1f4>)
 8001132:	2200      	movs	r2, #0
 8001134:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001136:	4b18      	ldr	r3, [pc, #96]	; (8001198 <fnReset+0x1f4>)
 8001138:	2200      	movs	r2, #0
 800113a:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800113c:	4b17      	ldr	r3, [pc, #92]	; (800119c <fnReset+0x1f8>)
 800113e:	4a16      	ldr	r2, [pc, #88]	; (8001198 <fnReset+0x1f4>)
 8001140:	4914      	ldr	r1, [pc, #80]	; (8001194 <fnReset+0x1f0>)
 8001142:	4817      	ldr	r0, [pc, #92]	; (80011a0 <fnReset+0x1fc>)
 8001144:	f001 fe04 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d004      	beq.n	8001158 <fnReset+0x1b4>
			fnLEDsErrorState();
 800114e:	f7ff fbc3 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8001152:	f000 fe7d 	bl	8001e50 <Error_Handler>
		break;
 8001156:	e019      	b.n	800118c <fnReset+0x1e8>
			iMachineStatus = 80;
 8001158:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <fnReset+0x1ec>)
 800115a:	2250      	movs	r2, #80	; 0x50
 800115c:	701a      	strb	r2, [r3, #0]
		break;
 800115e:	e015      	b.n	800118c <fnReset+0x1e8>
		if (RxData[4] == 39) {
 8001160:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <fnReset+0x200>)
 8001162:	791b      	ldrb	r3, [r3, #4]
 8001164:	2b27      	cmp	r3, #39	; 0x27
 8001166:	d10c      	bne.n	8001182 <fnReset+0x1de>
			iMachineStatus = 1;
 8001168:	4b09      	ldr	r3, [pc, #36]	; (8001190 <fnReset+0x1ec>)
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001174:	480c      	ldr	r0, [pc, #48]	; (80011a8 <fnReset+0x204>)
 8001176:	f002 fd7d 	bl	8003c74 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim14);
 800117a:	480c      	ldr	r0, [pc, #48]	; (80011ac <fnReset+0x208>)
 800117c:	f004 f960 	bl	8005440 <HAL_TIM_Base_Stop_IT>
		break;
 8001180:	e003      	b.n	800118a <fnReset+0x1e6>
			fnLEDsErrorState();
 8001182:	f7ff fba9 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8001186:	f000 fe63 	bl	8001e50 <Error_Handler>
		break;
 800118a:	bf00      	nop
}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000002 	.word	0x20000002
 8001194:	20000250 	.word	0x20000250
 8001198:	20000268 	.word	0x20000268
 800119c:	20000270 	.word	0x20000270
 80011a0:	20000210 	.word	0x20000210
 80011a4:	20000290 	.word	0x20000290
 80011a8:	40020400 	.word	0x40020400
 80011ac:	20000450 	.word	0x20000450

080011b0 <fnEncCounts2Angle>:


//CALCULATING ENCODER'S COUNTS TO ANGLE
float fnEncCounts2Angle(uint16_t iCounts)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	80fb      	strh	r3, [r7, #6]
	fEncAngleTemp = iCounts*fEncDegPerCount;
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	ee07 3a90 	vmov	s15, r3
 80011c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011c4:	4b09      	ldr	r3, [pc, #36]	; (80011ec <fnEncCounts2Angle+0x3c>)
 80011c6:	edd3 7a00 	vldr	s15, [r3]
 80011ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <fnEncCounts2Angle+0x40>)
 80011d0:	edc3 7a00 	vstr	s15, [r3]

	return fEncAngleTemp;
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <fnEncCounts2Angle+0x40>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	ee07 3a90 	vmov	s15, r3
}
 80011dc:	eeb0 0a67 	vmov.f32	s0, s15
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	20000008 	.word	0x20000008
 80011f0:	200002c8 	.word	0x200002c8

080011f4 <fnEncReadCount>:

//READING DATA FROM ENCODER
void fnEncReadCount()
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
	iEncCountReal = __HAL_TIM_GET_COUNTER(&htim3);
 80011f8:	4b15      	ldr	r3, [pc, #84]	; (8001250 <fnEncReadCount+0x5c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fe:	b29a      	uxth	r2, r3
 8001200:	4b14      	ldr	r3, [pc, #80]	; (8001254 <fnEncReadCount+0x60>)
 8001202:	801a      	strh	r2, [r3, #0]
	if(iEncCountReal > iEncCountsNumber / 2)
 8001204:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001208:	085b      	lsrs	r3, r3, #1
 800120a:	b29a      	uxth	r2, r3
 800120c:	4b11      	ldr	r3, [pc, #68]	; (8001254 <fnEncReadCount+0x60>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	429a      	cmp	r2, r3
 8001212:	d208      	bcs.n	8001226 <fnEncReadCount+0x32>
	{
		iEncCount = iEncCountsNumber - iEncCountReal;
 8001214:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001218:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <fnEncReadCount+0x60>)
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	b29a      	uxth	r2, r3
 8001220:	4b0d      	ldr	r3, [pc, #52]	; (8001258 <fnEncReadCount+0x64>)
 8001222:	801a      	strh	r2, [r3, #0]
 8001224:	e003      	b.n	800122e <fnEncReadCount+0x3a>
	}
	else
	{
		iEncCount = iEncCountReal;
 8001226:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <fnEncReadCount+0x60>)
 8001228:	881a      	ldrh	r2, [r3, #0]
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <fnEncReadCount+0x64>)
 800122c:	801a      	strh	r2, [r3, #0]
	}

	fEncAngle = fnEncCounts2Angle(iEncCount)/2;
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <fnEncReadCount+0x64>)
 8001230:	881b      	ldrh	r3, [r3, #0]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff ffbc 	bl	80011b0 <fnEncCounts2Angle>
 8001238:	eeb0 7a40 	vmov.f32	s14, s0
 800123c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001240:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <fnEncReadCount+0x68>)
 8001246:	edc3 7a00 	vstr	s15, [r3]
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200002d4 	.word	0x200002d4
 8001254:	200002c0 	.word	0x200002c0
 8001258:	200002c2 	.word	0x200002c2
 800125c:	200002c4 	.word	0x200002c4

08001260 <fnEncCalibration>:

//ENCODER CALIBRATION - BASE
void fnEncCalibration()
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	TIM3->CNT = 0;
 8001264:	4b03      	ldr	r3, [pc, #12]	; (8001274 <fnEncCalibration+0x14>)
 8001266:	2200      	movs	r2, #0
 8001268:	625a      	str	r2, [r3, #36]	; 0x24
	fnEncReadCount();
 800126a:	f7ff ffc3 	bl	80011f4 <fnEncReadCount>
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40000400 	.word	0x40000400

08001278 <fnMoveAbsolute>:

//FRAME SET POSITION SEND
void fnMoveAbsolute(uint32_t iNumber){
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]

	//VAR CHECKING IF LEG IS SELECTED
	uint8_t iMoveEnabled = 100;
 8001280:	2364      	movs	r3, #100	; 0x64
 8001282:	73fb      	strb	r3, [r7, #15]
	if (iNumber > 90) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b5a      	cmp	r3, #90	; 0x5a
 8001288:	d901      	bls.n	800128e <fnMoveAbsolute+0x16>
		iNumber = 90;
 800128a:	235a      	movs	r3, #90	; 0x5a
 800128c:	607b      	str	r3, [r7, #4]
	else if (iNumber < 0) {
		iNumber = 0;
	}

	//ESTABLISHING MOTION DIRECTORY BASED ON SEL LEG
	if(iSelected_leg == 0){
 800128e:	4b2b      	ldr	r3, [pc, #172]	; (800133c <fnMoveAbsolute+0xc4>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	d108      	bne.n	80012aa <fnMoveAbsolute+0x32>
		iNumber = iNumber * 1000;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800129e:	fb02 f303 	mul.w	r3, r2, r3
 80012a2:	607b      	str	r3, [r7, #4]
		iMoveEnabled = 1;
 80012a4:	2301      	movs	r3, #1
 80012a6:	73fb      	strb	r3, [r7, #15]
 80012a8:	e00e      	b.n	80012c8 <fnMoveAbsolute+0x50>
	}

	else if(iSelected_leg == 1){
 80012aa:	4b24      	ldr	r3, [pc, #144]	; (800133c <fnMoveAbsolute+0xc4>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d107      	bne.n	80012c4 <fnMoveAbsolute+0x4c>
		iNumber = -iNumber * 1000;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a22      	ldr	r2, [pc, #136]	; (8001340 <fnMoveAbsolute+0xc8>)
 80012b8:	fb02 f303 	mul.w	r3, r2, r3
 80012bc:	607b      	str	r3, [r7, #4]
		iMoveEnabled = 1;
 80012be:	2301      	movs	r3, #1
 80012c0:	73fb      	strb	r3, [r7, #15]
 80012c2:	e001      	b.n	80012c8 <fnMoveAbsolute+0x50>
	}

	else
		iMoveEnabled = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	73fb      	strb	r3, [r7, #15]

	if(iMoveEnabled == 1){
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d132      	bne.n	8001334 <fnMoveAbsolute+0xbc>
		TxHeader.StdId = 0x60A;
 80012ce:	4b1d      	ldr	r3, [pc, #116]	; (8001344 <fnMoveAbsolute+0xcc>)
 80012d0:	f240 620a 	movw	r2, #1546	; 0x60a
 80012d4:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80012d6:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <fnMoveAbsolute+0xcc>)
 80012d8:	2208      	movs	r2, #8
 80012da:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 80012dc:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <fnMoveAbsolute+0xd0>)
 80012de:	2222      	movs	r2, #34	; 0x22
 80012e0:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x7A;
 80012e2:	4b19      	ldr	r3, [pc, #100]	; (8001348 <fnMoveAbsolute+0xd0>)
 80012e4:	227a      	movs	r2, #122	; 0x7a
 80012e6:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80012e8:	4b17      	ldr	r3, [pc, #92]	; (8001348 <fnMoveAbsolute+0xd0>)
 80012ea:	2260      	movs	r2, #96	; 0x60
 80012ec:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80012ee:	4b16      	ldr	r3, [pc, #88]	; (8001348 <fnMoveAbsolute+0xd0>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	70da      	strb	r2, [r3, #3]
		TxData[4] = (uint8_t) iNumber;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	b2da      	uxtb	r2, r3
 80012f8:	4b13      	ldr	r3, [pc, #76]	; (8001348 <fnMoveAbsolute+0xd0>)
 80012fa:	711a      	strb	r2, [r3, #4]
		TxData[5] = (uint8_t)(iNumber >> 8);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	0a1b      	lsrs	r3, r3, #8
 8001300:	b2da      	uxtb	r2, r3
 8001302:	4b11      	ldr	r3, [pc, #68]	; (8001348 <fnMoveAbsolute+0xd0>)
 8001304:	715a      	strb	r2, [r3, #5]
		TxData[6] = (uint8_t)(iNumber >> 16);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	0c1b      	lsrs	r3, r3, #16
 800130a:	b2da      	uxtb	r2, r3
 800130c:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <fnMoveAbsolute+0xd0>)
 800130e:	719a      	strb	r2, [r3, #6]
		TxData[7] = (uint8_t)(iNumber >> 24);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	0e1b      	lsrs	r3, r3, #24
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <fnMoveAbsolute+0xd0>)
 8001318:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <fnMoveAbsolute+0xd4>)
 800131c:	4a0a      	ldr	r2, [pc, #40]	; (8001348 <fnMoveAbsolute+0xd0>)
 800131e:	4909      	ldr	r1, [pc, #36]	; (8001344 <fnMoveAbsolute+0xcc>)
 8001320:	480b      	ldr	r0, [pc, #44]	; (8001350 <fnMoveAbsolute+0xd8>)
 8001322:	f001 fd15 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <fnMoveAbsolute+0xbc>
			fnLEDsErrorState();
 800132c:	f7ff fad4 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8001330:	f000 fd8e 	bl	8001e50 <Error_Handler>
		}

	}
}
 8001334:	bf00      	nop
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000001 	.word	0x20000001
 8001340:	fffffc18 	.word	0xfffffc18
 8001344:	20000250 	.word	0x20000250
 8001348:	20000268 	.word	0x20000268
 800134c:	20000270 	.word	0x20000270
 8001350:	20000210 	.word	0x20000210

08001354 <fnSingleMotionAction>:

void fnSingleMotionAction(){
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	switch (iSingleMachineStatus){
 8001358:	4b3d      	ldr	r3, [pc, #244]	; (8001450 <fnSingleMotionAction+0xfc>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b1e      	cmp	r3, #30
 800135e:	d040      	beq.n	80013e2 <fnSingleMotionAction+0x8e>
 8001360:	2b1e      	cmp	r3, #30
 8001362:	dc72      	bgt.n	800144a <fnSingleMotionAction+0xf6>
 8001364:	2b0a      	cmp	r3, #10
 8001366:	d002      	beq.n	800136e <fnSingleMotionAction+0x1a>
 8001368:	2b14      	cmp	r3, #20
 800136a:	d031      	beq.n	80013d0 <fnSingleMotionAction+0x7c>
			iSingleMachineStatus = 100;
			HAL_TIM_Base_Stop_IT(&htim7);
		}
		break;
	}
}
 800136c:	e06d      	b.n	800144a <fnSingleMotionAction+0xf6>
		TxHeader.StdId = 0x60A;
 800136e:	4b39      	ldr	r3, [pc, #228]	; (8001454 <fnSingleMotionAction+0x100>)
 8001370:	f240 620a 	movw	r2, #1546	; 0x60a
 8001374:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001376:	4b37      	ldr	r3, [pc, #220]	; (8001454 <fnSingleMotionAction+0x100>)
 8001378:	2208      	movs	r2, #8
 800137a:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 800137c:	4b36      	ldr	r3, [pc, #216]	; (8001458 <fnSingleMotionAction+0x104>)
 800137e:	2222      	movs	r2, #34	; 0x22
 8001380:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8001382:	4b35      	ldr	r3, [pc, #212]	; (8001458 <fnSingleMotionAction+0x104>)
 8001384:	2240      	movs	r2, #64	; 0x40
 8001386:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001388:	4b33      	ldr	r3, [pc, #204]	; (8001458 <fnSingleMotionAction+0x104>)
 800138a:	2260      	movs	r2, #96	; 0x60
 800138c:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 800138e:	4b32      	ldr	r3, [pc, #200]	; (8001458 <fnSingleMotionAction+0x104>)
 8001390:	2200      	movs	r2, #0
 8001392:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x1F;
 8001394:	4b30      	ldr	r3, [pc, #192]	; (8001458 <fnSingleMotionAction+0x104>)
 8001396:	221f      	movs	r2, #31
 8001398:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800139a:	4b2f      	ldr	r3, [pc, #188]	; (8001458 <fnSingleMotionAction+0x104>)
 800139c:	2200      	movs	r2, #0
 800139e:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 80013a0:	4b2d      	ldr	r3, [pc, #180]	; (8001458 <fnSingleMotionAction+0x104>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 80013a6:	4b2c      	ldr	r3, [pc, #176]	; (8001458 <fnSingleMotionAction+0x104>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80013ac:	4b2b      	ldr	r3, [pc, #172]	; (800145c <fnSingleMotionAction+0x108>)
 80013ae:	4a2a      	ldr	r2, [pc, #168]	; (8001458 <fnSingleMotionAction+0x104>)
 80013b0:	4928      	ldr	r1, [pc, #160]	; (8001454 <fnSingleMotionAction+0x100>)
 80013b2:	482b      	ldr	r0, [pc, #172]	; (8001460 <fnSingleMotionAction+0x10c>)
 80013b4:	f001 fccc 	bl	8002d50 <HAL_CAN_AddTxMessage>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d004      	beq.n	80013c8 <fnSingleMotionAction+0x74>
			fnLEDsErrorState();
 80013be:	f7ff fa8b 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 80013c2:	f000 fd45 	bl	8001e50 <Error_Handler>
		break;
 80013c6:	e040      	b.n	800144a <fnSingleMotionAction+0xf6>
			iSingleMachineStatus = 20;
 80013c8:	4b21      	ldr	r3, [pc, #132]	; (8001450 <fnSingleMotionAction+0xfc>)
 80013ca:	2214      	movs	r2, #20
 80013cc:	701a      	strb	r2, [r3, #0]
		break;
 80013ce:	e03c      	b.n	800144a <fnSingleMotionAction+0xf6>
		fnMoveAbsolute(iPosition);
 80013d0:	4b24      	ldr	r3, [pc, #144]	; (8001464 <fnSingleMotionAction+0x110>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff4f 	bl	8001278 <fnMoveAbsolute>
		iSingleMachineStatus = 30;
 80013da:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <fnSingleMotionAction+0xfc>)
 80013dc:	221e      	movs	r2, #30
 80013de:	701a      	strb	r2, [r3, #0]
		break;
 80013e0:	e033      	b.n	800144a <fnSingleMotionAction+0xf6>
		TxHeader.StdId = 0x60A;
 80013e2:	4b1c      	ldr	r3, [pc, #112]	; (8001454 <fnSingleMotionAction+0x100>)
 80013e4:	f240 620a 	movw	r2, #1546	; 0x60a
 80013e8:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80013ea:	4b1a      	ldr	r3, [pc, #104]	; (8001454 <fnSingleMotionAction+0x100>)
 80013ec:	2208      	movs	r2, #8
 80013ee:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 80013f0:	4b19      	ldr	r3, [pc, #100]	; (8001458 <fnSingleMotionAction+0x104>)
 80013f2:	2222      	movs	r2, #34	; 0x22
 80013f4:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 80013f6:	4b18      	ldr	r3, [pc, #96]	; (8001458 <fnSingleMotionAction+0x104>)
 80013f8:	2240      	movs	r2, #64	; 0x40
 80013fa:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80013fc:	4b16      	ldr	r3, [pc, #88]	; (8001458 <fnSingleMotionAction+0x104>)
 80013fe:	2260      	movs	r2, #96	; 0x60
 8001400:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001402:	4b15      	ldr	r3, [pc, #84]	; (8001458 <fnSingleMotionAction+0x104>)
 8001404:	2200      	movs	r2, #0
 8001406:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 8001408:	4b13      	ldr	r3, [pc, #76]	; (8001458 <fnSingleMotionAction+0x104>)
 800140a:	220f      	movs	r2, #15
 800140c:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800140e:	4b12      	ldr	r3, [pc, #72]	; (8001458 <fnSingleMotionAction+0x104>)
 8001410:	2200      	movs	r2, #0
 8001412:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001414:	4b10      	ldr	r3, [pc, #64]	; (8001458 <fnSingleMotionAction+0x104>)
 8001416:	2200      	movs	r2, #0
 8001418:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800141a:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <fnSingleMotionAction+0x104>)
 800141c:	2200      	movs	r2, #0
 800141e:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001420:	4b0e      	ldr	r3, [pc, #56]	; (800145c <fnSingleMotionAction+0x108>)
 8001422:	4a0d      	ldr	r2, [pc, #52]	; (8001458 <fnSingleMotionAction+0x104>)
 8001424:	490b      	ldr	r1, [pc, #44]	; (8001454 <fnSingleMotionAction+0x100>)
 8001426:	480e      	ldr	r0, [pc, #56]	; (8001460 <fnSingleMotionAction+0x10c>)
 8001428:	f001 fc92 	bl	8002d50 <HAL_CAN_AddTxMessage>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d004      	beq.n	800143c <fnSingleMotionAction+0xe8>
			fnLEDsErrorState();
 8001432:	f7ff fa51 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8001436:	f000 fd0b 	bl	8001e50 <Error_Handler>
		break;
 800143a:	e005      	b.n	8001448 <fnSingleMotionAction+0xf4>
			iSingleMachineStatus = 100;
 800143c:	4b04      	ldr	r3, [pc, #16]	; (8001450 <fnSingleMotionAction+0xfc>)
 800143e:	2264      	movs	r2, #100	; 0x64
 8001440:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim7);
 8001442:	4809      	ldr	r0, [pc, #36]	; (8001468 <fnSingleMotionAction+0x114>)
 8001444:	f003 fffc 	bl	8005440 <HAL_TIM_Base_Stop_IT>
		break;
 8001448:	bf00      	nop
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000004 	.word	0x20000004
 8001454:	20000250 	.word	0x20000250
 8001458:	20000268 	.word	0x20000268
 800145c:	20000270 	.word	0x20000270
 8001460:	20000210 	.word	0x20000210
 8001464:	200002cc 	.word	0x200002cc
 8001468:	2000036c 	.word	0x2000036c

0800146c <fnSerialMotionAction>:

void fnSerialMotionAction(){
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	switch (iSerialMachineStatus){
 8001470:	4bab      	ldr	r3, [pc, #684]	; (8001720 <fnSerialMotionAction+0x2b4>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	3b0a      	subs	r3, #10
 8001476:	2b1e      	cmp	r3, #30
 8001478:	f200 8150 	bhi.w	800171c <fnSerialMotionAction+0x2b0>
 800147c:	a201      	add	r2, pc, #4	; (adr r2, 8001484 <fnSerialMotionAction+0x18>)
 800147e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001482:	bf00      	nop
 8001484:	08001501 	.word	0x08001501
 8001488:	0800171d 	.word	0x0800171d
 800148c:	0800171d 	.word	0x0800171d
 8001490:	0800171d 	.word	0x0800171d
 8001494:	0800171d 	.word	0x0800171d
 8001498:	0800171d 	.word	0x0800171d
 800149c:	0800171d 	.word	0x0800171d
 80014a0:	0800171d 	.word	0x0800171d
 80014a4:	0800171d 	.word	0x0800171d
 80014a8:	0800171d 	.word	0x0800171d
 80014ac:	08001563 	.word	0x08001563
 80014b0:	0800171d 	.word	0x0800171d
 80014b4:	0800171d 	.word	0x0800171d
 80014b8:	0800171d 	.word	0x0800171d
 80014bc:	0800171d 	.word	0x0800171d
 80014c0:	08001575 	.word	0x08001575
 80014c4:	0800171d 	.word	0x0800171d
 80014c8:	0800171d 	.word	0x0800171d
 80014cc:	0800171d 	.word	0x0800171d
 80014d0:	0800171d 	.word	0x0800171d
 80014d4:	080015e5 	.word	0x080015e5
 80014d8:	0800171d 	.word	0x0800171d
 80014dc:	0800171d 	.word	0x0800171d
 80014e0:	0800171d 	.word	0x0800171d
 80014e4:	0800171d 	.word	0x0800171d
 80014e8:	08001647 	.word	0x08001647
 80014ec:	0800171d 	.word	0x0800171d
 80014f0:	0800171d 	.word	0x0800171d
 80014f4:	0800171d 	.word	0x0800171d
 80014f8:	0800171d 	.word	0x0800171d
 80014fc:	080016c1 	.word	0x080016c1
	case 10:
		//START SUPPLY
		TxHeader.StdId = 0x60A;
 8001500:	4b88      	ldr	r3, [pc, #544]	; (8001724 <fnSerialMotionAction+0x2b8>)
 8001502:	f240 620a 	movw	r2, #1546	; 0x60a
 8001506:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001508:	4b86      	ldr	r3, [pc, #536]	; (8001724 <fnSerialMotionAction+0x2b8>)
 800150a:	2208      	movs	r2, #8
 800150c:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 800150e:	4b86      	ldr	r3, [pc, #536]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001510:	2222      	movs	r2, #34	; 0x22
 8001512:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8001514:	4b84      	ldr	r3, [pc, #528]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001516:	2240      	movs	r2, #64	; 0x40
 8001518:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800151a:	4b83      	ldr	r3, [pc, #524]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800151c:	2260      	movs	r2, #96	; 0x60
 800151e:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001520:	4b81      	ldr	r3, [pc, #516]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001522:	2200      	movs	r2, #0
 8001524:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x1F;
 8001526:	4b80      	ldr	r3, [pc, #512]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001528:	221f      	movs	r2, #31
 800152a:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800152c:	4b7e      	ldr	r3, [pc, #504]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800152e:	2200      	movs	r2, #0
 8001530:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001532:	4b7d      	ldr	r3, [pc, #500]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001534:	2200      	movs	r2, #0
 8001536:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001538:	4b7b      	ldr	r3, [pc, #492]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800153a:	2200      	movs	r2, #0
 800153c:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800153e:	4b7b      	ldr	r3, [pc, #492]	; (800172c <fnSerialMotionAction+0x2c0>)
 8001540:	4a79      	ldr	r2, [pc, #484]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001542:	4978      	ldr	r1, [pc, #480]	; (8001724 <fnSerialMotionAction+0x2b8>)
 8001544:	487a      	ldr	r0, [pc, #488]	; (8001730 <fnSerialMotionAction+0x2c4>)
 8001546:	f001 fc03 	bl	8002d50 <HAL_CAN_AddTxMessage>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d004      	beq.n	800155a <fnSerialMotionAction+0xee>
			fnLEDsErrorState();
 8001550:	f7ff f9c2 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8001554:	f000 fc7c 	bl	8001e50 <Error_Handler>
		}
		else{
			iSerialMachineStatus = 20;
		}
		break;
 8001558:	e0e0      	b.n	800171c <fnSerialMotionAction+0x2b0>
			iSerialMachineStatus = 20;
 800155a:	4b71      	ldr	r3, [pc, #452]	; (8001720 <fnSerialMotionAction+0x2b4>)
 800155c:	2214      	movs	r2, #20
 800155e:	701a      	strb	r2, [r3, #0]
		break;
 8001560:	e0dc      	b.n	800171c <fnSerialMotionAction+0x2b0>

	case 20:
		//MOVE
		fnMoveAbsolute(iPosition);
 8001562:	4b74      	ldr	r3, [pc, #464]	; (8001734 <fnSerialMotionAction+0x2c8>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff fe86 	bl	8001278 <fnMoveAbsolute>
		iSerialMachineStatus = 25;
 800156c:	4b6c      	ldr	r3, [pc, #432]	; (8001720 <fnSerialMotionAction+0x2b4>)
 800156e:	2219      	movs	r2, #25
 8001570:	701a      	strb	r2, [r3, #0]
		break;
 8001572:	e0d3      	b.n	800171c <fnSerialMotionAction+0x2b0>

	case 25://SET POINT ACK CHECK
		TxHeader.StdId = 0x60A;
 8001574:	4b6b      	ldr	r3, [pc, #428]	; (8001724 <fnSerialMotionAction+0x2b8>)
 8001576:	f240 620a 	movw	r2, #1546	; 0x60a
 800157a:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 800157c:	4b69      	ldr	r3, [pc, #420]	; (8001724 <fnSerialMotionAction+0x2b8>)
 800157e:	2208      	movs	r2, #8
 8001580:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8001582:	4b69      	ldr	r3, [pc, #420]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001584:	2240      	movs	r2, #64	; 0x40
 8001586:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8001588:	4b67      	ldr	r3, [pc, #412]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800158a:	2241      	movs	r2, #65	; 0x41
 800158c:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800158e:	4b66      	ldr	r3, [pc, #408]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001590:	2260      	movs	r2, #96	; 0x60
 8001592:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001594:	4b64      	ldr	r3, [pc, #400]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001596:	2200      	movs	r2, #0
 8001598:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 800159a:	4b63      	ldr	r3, [pc, #396]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800159c:	2200      	movs	r2, #0
 800159e:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 80015a0:	4b61      	ldr	r3, [pc, #388]	; (8001728 <fnSerialMotionAction+0x2bc>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 80015a6:	4b60      	ldr	r3, [pc, #384]	; (8001728 <fnSerialMotionAction+0x2bc>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 80015ac:	4b5e      	ldr	r3, [pc, #376]	; (8001728 <fnSerialMotionAction+0x2bc>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80015b2:	4b5e      	ldr	r3, [pc, #376]	; (800172c <fnSerialMotionAction+0x2c0>)
 80015b4:	4a5c      	ldr	r2, [pc, #368]	; (8001728 <fnSerialMotionAction+0x2bc>)
 80015b6:	495b      	ldr	r1, [pc, #364]	; (8001724 <fnSerialMotionAction+0x2b8>)
 80015b8:	485d      	ldr	r0, [pc, #372]	; (8001730 <fnSerialMotionAction+0x2c4>)
 80015ba:	f001 fbc9 	bl	8002d50 <HAL_CAN_AddTxMessage>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d004      	beq.n	80015ce <fnSerialMotionAction+0x162>
			fnLEDsErrorState();
 80015c4:	f7ff f988 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 80015c8:	f000 fc42 	bl	8001e50 <Error_Handler>
		}
		else if (RxData[5] & 0b10000) {
			iSerialMachineStatus = 30;
		}
		break;
 80015cc:	e0a3      	b.n	8001716 <fnSerialMotionAction+0x2aa>
		else if (RxData[5] & 0b10000) {
 80015ce:	4b5a      	ldr	r3, [pc, #360]	; (8001738 <fnSerialMotionAction+0x2cc>)
 80015d0:	795b      	ldrb	r3, [r3, #5]
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f000 809d 	beq.w	8001716 <fnSerialMotionAction+0x2aa>
			iSerialMachineStatus = 30;
 80015dc:	4b50      	ldr	r3, [pc, #320]	; (8001720 <fnSerialMotionAction+0x2b4>)
 80015de:	221e      	movs	r2, #30
 80015e0:	701a      	strb	r2, [r3, #0]
		break;
 80015e2:	e098      	b.n	8001716 <fnSerialMotionAction+0x2aa>

	case 30:
		//STOP SUPPLY
		TxHeader.StdId = 0x60A;
 80015e4:	4b4f      	ldr	r3, [pc, #316]	; (8001724 <fnSerialMotionAction+0x2b8>)
 80015e6:	f240 620a 	movw	r2, #1546	; 0x60a
 80015ea:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80015ec:	4b4d      	ldr	r3, [pc, #308]	; (8001724 <fnSerialMotionAction+0x2b8>)
 80015ee:	2208      	movs	r2, #8
 80015f0:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 80015f2:	4b4d      	ldr	r3, [pc, #308]	; (8001728 <fnSerialMotionAction+0x2bc>)
 80015f4:	2222      	movs	r2, #34	; 0x22
 80015f6:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 80015f8:	4b4b      	ldr	r3, [pc, #300]	; (8001728 <fnSerialMotionAction+0x2bc>)
 80015fa:	2240      	movs	r2, #64	; 0x40
 80015fc:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80015fe:	4b4a      	ldr	r3, [pc, #296]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001600:	2260      	movs	r2, #96	; 0x60
 8001602:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001604:	4b48      	ldr	r3, [pc, #288]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001606:	2200      	movs	r2, #0
 8001608:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 800160a:	4b47      	ldr	r3, [pc, #284]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800160c:	220f      	movs	r2, #15
 800160e:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001610:	4b45      	ldr	r3, [pc, #276]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001612:	2200      	movs	r2, #0
 8001614:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001616:	4b44      	ldr	r3, [pc, #272]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001618:	2200      	movs	r2, #0
 800161a:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800161c:	4b42      	ldr	r3, [pc, #264]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800161e:	2200      	movs	r2, #0
 8001620:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001622:	4b42      	ldr	r3, [pc, #264]	; (800172c <fnSerialMotionAction+0x2c0>)
 8001624:	4a40      	ldr	r2, [pc, #256]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001626:	493f      	ldr	r1, [pc, #252]	; (8001724 <fnSerialMotionAction+0x2b8>)
 8001628:	4841      	ldr	r0, [pc, #260]	; (8001730 <fnSerialMotionAction+0x2c4>)
 800162a:	f001 fb91 	bl	8002d50 <HAL_CAN_AddTxMessage>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d004      	beq.n	800163e <fnSerialMotionAction+0x1d2>
			fnLEDsErrorState();
 8001634:	f7ff f950 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 8001638:	f000 fc0a 	bl	8001e50 <Error_Handler>
		}
		else{
			iSerialMachineStatus = 35;
		}
		break;
 800163c:	e06e      	b.n	800171c <fnSerialMotionAction+0x2b0>
			iSerialMachineStatus = 35;
 800163e:	4b38      	ldr	r3, [pc, #224]	; (8001720 <fnSerialMotionAction+0x2b4>)
 8001640:	2223      	movs	r2, #35	; 0x23
 8001642:	701a      	strb	r2, [r3, #0]
		break;
 8001644:	e06a      	b.n	800171c <fnSerialMotionAction+0x2b0>

	case 35://TARGET REACHED CHECK
		TxHeader.StdId = 0x60A;
 8001646:	4b37      	ldr	r3, [pc, #220]	; (8001724 <fnSerialMotionAction+0x2b8>)
 8001648:	f240 620a 	movw	r2, #1546	; 0x60a
 800164c:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 800164e:	4b35      	ldr	r3, [pc, #212]	; (8001724 <fnSerialMotionAction+0x2b8>)
 8001650:	2208      	movs	r2, #8
 8001652:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8001654:	4b34      	ldr	r3, [pc, #208]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001656:	2240      	movs	r2, #64	; 0x40
 8001658:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 800165a:	4b33      	ldr	r3, [pc, #204]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800165c:	2241      	movs	r2, #65	; 0x41
 800165e:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001660:	4b31      	ldr	r3, [pc, #196]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001662:	2260      	movs	r2, #96	; 0x60
 8001664:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001666:	4b30      	ldr	r3, [pc, #192]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001668:	2200      	movs	r2, #0
 800166a:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 800166c:	4b2e      	ldr	r3, [pc, #184]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800166e:	2200      	movs	r2, #0
 8001670:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001672:	4b2d      	ldr	r3, [pc, #180]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001674:	2200      	movs	r2, #0
 8001676:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001678:	4b2b      	ldr	r3, [pc, #172]	; (8001728 <fnSerialMotionAction+0x2bc>)
 800167a:	2200      	movs	r2, #0
 800167c:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800167e:	4b2a      	ldr	r3, [pc, #168]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001680:	2200      	movs	r2, #0
 8001682:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001684:	4b29      	ldr	r3, [pc, #164]	; (800172c <fnSerialMotionAction+0x2c0>)
 8001686:	4a28      	ldr	r2, [pc, #160]	; (8001728 <fnSerialMotionAction+0x2bc>)
 8001688:	4926      	ldr	r1, [pc, #152]	; (8001724 <fnSerialMotionAction+0x2b8>)
 800168a:	4829      	ldr	r0, [pc, #164]	; (8001730 <fnSerialMotionAction+0x2c4>)
 800168c:	f001 fb60 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d004      	beq.n	80016a0 <fnSerialMotionAction+0x234>
			fnLEDsErrorState();
 8001696:	f7ff f91f 	bl	80008d8 <fnLEDsErrorState>
			Error_Handler();
 800169a:	f000 fbd9 	bl	8001e50 <Error_Handler>
		}
		else if (RxData[5] & 0b00100) {
			iSerialCounter++;
			iSerialMachineStatus = 40;
		}
		break;
 800169e:	e03c      	b.n	800171a <fnSerialMotionAction+0x2ae>
		else if (RxData[5] & 0b00100) {
 80016a0:	4b25      	ldr	r3, [pc, #148]	; (8001738 <fnSerialMotionAction+0x2cc>)
 80016a2:	795b      	ldrb	r3, [r3, #5]
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d036      	beq.n	800171a <fnSerialMotionAction+0x2ae>
			iSerialCounter++;
 80016ac:	4b23      	ldr	r3, [pc, #140]	; (800173c <fnSerialMotionAction+0x2d0>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	3301      	adds	r3, #1
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	4b21      	ldr	r3, [pc, #132]	; (800173c <fnSerialMotionAction+0x2d0>)
 80016b6:	701a      	strb	r2, [r3, #0]
			iSerialMachineStatus = 40;
 80016b8:	4b19      	ldr	r3, [pc, #100]	; (8001720 <fnSerialMotionAction+0x2b4>)
 80016ba:	2228      	movs	r2, #40	; 0x28
 80016bc:	701a      	strb	r2, [r3, #0]
		break;
 80016be:	e02c      	b.n	800171a <fnSerialMotionAction+0x2ae>

	case 40://REPETITION COUNTER CHECK
		if (iSerialCounter / 2 == iSerialReps) {
 80016c0:	4b1e      	ldr	r3, [pc, #120]	; (800173c <fnSerialMotionAction+0x2d0>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	085b      	lsrs	r3, r3, #1
 80016c6:	b2da      	uxtb	r2, r3
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <fnSerialMotionAction+0x2d4>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d10c      	bne.n	80016ea <fnSerialMotionAction+0x27e>
			//iSerialCounter = 0;
			iSerialMachineStatus = 100;
 80016d0:	4b13      	ldr	r3, [pc, #76]	; (8001720 <fnSerialMotionAction+0x2b4>)
 80016d2:	2264      	movs	r2, #100	; 0x64
 80016d4:	701a      	strb	r2, [r3, #0]
			iSerialRange = 0;
 80016d6:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <fnSerialMotionAction+0x2d8>)
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
			iSerialReps = 0;
 80016dc:	4b18      	ldr	r3, [pc, #96]	; (8001740 <fnSerialMotionAction+0x2d4>)
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop(&htim10);
 80016e2:	4819      	ldr	r0, [pc, #100]	; (8001748 <fnSerialMotionAction+0x2dc>)
 80016e4:	f003 fe0d 	bl	8005302 <HAL_TIM_Base_Stop>
		}
		else {
			iPosition = 0;
			iSerialMachineStatus = 10;
		}
		break;
 80016e8:	e018      	b.n	800171c <fnSerialMotionAction+0x2b0>
		else if (iSerialCounter % 2 == 0) {
 80016ea:	4b14      	ldr	r3, [pc, #80]	; (800173c <fnSerialMotionAction+0x2d0>)
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d107      	bne.n	8001708 <fnSerialMotionAction+0x29c>
			iPosition = iSerialRange;
 80016f8:	4b12      	ldr	r3, [pc, #72]	; (8001744 <fnSerialMotionAction+0x2d8>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a0d      	ldr	r2, [pc, #52]	; (8001734 <fnSerialMotionAction+0x2c8>)
 80016fe:	6013      	str	r3, [r2, #0]
			iSerialMachineStatus = 10;
 8001700:	4b07      	ldr	r3, [pc, #28]	; (8001720 <fnSerialMotionAction+0x2b4>)
 8001702:	220a      	movs	r2, #10
 8001704:	701a      	strb	r2, [r3, #0]
		break;
 8001706:	e009      	b.n	800171c <fnSerialMotionAction+0x2b0>
			iPosition = 0;
 8001708:	4b0a      	ldr	r3, [pc, #40]	; (8001734 <fnSerialMotionAction+0x2c8>)
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
			iSerialMachineStatus = 10;
 800170e:	4b04      	ldr	r3, [pc, #16]	; (8001720 <fnSerialMotionAction+0x2b4>)
 8001710:	220a      	movs	r2, #10
 8001712:	701a      	strb	r2, [r3, #0]
		break;
 8001714:	e002      	b.n	800171c <fnSerialMotionAction+0x2b0>
		break;
 8001716:	bf00      	nop
 8001718:	e000      	b.n	800171c <fnSerialMotionAction+0x2b0>
		break;
 800171a:	bf00      	nop
	}
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000005 	.word	0x20000005
 8001724:	20000250 	.word	0x20000250
 8001728:	20000268 	.word	0x20000268
 800172c:	20000270 	.word	0x20000270
 8001730:	20000210 	.word	0x20000210
 8001734:	200002cc 	.word	0x200002cc
 8001738:	20000290 	.word	0x20000290
 800173c:	2000000c 	.word	0x2000000c
 8001740:	20000014 	.word	0x20000014
 8001744:	20000010 	.word	0x20000010
 8001748:	200003b8 	.word	0x200003b8

0800174c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM6){
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a2b      	ldr	r2, [pc, #172]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d11b      	bne.n	8001796 <HAL_TIM_PeriodElapsedCallback+0x4a>
		if (iHomingStatus != 1) {
 800175e:	4b2b      	ldr	r3, [pc, #172]	; (800180c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d006      	beq.n	8001774 <HAL_TIM_PeriodElapsedCallback+0x28>
			fnInit();
 8001766:	f7ff f8cd 	bl	8000904 <fnInit>
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800176a:	2101      	movs	r1, #1
 800176c:	4828      	ldr	r0, [pc, #160]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800176e:	f002 fa9a 	bl	8003ca6 <HAL_GPIO_TogglePin>
	else if(htim -> Instance == TIM14){
			fnReset();
		}


}
 8001772:	e044      	b.n	80017fe <HAL_TIM_PeriodElapsedCallback+0xb2>
			fnEncReadCount();
 8001774:	f7ff fd3e 	bl	80011f4 <fnEncReadCount>
			length = sprintf(data_msg, "e%.3f", fEncAngle);
 8001778:	4b26      	ldr	r3, [pc, #152]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800177a:	edd3 7a00 	vldr	s15, [r3]
 800177e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001782:	ec53 2b17 	vmov	r2, r3, d7
 8001786:	4924      	ldr	r1, [pc, #144]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001788:	4824      	ldr	r0, [pc, #144]	; (800181c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800178a:	f006 fcf7 	bl	800817c <siprintf>
 800178e:	4603      	mov	r3, r0
 8001790:	4a23      	ldr	r2, [pc, #140]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001792:	6013      	str	r3, [r2, #0]
}
 8001794:	e033      	b.n	80017fe <HAL_TIM_PeriodElapsedCallback+0xb2>
	else if(htim -> Instance == TIM7){
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a22      	ldr	r2, [pc, #136]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d102      	bne.n	80017a6 <HAL_TIM_PeriodElapsedCallback+0x5a>
		fnSingleMotionAction();
 80017a0:	f7ff fdd8 	bl	8001354 <fnSingleMotionAction>
}
 80017a4:	e02b      	b.n	80017fe <HAL_TIM_PeriodElapsedCallback+0xb2>
	else if(htim -> Instance == TIM10){
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a1f      	ldr	r2, [pc, #124]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d102      	bne.n	80017b6 <HAL_TIM_PeriodElapsedCallback+0x6a>
		fnSerialMotionAction();
 80017b0:	f7ff fe5c 	bl	800146c <fnSerialMotionAction>
}
 80017b4:	e023      	b.n	80017fe <HAL_TIM_PeriodElapsedCallback+0xb2>
	else if(htim -> Instance == TIM11){
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a1c      	ldr	r2, [pc, #112]	; (800182c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d117      	bne.n	80017f0 <HAL_TIM_PeriodElapsedCallback+0xa4>
		length = sprintf(data_msg, "e%.3f \r\n", fEncAngle);
 80017c0:	4b14      	ldr	r3, [pc, #80]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80017c2:	edd3 7a00 	vldr	s15, [r3]
 80017c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017ca:	ec53 2b17 	vmov	r2, r3, d7
 80017ce:	4918      	ldr	r1, [pc, #96]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80017d0:	4812      	ldr	r0, [pc, #72]	; (800181c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80017d2:	f006 fcd3 	bl	800817c <siprintf>
 80017d6:	4603      	mov	r3, r0
 80017d8:	4a11      	ldr	r2, [pc, #68]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80017da:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart3, data_msg, length, 0xffff);
 80017dc:	4b10      	ldr	r3, [pc, #64]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017e6:	490d      	ldr	r1, [pc, #52]	; (800181c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80017e8:	4812      	ldr	r0, [pc, #72]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80017ea:	f004 fa95 	bl	8005d18 <HAL_UART_Transmit>
}
 80017ee:	e006      	b.n	80017fe <HAL_TIM_PeriodElapsedCallback+0xb2>
	else if(htim -> Instance == TIM14){
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a10      	ldr	r2, [pc, #64]	; (8001838 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d101      	bne.n	80017fe <HAL_TIM_PeriodElapsedCallback+0xb2>
			fnReset();
 80017fa:	f7ff fbd3 	bl	8000fa4 <fnReset>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40001000 	.word	0x40001000
 800180c:	20000003 	.word	0x20000003
 8001810:	40020400 	.word	0x40020400
 8001814:	200002c4 	.word	0x200002c4
 8001818:	0800a728 	.word	0x0800a728
 800181c:	20000240 	.word	0x20000240
 8001820:	2000023c 	.word	0x2000023c
 8001824:	40001400 	.word	0x40001400
 8001828:	40014400 	.word	0x40014400
 800182c:	40014800 	.word	0x40014800
 8001830:	0800a730 	.word	0x0800a730
 8001834:	2000049c 	.word	0x2000049c
 8001838:	40002000 	.word	0x40002000

0800183c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == USER_Btn_Pin){
 8001846:	88fb      	ldrh	r3, [r7, #6]
 8001848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800184c:	d129      	bne.n	80018a2 <HAL_GPIO_EXTI_Callback+0x66>
		TxHeader.StdId = 0x60A;
 800184e:	4b17      	ldr	r3, [pc, #92]	; (80018ac <HAL_GPIO_EXTI_Callback+0x70>)
 8001850:	f240 620a 	movw	r2, #1546	; 0x60a
 8001854:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001856:	4b15      	ldr	r3, [pc, #84]	; (80018ac <HAL_GPIO_EXTI_Callback+0x70>)
 8001858:	2208      	movs	r2, #8
 800185a:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 800185c:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x74>)
 800185e:	2240      	movs	r2, #64	; 0x40
 8001860:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8001862:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x74>)
 8001864:	2241      	movs	r2, #65	; 0x41
 8001866:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001868:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x74>)
 800186a:	2260      	movs	r2, #96	; 0x60
 800186c:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 800186e:	4b10      	ldr	r3, [pc, #64]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x74>)
 8001870:	2200      	movs	r2, #0
 8001872:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8001874:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x74>)
 8001876:	2200      	movs	r2, #0
 8001878:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800187a:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x74>)
 800187c:	2200      	movs	r2, #0
 800187e:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001880:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x74>)
 8001882:	2200      	movs	r2, #0
 8001884:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001886:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x74>)
 8001888:	2200      	movs	r2, #0
 800188a:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800188c:	4b09      	ldr	r3, [pc, #36]	; (80018b4 <HAL_GPIO_EXTI_Callback+0x78>)
 800188e:	4a08      	ldr	r2, [pc, #32]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x74>)
 8001890:	4906      	ldr	r1, [pc, #24]	; (80018ac <HAL_GPIO_EXTI_Callback+0x70>)
 8001892:	4809      	ldr	r0, [pc, #36]	; (80018b8 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001894:	f001 fa5c 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <HAL_GPIO_EXTI_Callback+0x66>
			Error_Handler();
 800189e:	f000 fad7 	bl	8001e50 <Error_Handler>

		}
	}
}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000250 	.word	0x20000250
 80018b0:	20000268 	.word	0x20000268
 80018b4:	20000270 	.word	0x20000270
 80018b8:	20000210 	.word	0x20000210

080018bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018c0:	f000 ff99 	bl	80027f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c4:	f000 f874 	bl	80019b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c8:	f7fe ff18 	bl	80006fc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80018cc:	f000 fe64 	bl	8002598 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80018d0:	f000 fede 	bl	8002690 <MX_USB_OTG_FS_PCD_Init>
  MX_CAN1_Init();
 80018d4:	f7fe fe8e 	bl	80005f4 <MX_CAN1_Init>
  MX_TIM6_Init();
 80018d8:	f000 fc8a 	bl	80021f0 <MX_TIM6_Init>
  MX_TIM3_Init();
 80018dc:	f000 fc32 	bl	8002144 <MX_TIM3_Init>
  MX_TIM7_Init();
 80018e0:	f000 fcbe 	bl	8002260 <MX_TIM7_Init>
  MX_TIM10_Init();
 80018e4:	f000 fcf4 	bl	80022d0 <MX_TIM10_Init>
  MX_TIM14_Init();
 80018e8:	f000 fd3a 	bl	8002360 <MX_TIM14_Init>
  MX_TIM11_Init();
 80018ec:	f000 fd14 	bl	8002318 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80018f0:	f7fe ff04 	bl	80006fc <MX_GPIO_Init>
	MX_USART3_UART_Init();
 80018f4:	f000 fe50 	bl	8002598 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 80018f8:	f000 feca 	bl	8002690 <MX_USB_OTG_FS_PCD_Init>
	MX_CAN1_Init();
 80018fc:	f7fe fe7a 	bl	80005f4 <MX_CAN1_Init>
	MX_TIM6_Init();
 8001900:	f000 fc76 	bl	80021f0 <MX_TIM6_Init>
	MX_TIM3_Init();
 8001904:	f000 fc1e 	bl	8002144 <MX_TIM3_Init>
	MX_TIM7_Init();
 8001908:	f000 fcaa 	bl	8002260 <MX_TIM7_Init>
	MX_TIM10_Init();
 800190c:	f000 fce0 	bl	80022d0 <MX_TIM10_Init>
	MX_TIM14_Init();
 8001910:	f000 fd26 	bl	8002360 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */

	// UART START
	HAL_UART_Receive_IT(&huart3, sUserMessage, 4);
 8001914:	2204      	movs	r2, #4
 8001916:	4921      	ldr	r1, [pc, #132]	; (800199c <main+0xe0>)
 8001918:	4821      	ldr	r0, [pc, #132]	; (80019a0 <main+0xe4>)
 800191a:	f004 fa90 	bl	8005e3e <HAL_UART_Receive_IT>

	// CAN START
	HAL_CAN_Start(&hcan1);
 800191e:	4821      	ldr	r0, [pc, #132]	; (80019a4 <main+0xe8>)
 8001920:	f001 f9d2 	bl	8002cc8 <HAL_CAN_Start>

	// CAN CONFIG
	// TxHeader param config
	TxHeader.StdId = 0x000;
 8001924:	4b20      	ldr	r3, [pc, #128]	; (80019a8 <main+0xec>)
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0;
 800192a:	4b1f      	ldr	r3, [pc, #124]	; (80019a8 <main+0xec>)
 800192c:	2200      	movs	r2, #0
 800192e:	605a      	str	r2, [r3, #4]
	TxHeader.IDE = CAN_ID_STD;
 8001930:	4b1d      	ldr	r3, [pc, #116]	; (80019a8 <main+0xec>)
 8001932:	2200      	movs	r2, #0
 8001934:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8001936:	4b1c      	ldr	r3, [pc, #112]	; (80019a8 <main+0xec>)
 8001938:	2200      	movs	r2, #0
 800193a:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 2;
 800193c:	4b1a      	ldr	r3, [pc, #104]	; (80019a8 <main+0xec>)
 800193e:	2202      	movs	r2, #2
 8001940:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001942:	4b19      	ldr	r3, [pc, #100]	; (80019a8 <main+0xec>)
 8001944:	2200      	movs	r2, #0
 8001946:	751a      	strb	r2, [r3, #20]

	// CANFilter param config
	CANFilter.FilterActivation = CAN_FILTER_ENABLE;
 8001948:	4b18      	ldr	r3, [pc, #96]	; (80019ac <main+0xf0>)
 800194a:	2201      	movs	r2, #1
 800194c:	621a      	str	r2, [r3, #32]
	CANFilter.FilterBank = 18;
 800194e:	4b17      	ldr	r3, [pc, #92]	; (80019ac <main+0xf0>)
 8001950:	2212      	movs	r2, #18
 8001952:	615a      	str	r2, [r3, #20]
	CANFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <main+0xf0>)
 8001956:	2200      	movs	r2, #0
 8001958:	611a      	str	r2, [r3, #16]
	CANFilter.FilterIdHigh = 0x58A<<5;
 800195a:	4b14      	ldr	r3, [pc, #80]	; (80019ac <main+0xf0>)
 800195c:	f24b 1240 	movw	r2, #45376	; 0xb140
 8001960:	601a      	str	r2, [r3, #0]
	CANFilter.FilterIdLow = 0x0000;
 8001962:	4b12      	ldr	r3, [pc, #72]	; (80019ac <main+0xf0>)
 8001964:	2200      	movs	r2, #0
 8001966:	605a      	str	r2, [r3, #4]
	CANFilter.FilterMaskIdHigh = 0x58A<<5;
 8001968:	4b10      	ldr	r3, [pc, #64]	; (80019ac <main+0xf0>)
 800196a:	f24b 1240 	movw	r2, #45376	; 0xb140
 800196e:	609a      	str	r2, [r3, #8]
	CANFilter.FilterMaskIdLow = 0x0000;
 8001970:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <main+0xf0>)
 8001972:	2200      	movs	r2, #0
 8001974:	60da      	str	r2, [r3, #12]
	CANFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001976:	4b0d      	ldr	r3, [pc, #52]	; (80019ac <main+0xf0>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
	CANFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 800197c:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <main+0xf0>)
 800197e:	2201      	movs	r2, #1
 8001980:	61da      	str	r2, [r3, #28]
	CANFilter.SlaveStartFilterBank = 20;
 8001982:	4b0a      	ldr	r3, [pc, #40]	; (80019ac <main+0xf0>)
 8001984:	2214      	movs	r2, #20
 8001986:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &CANFilter);
 8001988:	4908      	ldr	r1, [pc, #32]	; (80019ac <main+0xf0>)
 800198a:	4806      	ldr	r0, [pc, #24]	; (80019a4 <main+0xe8>)
 800198c:	f001 f8b0 	bl	8002af0 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001990:	2102      	movs	r1, #2
 8001992:	4804      	ldr	r0, [pc, #16]	; (80019a4 <main+0xe8>)
 8001994:	f001 fbc9 	bl	800312a <HAL_CAN_ActivateNotification>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001998:	e7fe      	b.n	8001998 <main+0xdc>
 800199a:	bf00      	nop
 800199c:	20000238 	.word	0x20000238
 80019a0:	2000049c 	.word	0x2000049c
 80019a4:	20000210 	.word	0x20000210
 80019a8:	20000250 	.word	0x20000250
 80019ac:	20000298 	.word	0x20000298

080019b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b0b8      	sub	sp, #224	; 0xe0
 80019b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019b6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80019ba:	2234      	movs	r2, #52	; 0x34
 80019bc:	2100      	movs	r1, #0
 80019be:	4618      	mov	r0, r3
 80019c0:	f005 ff90 	bl	80078e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019d4:	f107 0308 	add.w	r3, r7, #8
 80019d8:	2290      	movs	r2, #144	; 0x90
 80019da:	2100      	movs	r1, #0
 80019dc:	4618      	mov	r0, r3
 80019de:	f005 ff81 	bl	80078e4 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80019e2:	f002 fadb 	bl	8003f9c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e6:	4b3c      	ldr	r3, [pc, #240]	; (8001ad8 <SystemClock_Config+0x128>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	4a3b      	ldr	r2, [pc, #236]	; (8001ad8 <SystemClock_Config+0x128>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019f0:	6413      	str	r3, [r2, #64]	; 0x40
 80019f2:	4b39      	ldr	r3, [pc, #228]	; (8001ad8 <SystemClock_Config+0x128>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fa:	607b      	str	r3, [r7, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019fe:	4b37      	ldr	r3, [pc, #220]	; (8001adc <SystemClock_Config+0x12c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a06:	4a35      	ldr	r2, [pc, #212]	; (8001adc <SystemClock_Config+0x12c>)
 8001a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a0c:	6013      	str	r3, [r2, #0]
 8001a0e:	4b33      	ldr	r3, [pc, #204]	; (8001adc <SystemClock_Config+0x12c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a16:	603b      	str	r3, [r7, #0]
 8001a18:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a20:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001a24:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a36:	2304      	movs	r3, #4
 8001a38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001a3c:	2360      	movs	r3, #96	; 0x60
 8001a3e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a42:	2302      	movs	r3, #2
 8001a44:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a48:	2304      	movs	r3, #4
 8001a4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a54:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f002 faff 	bl	800405c <HAL_RCC_OscConfig>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001a64:	f000 f9f4 	bl	8001e50 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001a68:	f002 faa8 	bl	8003fbc <HAL_PWREx_EnableOverDrive>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001a72:	f000 f9ed 	bl	8001e50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a76:	230f      	movs	r3, #15
 8001a78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a82:	2300      	movs	r3, #0
 8001a84:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a90:	2300      	movs	r3, #0
 8001a92:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a96:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001a9a:	2103      	movs	r1, #3
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f002 fd8b 	bl	80045b8 <HAL_RCC_ClockConfig>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8001aa8:	f000 f9d2 	bl	8001e50 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8001aac:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <SystemClock_Config+0x130>)
 8001aae:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aba:	f107 0308 	add.w	r3, r7, #8
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f002 ffa0 	bl	8004a04 <HAL_RCCEx_PeriphCLKConfig>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <SystemClock_Config+0x11e>
  {
    Error_Handler();
 8001aca:	f000 f9c1 	bl	8001e50 <Error_Handler>
  }
}
 8001ace:	bf00      	nop
 8001ad0:	37e0      	adds	r7, #224	; 0xe0
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40007000 	.word	0x40007000
 8001ae0:	00200100 	.word	0x00200100

08001ae4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4aaa      	ldr	r2, [pc, #680]	; (8001d9c <HAL_UART_RxCpltCallback+0x2b8>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	f040 8142 	bne.w	8001d7c <HAL_UART_RxCpltCallback+0x298>

		//INIT COMMAND
		if(strncmp(sUserMessage, sInitCommand,4) == 0){
 8001af8:	2204      	movs	r2, #4
 8001afa:	49a9      	ldr	r1, [pc, #676]	; (8001da0 <HAL_UART_RxCpltCallback+0x2bc>)
 8001afc:	48a9      	ldr	r0, [pc, #676]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001afe:	f006 fb5d 	bl	80081bc <strncmp>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d109      	bne.n	8001b1c <HAL_UART_RxCpltCallback+0x38>
			iMachineStatus = 0;
 8001b08:	4ba7      	ldr	r3, [pc, #668]	; (8001da8 <HAL_UART_RxCpltCallback+0x2c4>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]
			iHomingStatus = 0;
 8001b0e:	4ba7      	ldr	r3, [pc, #668]	; (8001dac <HAL_UART_RxCpltCallback+0x2c8>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim6);
 8001b14:	48a6      	ldr	r0, [pc, #664]	; (8001db0 <HAL_UART_RxCpltCallback+0x2cc>)
 8001b16:	f003 fc1b 	bl	8005350 <HAL_TIM_Base_Start_IT>
 8001b1a:	e135      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
		}

		//MODE SELECTION [SNGL/SERL]
		else if(strncmp(sUserMessage, sSingle_mode, 4) == 0){
 8001b1c:	2204      	movs	r2, #4
 8001b1e:	49a5      	ldr	r1, [pc, #660]	; (8001db4 <HAL_UART_RxCpltCallback+0x2d0>)
 8001b20:	48a0      	ldr	r0, [pc, #640]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001b22:	f006 fb4b 	bl	80081bc <strncmp>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d107      	bne.n	8001b3c <HAL_UART_RxCpltCallback+0x58>
			iMode = 0;
 8001b2c:	4ba2      	ldr	r3, [pc, #648]	; (8001db8 <HAL_UART_RxCpltCallback+0x2d4>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001b32:	2101      	movs	r1, #1
 8001b34:	48a1      	ldr	r0, [pc, #644]	; (8001dbc <HAL_UART_RxCpltCallback+0x2d8>)
 8001b36:	f002 f8b6 	bl	8003ca6 <HAL_GPIO_TogglePin>
 8001b3a:	e125      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
		}

		else if(strncmp(sUserMessage, sSerial_mode, 4) == 0){
 8001b3c:	2204      	movs	r2, #4
 8001b3e:	49a0      	ldr	r1, [pc, #640]	; (8001dc0 <HAL_UART_RxCpltCallback+0x2dc>)
 8001b40:	4898      	ldr	r0, [pc, #608]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001b42:	f006 fb3b 	bl	80081bc <strncmp>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d107      	bne.n	8001b5c <HAL_UART_RxCpltCallback+0x78>
			iMode = 1;
 8001b4c:	4b9a      	ldr	r3, [pc, #616]	; (8001db8 <HAL_UART_RxCpltCallback+0x2d4>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b52:	2180      	movs	r1, #128	; 0x80
 8001b54:	4899      	ldr	r0, [pc, #612]	; (8001dbc <HAL_UART_RxCpltCallback+0x2d8>)
 8001b56:	f002 f8a6 	bl	8003ca6 <HAL_GPIO_TogglePin>
 8001b5a:	e115      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
		}

		//LEG SELECTION [RGHT/LEFT]
		else if(strncmp(sUserMessage, sLeft, 4) == 0){
 8001b5c:	2204      	movs	r2, #4
 8001b5e:	4999      	ldr	r1, [pc, #612]	; (8001dc4 <HAL_UART_RxCpltCallback+0x2e0>)
 8001b60:	4890      	ldr	r0, [pc, #576]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001b62:	f006 fb2b 	bl	80081bc <strncmp>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d10a      	bne.n	8001b82 <HAL_UART_RxCpltCallback+0x9e>
			iSelected_leg = 0;
 8001b6c:	4b96      	ldr	r3, [pc, #600]	; (8001dc8 <HAL_UART_RxCpltCallback+0x2e4>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001b72:	2101      	movs	r1, #1
 8001b74:	4891      	ldr	r0, [pc, #580]	; (8001dbc <HAL_UART_RxCpltCallback+0x2d8>)
 8001b76:	f002 f896 	bl	8003ca6 <HAL_GPIO_TogglePin>
			//start timera
			HAL_TIM_Base_Start_IT(&htim11);
 8001b7a:	4894      	ldr	r0, [pc, #592]	; (8001dcc <HAL_UART_RxCpltCallback+0x2e8>)
 8001b7c:	f003 fbe8 	bl	8005350 <HAL_TIM_Base_Start_IT>
 8001b80:	e102      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
		}

		else if(strncmp(sUserMessage, sRight, 4) == 0){
 8001b82:	2204      	movs	r2, #4
 8001b84:	4992      	ldr	r1, [pc, #584]	; (8001dd0 <HAL_UART_RxCpltCallback+0x2ec>)
 8001b86:	4887      	ldr	r0, [pc, #540]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001b88:	f006 fb18 	bl	80081bc <strncmp>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d10a      	bne.n	8001ba8 <HAL_UART_RxCpltCallback+0xc4>
			iSelected_leg = 1;
 8001b92:	4b8d      	ldr	r3, [pc, #564]	; (8001dc8 <HAL_UART_RxCpltCallback+0x2e4>)
 8001b94:	2201      	movs	r2, #1
 8001b96:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b98:	2180      	movs	r1, #128	; 0x80
 8001b9a:	4888      	ldr	r0, [pc, #544]	; (8001dbc <HAL_UART_RxCpltCallback+0x2d8>)
 8001b9c:	f002 f883 	bl	8003ca6 <HAL_GPIO_TogglePin>
			//start timera
			HAL_TIM_Base_Start_IT(&htim11);
 8001ba0:	488a      	ldr	r0, [pc, #552]	; (8001dcc <HAL_UART_RxCpltCallback+0x2e8>)
 8001ba2:	f003 fbd5 	bl	8005350 <HAL_TIM_Base_Start_IT>
 8001ba6:	e0ef      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
		}

		//SINGLE POSITION [P]
		else if(sUserMessage[3] == 'P'){
 8001ba8:	4b7e      	ldr	r3, [pc, #504]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001baa:	78db      	ldrb	r3, [r3, #3]
 8001bac:	2b50      	cmp	r3, #80	; 0x50
 8001bae:	d113      	bne.n	8001bd8 <HAL_UART_RxCpltCallback+0xf4>

			if(iMode == 0){
 8001bb0:	4b81      	ldr	r3, [pc, #516]	; (8001db8 <HAL_UART_RxCpltCallback+0x2d4>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f040 80e6 	bne.w	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
				iPosition = (uint32_t)(atoi(sUserMessage));
 8001bbc:	4879      	ldr	r0, [pc, #484]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001bbe:	f005 fe63 	bl	8007888 <atoi>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b83      	ldr	r3, [pc, #524]	; (8001dd4 <HAL_UART_RxCpltCallback+0x2f0>)
 8001bc8:	601a      	str	r2, [r3, #0]
				iSingleMachineStatus = 10;
 8001bca:	4b83      	ldr	r3, [pc, #524]	; (8001dd8 <HAL_UART_RxCpltCallback+0x2f4>)
 8001bcc:	220a      	movs	r2, #10
 8001bce:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim7);
 8001bd0:	4882      	ldr	r0, [pc, #520]	; (8001ddc <HAL_UART_RxCpltCallback+0x2f8>)
 8001bd2:	f003 fbbd 	bl	8005350 <HAL_TIM_Base_Start_IT>
 8001bd6:	e0d7      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>

			}
		}

		//START SERIAL [STSE]
		else if(strncmp(sUserMessage, sSerialStart, 4) == 0){
 8001bd8:	2204      	movs	r2, #4
 8001bda:	4981      	ldr	r1, [pc, #516]	; (8001de0 <HAL_UART_RxCpltCallback+0x2fc>)
 8001bdc:	4871      	ldr	r0, [pc, #452]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001bde:	f006 faed 	bl	80081bc <strncmp>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d123      	bne.n	8001c30 <HAL_UART_RxCpltCallback+0x14c>

			if(iMode == 1 && iSelected_leg != 100 && iSerialReps != 0 && iSerialRange != 0){
 8001be8:	4b73      	ldr	r3, [pc, #460]	; (8001db8 <HAL_UART_RxCpltCallback+0x2d4>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	f040 80ca 	bne.w	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
 8001bf4:	4b74      	ldr	r3, [pc, #464]	; (8001dc8 <HAL_UART_RxCpltCallback+0x2e4>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b64      	cmp	r3, #100	; 0x64
 8001bfc:	f000 80c4 	beq.w	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
 8001c00:	4b78      	ldr	r3, [pc, #480]	; (8001de4 <HAL_UART_RxCpltCallback+0x300>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 80bf 	beq.w	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
 8001c0a:	4b77      	ldr	r3, [pc, #476]	; (8001de8 <HAL_UART_RxCpltCallback+0x304>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	f000 80ba 	beq.w	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
				iSerialCounter = 0;
 8001c14:	4b75      	ldr	r3, [pc, #468]	; (8001dec <HAL_UART_RxCpltCallback+0x308>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	701a      	strb	r2, [r3, #0]
				iSerialMachineStatus = 10;
 8001c1a:	4b75      	ldr	r3, [pc, #468]	; (8001df0 <HAL_UART_RxCpltCallback+0x30c>)
 8001c1c:	220a      	movs	r2, #10
 8001c1e:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim10);
 8001c20:	4874      	ldr	r0, [pc, #464]	; (8001df4 <HAL_UART_RxCpltCallback+0x310>)
 8001c22:	f003 fb95 	bl	8005350 <HAL_TIM_Base_Start_IT>
				HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001c26:	2101      	movs	r1, #1
 8001c28:	4864      	ldr	r0, [pc, #400]	; (8001dbc <HAL_UART_RxCpltCallback+0x2d8>)
 8001c2a:	f002 f83c 	bl	8003ca6 <HAL_GPIO_TogglePin>
 8001c2e:	e0ab      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>

		}


		//SERIAL - REPETITIONS [N]
		else if(sUserMessage[3] == 'N'){
 8001c30:	4b5c      	ldr	r3, [pc, #368]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c32:	78db      	ldrb	r3, [r3, #3]
 8001c34:	2b4e      	cmp	r3, #78	; 0x4e
 8001c36:	d10d      	bne.n	8001c54 <HAL_UART_RxCpltCallback+0x170>
			if(iMode == 1){
 8001c38:	4b5f      	ldr	r3, [pc, #380]	; (8001db8 <HAL_UART_RxCpltCallback+0x2d4>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	f040 80a2 	bne.w	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
				iSerialReps = (uint32_t)(atoi(sUserMessage));
 8001c44:	4857      	ldr	r0, [pc, #348]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c46:	f005 fe1f 	bl	8007888 <atoi>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	b2da      	uxtb	r2, r3
 8001c4e:	4b65      	ldr	r3, [pc, #404]	; (8001de4 <HAL_UART_RxCpltCallback+0x300>)
 8001c50:	701a      	strb	r2, [r3, #0]
 8001c52:	e099      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
			}
		}

		//SERIAL - RANGE [R]
		else if(sUserMessage[3] == 'R'){
 8001c54:	4b53      	ldr	r3, [pc, #332]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c56:	78db      	ldrb	r3, [r3, #3]
 8001c58:	2b52      	cmp	r3, #82	; 0x52
 8001c5a:	d111      	bne.n	8001c80 <HAL_UART_RxCpltCallback+0x19c>
			if(iMode == 1){
 8001c5c:	4b56      	ldr	r3, [pc, #344]	; (8001db8 <HAL_UART_RxCpltCallback+0x2d4>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	f040 8090 	bne.w	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
				iSerialRange = (uint32_t)(atoi(sUserMessage));
 8001c68:	484e      	ldr	r0, [pc, #312]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c6a:	f005 fe0d 	bl	8007888 <atoi>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b5d      	ldr	r3, [pc, #372]	; (8001de8 <HAL_UART_RxCpltCallback+0x304>)
 8001c74:	601a      	str	r2, [r3, #0]
				iPosition = iSerialRange;
 8001c76:	4b5c      	ldr	r3, [pc, #368]	; (8001de8 <HAL_UART_RxCpltCallback+0x304>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a56      	ldr	r2, [pc, #344]	; (8001dd4 <HAL_UART_RxCpltCallback+0x2f0>)
 8001c7c:	6013      	str	r3, [r2, #0]
 8001c7e:	e083      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
			}
		}

		//GENERAL STOP COMMAND [HALT]
		else if(strncmp(sUserMessage, sGeneralStop, 4) == 0){
 8001c80:	2204      	movs	r2, #4
 8001c82:	495d      	ldr	r1, [pc, #372]	; (8001df8 <HAL_UART_RxCpltCallback+0x314>)
 8001c84:	4847      	ldr	r0, [pc, #284]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c86:	f006 fa99 	bl	80081bc <strncmp>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d166      	bne.n	8001d5e <HAL_UART_RxCpltCallback+0x27a>

			//QUICK STOP
			TxHeader.StdId = 0x60A;
 8001c90:	4b5a      	ldr	r3, [pc, #360]	; (8001dfc <HAL_UART_RxCpltCallback+0x318>)
 8001c92:	f240 620a 	movw	r2, #1546	; 0x60a
 8001c96:	601a      	str	r2, [r3, #0]
			TxHeader.DLC = 8;
 8001c98:	4b58      	ldr	r3, [pc, #352]	; (8001dfc <HAL_UART_RxCpltCallback+0x318>)
 8001c9a:	2208      	movs	r2, #8
 8001c9c:	611a      	str	r2, [r3, #16]
			TxData[0] = 0x22;
 8001c9e:	4b58      	ldr	r3, [pc, #352]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001ca0:	2222      	movs	r2, #34	; 0x22
 8001ca2:	701a      	strb	r2, [r3, #0]
			TxData[1] = 0x40;
 8001ca4:	4b56      	ldr	r3, [pc, #344]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001ca6:	2240      	movs	r2, #64	; 0x40
 8001ca8:	705a      	strb	r2, [r3, #1]
			TxData[2] = 0x60;
 8001caa:	4b55      	ldr	r3, [pc, #340]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001cac:	2260      	movs	r2, #96	; 0x60
 8001cae:	709a      	strb	r2, [r3, #2]
			TxData[3] = 0x00;
 8001cb0:	4b53      	ldr	r3, [pc, #332]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	70da      	strb	r2, [r3, #3]
			TxData[4] = 0x02;
 8001cb6:	4b52      	ldr	r3, [pc, #328]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001cb8:	2202      	movs	r2, #2
 8001cba:	711a      	strb	r2, [r3, #4]
			TxData[5] = 0x00;
 8001cbc:	4b50      	ldr	r3, [pc, #320]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	715a      	strb	r2, [r3, #5]
			TxData[6] = 0x00;
 8001cc2:	4b4f      	ldr	r3, [pc, #316]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	719a      	strb	r2, [r3, #6]
			TxData[7] = 0x00;
 8001cc8:	4b4d      	ldr	r3, [pc, #308]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	71da      	strb	r2, [r3, #7]

			if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001cce:	4b4d      	ldr	r3, [pc, #308]	; (8001e04 <HAL_UART_RxCpltCallback+0x320>)
 8001cd0:	4a4b      	ldr	r2, [pc, #300]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001cd2:	494a      	ldr	r1, [pc, #296]	; (8001dfc <HAL_UART_RxCpltCallback+0x318>)
 8001cd4:	484c      	ldr	r0, [pc, #304]	; (8001e08 <HAL_UART_RxCpltCallback+0x324>)
 8001cd6:	f001 f83b 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d004      	beq.n	8001cea <HAL_UART_RxCpltCallback+0x206>
				fnLEDsErrorState();
 8001ce0:	f7fe fdfa 	bl	80008d8 <fnLEDsErrorState>
				Error_Handler();
 8001ce4:	f000 f8b4 	bl	8001e50 <Error_Handler>
 8001ce8:	e04e      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
			}
			else{
				//DISBALE VOLTAGE
				TxHeader.StdId = 0x60A;
 8001cea:	4b44      	ldr	r3, [pc, #272]	; (8001dfc <HAL_UART_RxCpltCallback+0x318>)
 8001cec:	f240 620a 	movw	r2, #1546	; 0x60a
 8001cf0:	601a      	str	r2, [r3, #0]
				TxHeader.DLC = 8;
 8001cf2:	4b42      	ldr	r3, [pc, #264]	; (8001dfc <HAL_UART_RxCpltCallback+0x318>)
 8001cf4:	2208      	movs	r2, #8
 8001cf6:	611a      	str	r2, [r3, #16]
				TxData[0] = 0x22;
 8001cf8:	4b41      	ldr	r3, [pc, #260]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001cfa:	2222      	movs	r2, #34	; 0x22
 8001cfc:	701a      	strb	r2, [r3, #0]
				TxData[1] = 0x40;
 8001cfe:	4b40      	ldr	r3, [pc, #256]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001d00:	2240      	movs	r2, #64	; 0x40
 8001d02:	705a      	strb	r2, [r3, #1]
				TxData[2] = 0x60;
 8001d04:	4b3e      	ldr	r3, [pc, #248]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001d06:	2260      	movs	r2, #96	; 0x60
 8001d08:	709a      	strb	r2, [r3, #2]
				TxData[3] = 0x00;
 8001d0a:	4b3d      	ldr	r3, [pc, #244]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	70da      	strb	r2, [r3, #3]
				TxData[4] = 0x00;
 8001d10:	4b3b      	ldr	r3, [pc, #236]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	711a      	strb	r2, [r3, #4]
				TxData[5] = 0x00;
 8001d16:	4b3a      	ldr	r3, [pc, #232]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	715a      	strb	r2, [r3, #5]
				TxData[6] = 0x00;
 8001d1c:	4b38      	ldr	r3, [pc, #224]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	719a      	strb	r2, [r3, #6]
				TxData[7] = 0x00;
 8001d22:	4b37      	ldr	r3, [pc, #220]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	71da      	strb	r2, [r3, #7]

				if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001d28:	4b36      	ldr	r3, [pc, #216]	; (8001e04 <HAL_UART_RxCpltCallback+0x320>)
 8001d2a:	4a35      	ldr	r2, [pc, #212]	; (8001e00 <HAL_UART_RxCpltCallback+0x31c>)
 8001d2c:	4933      	ldr	r1, [pc, #204]	; (8001dfc <HAL_UART_RxCpltCallback+0x318>)
 8001d2e:	4836      	ldr	r0, [pc, #216]	; (8001e08 <HAL_UART_RxCpltCallback+0x324>)
 8001d30:	f001 f80e 	bl	8002d50 <HAL_CAN_AddTxMessage>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d004      	beq.n	8001d44 <HAL_UART_RxCpltCallback+0x260>
					fnLEDsErrorState();
 8001d3a:	f7fe fdcd 	bl	80008d8 <fnLEDsErrorState>
					Error_Handler();
 8001d3e:	f000 f887 	bl	8001e50 <Error_Handler>
 8001d42:	e021      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
				}
				else {
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001d44:	2201      	movs	r2, #1
 8001d46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d4a:	481c      	ldr	r0, [pc, #112]	; (8001dbc <HAL_UART_RxCpltCallback+0x2d8>)
 8001d4c:	f001 ff92 	bl	8003c74 <HAL_GPIO_WritePin>
					HAL_UART_Transmit(&huart3, "STOP", 4, 100);
 8001d50:	2364      	movs	r3, #100	; 0x64
 8001d52:	2204      	movs	r2, #4
 8001d54:	492d      	ldr	r1, [pc, #180]	; (8001e0c <HAL_UART_RxCpltCallback+0x328>)
 8001d56:	482e      	ldr	r0, [pc, #184]	; (8001e10 <HAL_UART_RxCpltCallback+0x32c>)
 8001d58:	f003 ffde 	bl	8005d18 <HAL_UART_Transmit>
 8001d5c:	e014      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
				}
			}
		}

		//RESET COMMAND [RSET]
		else if(strncmp(sUserMessage, sReset, 4) == 0){
 8001d5e:	2204      	movs	r2, #4
 8001d60:	492c      	ldr	r1, [pc, #176]	; (8001e14 <HAL_UART_RxCpltCallback+0x330>)
 8001d62:	4810      	ldr	r0, [pc, #64]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001d64:	f006 fa2a 	bl	80081bc <strncmp>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d10c      	bne.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
			iMachineStatus=10;
 8001d6e:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <HAL_UART_RxCpltCallback+0x2c4>)
 8001d70:	220a      	movs	r2, #10
 8001d72:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim14);
 8001d74:	4828      	ldr	r0, [pc, #160]	; (8001e18 <HAL_UART_RxCpltCallback+0x334>)
 8001d76:	f003 faeb 	bl	8005350 <HAL_TIM_Base_Start_IT>
 8001d7a:	e005      	b.n	8001d88 <HAL_UART_RxCpltCallback+0x2a4>
		}


	}
	else{
		HAL_UART_Transmit(&huart3, sErrorMessage, strlen(sErrorMessage), 100);
 8001d7c:	2364      	movs	r3, #100	; 0x64
 8001d7e:	220c      	movs	r2, #12
 8001d80:	4926      	ldr	r1, [pc, #152]	; (8001e1c <HAL_UART_RxCpltCallback+0x338>)
 8001d82:	4823      	ldr	r0, [pc, #140]	; (8001e10 <HAL_UART_RxCpltCallback+0x32c>)
 8001d84:	f003 ffc8 	bl	8005d18 <HAL_UART_Transmit>
	}
	HAL_UART_Receive_IT(&huart3, sUserMessage, 4);
 8001d88:	2204      	movs	r2, #4
 8001d8a:	4906      	ldr	r1, [pc, #24]	; (8001da4 <HAL_UART_RxCpltCallback+0x2c0>)
 8001d8c:	4820      	ldr	r0, [pc, #128]	; (8001e10 <HAL_UART_RxCpltCallback+0x32c>)
 8001d8e:	f004 f856 	bl	8005e3e <HAL_UART_Receive_IT>
			HAL_UART_Transmit(&huart3, "C200", 4, 100);
		}
		break;
	}
	 */
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40004800 	.word	0x40004800
 8001da0:	0800a744 	.word	0x0800a744
 8001da4:	20000238 	.word	0x20000238
 8001da8:	20000002 	.word	0x20000002
 8001dac:	20000003 	.word	0x20000003
 8001db0:	20000320 	.word	0x20000320
 8001db4:	0800a774 	.word	0x0800a774
 8001db8:	20000000 	.word	0x20000000
 8001dbc:	40020400 	.word	0x40020400
 8001dc0:	0800a77c 	.word	0x0800a77c
 8001dc4:	0800a78c 	.word	0x0800a78c
 8001dc8:	20000001 	.word	0x20000001
 8001dcc:	20000404 	.word	0x20000404
 8001dd0:	0800a784 	.word	0x0800a784
 8001dd4:	200002cc 	.word	0x200002cc
 8001dd8:	20000004 	.word	0x20000004
 8001ddc:	2000036c 	.word	0x2000036c
 8001de0:	0800a75c 	.word	0x0800a75c
 8001de4:	20000014 	.word	0x20000014
 8001de8:	20000010 	.word	0x20000010
 8001dec:	2000000c 	.word	0x2000000c
 8001df0:	20000005 	.word	0x20000005
 8001df4:	200003b8 	.word	0x200003b8
 8001df8:	0800a764 	.word	0x0800a764
 8001dfc:	20000250 	.word	0x20000250
 8001e00:	20000268 	.word	0x20000268
 8001e04:	20000270 	.word	0x20000270
 8001e08:	20000210 	.word	0x20000210
 8001e0c:	0800a73c 	.word	0x0800a73c
 8001e10:	2000049c 	.word	0x2000049c
 8001e14:	0800a76c 	.word	0x0800a76c
 8001e18:	20000450 	.word	0x20000450
 8001e1c:	0800a74c 	.word	0x0800a74c

08001e20 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8001e28:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8001e2a:	4a07      	ldr	r2, [pc, #28]	; (8001e48 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f001 f869 	bl	8002f06 <HAL_CAN_GetRxMessage>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	4805      	ldr	r0, [pc, #20]	; (8001e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8001e38:	f001 ff35 	bl	8003ca6 <HAL_GPIO_TogglePin>
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20000290 	.word	0x20000290
 8001e48:	20000274 	.word	0x20000274
 8001e4c:	40020400 	.word	0x40020400

08001e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e54:	b672      	cpsid	i
}
 8001e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001e58:	e7fe      	b.n	8001e58 <Error_Handler+0x8>
	...

08001e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e62:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e66:	4a0e      	ldr	r2, [pc, #56]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7a:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7e:	4a08      	ldr	r2, [pc, #32]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e84:	6453      	str	r3, [r2, #68]	; 0x44
 8001e86:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40023800 	.word	0x40023800

08001ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ea8:	e7fe      	b.n	8001ea8 <NMI_Handler+0x4>

08001eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eae:	e7fe      	b.n	8001eae <HardFault_Handler+0x4>

08001eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb4:	e7fe      	b.n	8001eb4 <MemManage_Handler+0x4>

08001eb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eba:	e7fe      	b.n	8001eba <BusFault_Handler+0x4>

08001ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec0:	e7fe      	b.n	8001ec0 <UsageFault_Handler+0x4>

08001ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ef0:	f000 fcbe 	bl	8002870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001efc:	4802      	ldr	r0, [pc, #8]	; (8001f08 <CAN1_RX0_IRQHandler+0x10>)
 8001efe:	f001 f93a 	bl	8003176 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000210 	.word	0x20000210

08001f0c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001f10:	4802      	ldr	r0, [pc, #8]	; (8001f1c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f12:	f003 fbf9 	bl	8005708 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	200003b8 	.word	0x200003b8

08001f20 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f24:	4802      	ldr	r0, [pc, #8]	; (8001f30 <TIM3_IRQHandler+0x10>)
 8001f26:	f003 fbef 	bl	8005708 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	200002d4 	.word	0x200002d4

08001f34 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f38:	4802      	ldr	r0, [pc, #8]	; (8001f44 <USART3_IRQHandler+0x10>)
 8001f3a:	f003 ffcf 	bl	8005edc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	2000049c 	.word	0x2000049c

08001f48 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001f4c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f50:	f001 fec4 	bl	8003cdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001f5c:	4802      	ldr	r0, [pc, #8]	; (8001f68 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001f5e:	f003 fbd3 	bl	8005708 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000450 	.word	0x20000450

08001f6c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f70:	4802      	ldr	r0, [pc, #8]	; (8001f7c <TIM6_DAC_IRQHandler+0x10>)
 8001f72:	f003 fbc9 	bl	8005708 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000320 	.word	0x20000320

08001f80 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f84:	4802      	ldr	r0, [pc, #8]	; (8001f90 <TIM7_IRQHandler+0x10>)
 8001f86:	f003 fbbf 	bl	8005708 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	2000036c 	.word	0x2000036c

08001f94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
	return 1;
 8001f98:	2301      	movs	r3, #1
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <_kill>:

int _kill(int pid, int sig)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001fae:	f005 fc6f 	bl	8007890 <__errno>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2216      	movs	r2, #22
 8001fb6:	601a      	str	r2, [r3, #0]
	return -1;
 8001fb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <_exit>:

void _exit (int status)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7ff ffe7 	bl	8001fa4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001fd6:	e7fe      	b.n	8001fd6 <_exit+0x12>

08001fd8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b086      	sub	sp, #24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	e00a      	b.n	8002000 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fea:	f3af 8000 	nop.w
 8001fee:	4601      	mov	r1, r0
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	60ba      	str	r2, [r7, #8]
 8001ff6:	b2ca      	uxtb	r2, r1
 8001ff8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	429a      	cmp	r2, r3
 8002006:	dbf0      	blt.n	8001fea <_read+0x12>
	}

return len;
 8002008:	687b      	ldr	r3, [r7, #4]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3718      	adds	r7, #24
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b086      	sub	sp, #24
 8002016:	af00      	add	r7, sp, #0
 8002018:	60f8      	str	r0, [r7, #12]
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	e009      	b.n	8002038 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	60ba      	str	r2, [r7, #8]
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	4618      	mov	r0, r3
 800202e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	3301      	adds	r3, #1
 8002036:	617b      	str	r3, [r7, #20]
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	429a      	cmp	r2, r3
 800203e:	dbf1      	blt.n	8002024 <_write+0x12>
	}
	return len;
 8002040:	687b      	ldr	r3, [r7, #4]
}
 8002042:	4618      	mov	r0, r3
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <_close>:

int _close(int file)
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
	return -1;
 8002052:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002056:	4618      	mov	r0, r3
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002062:	b480      	push	{r7}
 8002064:	b083      	sub	sp, #12
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002072:	605a      	str	r2, [r3, #4]
	return 0;
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <_isatty>:

int _isatty(int file)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
	return 1;
 800208a:	2301      	movs	r3, #1
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
	return 0;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3714      	adds	r7, #20
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
	...

080020b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020bc:	4a14      	ldr	r2, [pc, #80]	; (8002110 <_sbrk+0x5c>)
 80020be:	4b15      	ldr	r3, [pc, #84]	; (8002114 <_sbrk+0x60>)
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020c8:	4b13      	ldr	r3, [pc, #76]	; (8002118 <_sbrk+0x64>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d102      	bne.n	80020d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020d0:	4b11      	ldr	r3, [pc, #68]	; (8002118 <_sbrk+0x64>)
 80020d2:	4a12      	ldr	r2, [pc, #72]	; (800211c <_sbrk+0x68>)
 80020d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020d6:	4b10      	ldr	r3, [pc, #64]	; (8002118 <_sbrk+0x64>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4413      	add	r3, r2
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d207      	bcs.n	80020f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020e4:	f005 fbd4 	bl	8007890 <__errno>
 80020e8:	4603      	mov	r3, r0
 80020ea:	220c      	movs	r2, #12
 80020ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ee:	f04f 33ff 	mov.w	r3, #4294967295
 80020f2:	e009      	b.n	8002108 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020f4:	4b08      	ldr	r3, [pc, #32]	; (8002118 <_sbrk+0x64>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020fa:	4b07      	ldr	r3, [pc, #28]	; (8002118 <_sbrk+0x64>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4413      	add	r3, r2
 8002102:	4a05      	ldr	r2, [pc, #20]	; (8002118 <_sbrk+0x64>)
 8002104:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002106:	68fb      	ldr	r3, [r7, #12]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20080000 	.word	0x20080000
 8002114:	00000400 	.word	0x00000400
 8002118:	200002d0 	.word	0x200002d0
 800211c:	20000938 	.word	0x20000938

08002120 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002124:	4b06      	ldr	r3, [pc, #24]	; (8002140 <SystemInit+0x20>)
 8002126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800212a:	4a05      	ldr	r2, [pc, #20]	; (8002140 <SystemInit+0x20>)
 800212c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002130:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002134:	bf00      	nop
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <MX_TIM3_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim14;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08c      	sub	sp, #48	; 0x30
 8002148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800214a:	f107 030c 	add.w	r3, r7, #12
 800214e:	2224      	movs	r2, #36	; 0x24
 8002150:	2100      	movs	r1, #0
 8002152:	4618      	mov	r0, r3
 8002154:	f005 fbc6 	bl	80078e4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002158:	463b      	mov	r3, r7
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	605a      	str	r2, [r3, #4]
 8002160:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002162:	4b21      	ldr	r3, [pc, #132]	; (80021e8 <MX_TIM3_Init+0xa4>)
 8002164:	4a21      	ldr	r2, [pc, #132]	; (80021ec <MX_TIM3_Init+0xa8>)
 8002166:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002168:	4b1f      	ldr	r3, [pc, #124]	; (80021e8 <MX_TIM3_Init+0xa4>)
 800216a:	2200      	movs	r2, #0
 800216c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216e:	4b1e      	ldr	r3, [pc, #120]	; (80021e8 <MX_TIM3_Init+0xa4>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002174:	4b1c      	ldr	r3, [pc, #112]	; (80021e8 <MX_TIM3_Init+0xa4>)
 8002176:	f240 32e7 	movw	r2, #999	; 0x3e7
 800217a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800217c:	4b1a      	ldr	r3, [pc, #104]	; (80021e8 <MX_TIM3_Init+0xa4>)
 800217e:	2200      	movs	r2, #0
 8002180:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002182:	4b19      	ldr	r3, [pc, #100]	; (80021e8 <MX_TIM3_Init+0xa4>)
 8002184:	2200      	movs	r2, #0
 8002186:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002188:	2301      	movs	r3, #1
 800218a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800218c:	2300      	movs	r3, #0
 800218e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002190:	2301      	movs	r3, #1
 8002192:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002194:	2300      	movs	r3, #0
 8002196:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002198:	2300      	movs	r3, #0
 800219a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800219c:	2300      	movs	r3, #0
 800219e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80021a0:	2301      	movs	r3, #1
 80021a2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80021a4:	2300      	movs	r3, #0
 80021a6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80021ac:	f107 030c 	add.w	r3, r7, #12
 80021b0:	4619      	mov	r1, r3
 80021b2:	480d      	ldr	r0, [pc, #52]	; (80021e8 <MX_TIM3_Init+0xa4>)
 80021b4:	f003 f974 	bl	80054a0 <HAL_TIM_Encoder_Init>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80021be:	f7ff fe47 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021c2:	2300      	movs	r3, #0
 80021c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c6:	2300      	movs	r3, #0
 80021c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021ca:	463b      	mov	r3, r7
 80021cc:	4619      	mov	r1, r3
 80021ce:	4806      	ldr	r0, [pc, #24]	; (80021e8 <MX_TIM3_Init+0xa4>)
 80021d0:	f003 fca8 	bl	8005b24 <HAL_TIMEx_MasterConfigSynchronization>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80021da:	f7ff fe39 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021de:	bf00      	nop
 80021e0:	3730      	adds	r7, #48	; 0x30
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	200002d4 	.word	0x200002d4
 80021ec:	40000400 	.word	0x40000400

080021f0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002200:	4b15      	ldr	r3, [pc, #84]	; (8002258 <MX_TIM6_Init+0x68>)
 8002202:	4a16      	ldr	r2, [pc, #88]	; (800225c <MX_TIM6_Init+0x6c>)
 8002204:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9599;
 8002206:	4b14      	ldr	r3, [pc, #80]	; (8002258 <MX_TIM6_Init+0x68>)
 8002208:	f242 527f 	movw	r2, #9599	; 0x257f
 800220c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800220e:	4b12      	ldr	r3, [pc, #72]	; (8002258 <MX_TIM6_Init+0x68>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8002214:	4b10      	ldr	r3, [pc, #64]	; (8002258 <MX_TIM6_Init+0x68>)
 8002216:	f241 3287 	movw	r2, #4999	; 0x1387
 800221a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800221c:	4b0e      	ldr	r3, [pc, #56]	; (8002258 <MX_TIM6_Init+0x68>)
 800221e:	2280      	movs	r2, #128	; 0x80
 8002220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002222:	480d      	ldr	r0, [pc, #52]	; (8002258 <MX_TIM6_Init+0x68>)
 8002224:	f003 f816 	bl	8005254 <HAL_TIM_Base_Init>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800222e:	f7ff fe0f 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002232:	2300      	movs	r3, #0
 8002234:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800223a:	1d3b      	adds	r3, r7, #4
 800223c:	4619      	mov	r1, r3
 800223e:	4806      	ldr	r0, [pc, #24]	; (8002258 <MX_TIM6_Init+0x68>)
 8002240:	f003 fc70 	bl	8005b24 <HAL_TIMEx_MasterConfigSynchronization>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800224a:	f7ff fe01 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800224e:	bf00      	nop
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000320 	.word	0x20000320
 800225c:	40001000 	.word	0x40001000

08002260 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002270:	4b15      	ldr	r3, [pc, #84]	; (80022c8 <MX_TIM7_Init+0x68>)
 8002272:	4a16      	ldr	r2, [pc, #88]	; (80022cc <MX_TIM7_Init+0x6c>)
 8002274:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9600-1;
 8002276:	4b14      	ldr	r3, [pc, #80]	; (80022c8 <MX_TIM7_Init+0x68>)
 8002278:	f242 527f 	movw	r2, #9599	; 0x257f
 800227c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800227e:	4b12      	ldr	r3, [pc, #72]	; (80022c8 <MX_TIM7_Init+0x68>)
 8002280:	2200      	movs	r2, #0
 8002282:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000-1;
 8002284:	4b10      	ldr	r3, [pc, #64]	; (80022c8 <MX_TIM7_Init+0x68>)
 8002286:	f241 3287 	movw	r2, #4999	; 0x1387
 800228a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800228c:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <MX_TIM7_Init+0x68>)
 800228e:	2280      	movs	r2, #128	; 0x80
 8002290:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002292:	480d      	ldr	r0, [pc, #52]	; (80022c8 <MX_TIM7_Init+0x68>)
 8002294:	f002 ffde 	bl	8005254 <HAL_TIM_Base_Init>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800229e:	f7ff fdd7 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022a2:	2300      	movs	r3, #0
 80022a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a6:	2300      	movs	r3, #0
 80022a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80022aa:	1d3b      	adds	r3, r7, #4
 80022ac:	4619      	mov	r1, r3
 80022ae:	4806      	ldr	r0, [pc, #24]	; (80022c8 <MX_TIM7_Init+0x68>)
 80022b0:	f003 fc38 	bl	8005b24 <HAL_TIMEx_MasterConfigSynchronization>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80022ba:	f7ff fdc9 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80022be:	bf00      	nop
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	2000036c 	.word	0x2000036c
 80022cc:	40001400 	.word	0x40001400

080022d0 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80022d4:	4b0e      	ldr	r3, [pc, #56]	; (8002310 <MX_TIM10_Init+0x40>)
 80022d6:	4a0f      	ldr	r2, [pc, #60]	; (8002314 <MX_TIM10_Init+0x44>)
 80022d8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9600-1;
 80022da:	4b0d      	ldr	r3, [pc, #52]	; (8002310 <MX_TIM10_Init+0x40>)
 80022dc:	f242 527f 	movw	r2, #9599	; 0x257f
 80022e0:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e2:	4b0b      	ldr	r3, [pc, #44]	; (8002310 <MX_TIM10_Init+0x40>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 5000-1;
 80022e8:	4b09      	ldr	r3, [pc, #36]	; (8002310 <MX_TIM10_Init+0x40>)
 80022ea:	f241 3287 	movw	r2, #4999	; 0x1387
 80022ee:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022f0:	4b07      	ldr	r3, [pc, #28]	; (8002310 <MX_TIM10_Init+0x40>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022f6:	4b06      	ldr	r3, [pc, #24]	; (8002310 <MX_TIM10_Init+0x40>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80022fc:	4804      	ldr	r0, [pc, #16]	; (8002310 <MX_TIM10_Init+0x40>)
 80022fe:	f002 ffa9 	bl	8005254 <HAL_TIM_Base_Init>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8002308:	f7ff fda2 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800230c:	bf00      	nop
 800230e:	bd80      	pop	{r7, pc}
 8002310:	200003b8 	.word	0x200003b8
 8002314:	40014400 	.word	0x40014400

08002318 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800231c:	4b0e      	ldr	r3, [pc, #56]	; (8002358 <MX_TIM11_Init+0x40>)
 800231e:	4a0f      	ldr	r2, [pc, #60]	; (800235c <MX_TIM11_Init+0x44>)
 8002320:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 9599;
 8002322:	4b0d      	ldr	r3, [pc, #52]	; (8002358 <MX_TIM11_Init+0x40>)
 8002324:	f242 527f 	movw	r2, #9599	; 0x257f
 8002328:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800232a:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <MX_TIM11_Init+0x40>)
 800232c:	2200      	movs	r2, #0
 800232e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 9999;
 8002330:	4b09      	ldr	r3, [pc, #36]	; (8002358 <MX_TIM11_Init+0x40>)
 8002332:	f242 720f 	movw	r2, #9999	; 0x270f
 8002336:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002338:	4b07      	ldr	r3, [pc, #28]	; (8002358 <MX_TIM11_Init+0x40>)
 800233a:	2200      	movs	r2, #0
 800233c:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800233e:	4b06      	ldr	r3, [pc, #24]	; (8002358 <MX_TIM11_Init+0x40>)
 8002340:	2280      	movs	r2, #128	; 0x80
 8002342:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002344:	4804      	ldr	r0, [pc, #16]	; (8002358 <MX_TIM11_Init+0x40>)
 8002346:	f002 ff85 	bl	8005254 <HAL_TIM_Base_Init>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8002350:	f7ff fd7e 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002354:	bf00      	nop
 8002356:	bd80      	pop	{r7, pc}
 8002358:	20000404 	.word	0x20000404
 800235c:	40014800 	.word	0x40014800

08002360 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002364:	4b0e      	ldr	r3, [pc, #56]	; (80023a0 <MX_TIM14_Init+0x40>)
 8002366:	4a0f      	ldr	r2, [pc, #60]	; (80023a4 <MX_TIM14_Init+0x44>)
 8002368:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 9599;
 800236a:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <MX_TIM14_Init+0x40>)
 800236c:	f242 527f 	movw	r2, #9599	; 0x257f
 8002370:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002372:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <MX_TIM14_Init+0x40>)
 8002374:	2200      	movs	r2, #0
 8002376:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 4999;
 8002378:	4b09      	ldr	r3, [pc, #36]	; (80023a0 <MX_TIM14_Init+0x40>)
 800237a:	f241 3287 	movw	r2, #4999	; 0x1387
 800237e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002380:	4b07      	ldr	r3, [pc, #28]	; (80023a0 <MX_TIM14_Init+0x40>)
 8002382:	2200      	movs	r2, #0
 8002384:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002386:	4b06      	ldr	r3, [pc, #24]	; (80023a0 <MX_TIM14_Init+0x40>)
 8002388:	2280      	movs	r2, #128	; 0x80
 800238a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800238c:	4804      	ldr	r0, [pc, #16]	; (80023a0 <MX_TIM14_Init+0x40>)
 800238e:	f002 ff61 	bl	8005254 <HAL_TIM_Base_Init>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8002398:	f7ff fd5a 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	20000450 	.word	0x20000450
 80023a4:	40002000 	.word	0x40002000

080023a8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08a      	sub	sp, #40	; 0x28
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b0:	f107 0314 	add.w	r3, r7, #20
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	60da      	str	r2, [r3, #12]
 80023be:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a29      	ldr	r2, [pc, #164]	; (800246c <HAL_TIM_Encoder_MspInit+0xc4>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d14b      	bne.n	8002462 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023ca:	4b29      	ldr	r3, [pc, #164]	; (8002470 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ce:	4a28      	ldr	r2, [pc, #160]	; (8002470 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023d0:	f043 0302 	orr.w	r3, r3, #2
 80023d4:	6413      	str	r3, [r2, #64]	; 0x40
 80023d6:	4b26      	ldr	r3, [pc, #152]	; (8002470 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e2:	4b23      	ldr	r3, [pc, #140]	; (8002470 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	4a22      	ldr	r2, [pc, #136]	; (8002470 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	6313      	str	r3, [r2, #48]	; 0x30
 80023ee:	4b20      	ldr	r3, [pc, #128]	; (8002470 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023fa:	4b1d      	ldr	r3, [pc, #116]	; (8002470 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	4a1c      	ldr	r2, [pc, #112]	; (8002470 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002400:	f043 0304 	orr.w	r3, r3, #4
 8002404:	6313      	str	r3, [r2, #48]	; 0x30
 8002406:	4b1a      	ldr	r3, [pc, #104]	; (8002470 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	f003 0304 	and.w	r3, r3, #4
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002412:	2340      	movs	r3, #64	; 0x40
 8002414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241e:	2300      	movs	r3, #0
 8002420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002422:	2302      	movs	r3, #2
 8002424:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002426:	f107 0314 	add.w	r3, r7, #20
 800242a:	4619      	mov	r1, r3
 800242c:	4811      	ldr	r0, [pc, #68]	; (8002474 <HAL_TIM_Encoder_MspInit+0xcc>)
 800242e:	f001 fa75 	bl	800391c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002432:	2380      	movs	r3, #128	; 0x80
 8002434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002436:	2302      	movs	r3, #2
 8002438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243a:	2300      	movs	r3, #0
 800243c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243e:	2300      	movs	r3, #0
 8002440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002442:	2302      	movs	r3, #2
 8002444:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002446:	f107 0314 	add.w	r3, r7, #20
 800244a:	4619      	mov	r1, r3
 800244c:	480a      	ldr	r0, [pc, #40]	; (8002478 <HAL_TIM_Encoder_MspInit+0xd0>)
 800244e:	f001 fa65 	bl	800391c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002452:	2200      	movs	r2, #0
 8002454:	2100      	movs	r1, #0
 8002456:	201d      	movs	r0, #29
 8002458:	f001 f997 	bl	800378a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800245c:	201d      	movs	r0, #29
 800245e:	f001 f9b0 	bl	80037c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002462:	bf00      	nop
 8002464:	3728      	adds	r7, #40	; 0x28
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	40000400 	.word	0x40000400
 8002470:	40023800 	.word	0x40023800
 8002474:	40020000 	.word	0x40020000
 8002478:	40020800 	.word	0x40020800

0800247c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a3d      	ldr	r2, [pc, #244]	; (8002580 <HAL_TIM_Base_MspInit+0x104>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d114      	bne.n	80024b8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800248e:	4b3d      	ldr	r3, [pc, #244]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	4a3c      	ldr	r2, [pc, #240]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 8002494:	f043 0310 	orr.w	r3, r3, #16
 8002498:	6413      	str	r3, [r2, #64]	; 0x40
 800249a:	4b3a      	ldr	r3, [pc, #232]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249e:	f003 0310 	and.w	r3, r3, #16
 80024a2:	61fb      	str	r3, [r7, #28]
 80024a4:	69fb      	ldr	r3, [r7, #28]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80024a6:	2200      	movs	r2, #0
 80024a8:	2100      	movs	r1, #0
 80024aa:	2036      	movs	r0, #54	; 0x36
 80024ac:	f001 f96d 	bl	800378a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024b0:	2036      	movs	r0, #54	; 0x36
 80024b2:	f001 f986 	bl	80037c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 80024b6:	e05e      	b.n	8002576 <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM7)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a32      	ldr	r2, [pc, #200]	; (8002588 <HAL_TIM_Base_MspInit+0x10c>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d114      	bne.n	80024ec <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80024c2:	4b30      	ldr	r3, [pc, #192]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	4a2f      	ldr	r2, [pc, #188]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 80024c8:	f043 0320 	orr.w	r3, r3, #32
 80024cc:	6413      	str	r3, [r2, #64]	; 0x40
 80024ce:	4b2d      	ldr	r3, [pc, #180]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	f003 0320 	and.w	r3, r3, #32
 80024d6:	61bb      	str	r3, [r7, #24]
 80024d8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80024da:	2200      	movs	r2, #0
 80024dc:	2100      	movs	r1, #0
 80024de:	2037      	movs	r0, #55	; 0x37
 80024e0:	f001 f953 	bl	800378a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80024e4:	2037      	movs	r0, #55	; 0x37
 80024e6:	f001 f96c 	bl	80037c2 <HAL_NVIC_EnableIRQ>
}
 80024ea:	e044      	b.n	8002576 <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM10)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a26      	ldr	r2, [pc, #152]	; (800258c <HAL_TIM_Base_MspInit+0x110>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d114      	bne.n	8002520 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80024f6:	4b23      	ldr	r3, [pc, #140]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 80024f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fa:	4a22      	ldr	r2, [pc, #136]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 80024fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002500:	6453      	str	r3, [r2, #68]	; 0x44
 8002502:	4b20      	ldr	r3, [pc, #128]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 8002504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800250e:	2200      	movs	r2, #0
 8002510:	2100      	movs	r1, #0
 8002512:	2019      	movs	r0, #25
 8002514:	f001 f939 	bl	800378a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002518:	2019      	movs	r0, #25
 800251a:	f001 f952 	bl	80037c2 <HAL_NVIC_EnableIRQ>
}
 800251e:	e02a      	b.n	8002576 <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM11)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a1a      	ldr	r2, [pc, #104]	; (8002590 <HAL_TIM_Base_MspInit+0x114>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d10c      	bne.n	8002544 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800252a:	4b16      	ldr	r3, [pc, #88]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 800252c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252e:	4a15      	ldr	r2, [pc, #84]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 8002530:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002534:	6453      	str	r3, [r2, #68]	; 0x44
 8002536:	4b13      	ldr	r3, [pc, #76]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 8002538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800253e:	613b      	str	r3, [r7, #16]
 8002540:	693b      	ldr	r3, [r7, #16]
}
 8002542:	e018      	b.n	8002576 <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM14)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a12      	ldr	r2, [pc, #72]	; (8002594 <HAL_TIM_Base_MspInit+0x118>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d113      	bne.n	8002576 <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800254e:	4b0d      	ldr	r3, [pc, #52]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	4a0c      	ldr	r2, [pc, #48]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 8002554:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002558:	6413      	str	r3, [r2, #64]	; 0x40
 800255a:	4b0a      	ldr	r3, [pc, #40]	; (8002584 <HAL_TIM_Base_MspInit+0x108>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002566:	2200      	movs	r2, #0
 8002568:	2100      	movs	r1, #0
 800256a:	202d      	movs	r0, #45	; 0x2d
 800256c:	f001 f90d 	bl	800378a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002570:	202d      	movs	r0, #45	; 0x2d
 8002572:	f001 f926 	bl	80037c2 <HAL_NVIC_EnableIRQ>
}
 8002576:	bf00      	nop
 8002578:	3720      	adds	r7, #32
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40001000 	.word	0x40001000
 8002584:	40023800 	.word	0x40023800
 8002588:	40001400 	.word	0x40001400
 800258c:	40014400 	.word	0x40014400
 8002590:	40014800 	.word	0x40014800
 8002594:	40002000 	.word	0x40002000

08002598 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800259c:	4b14      	ldr	r3, [pc, #80]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 800259e:	4a15      	ldr	r2, [pc, #84]	; (80025f4 <MX_USART3_UART_Init+0x5c>)
 80025a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80025a2:	4b13      	ldr	r3, [pc, #76]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025a4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025aa:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025b0:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025b6:	4b0e      	ldr	r3, [pc, #56]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025bc:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025be:	220c      	movs	r2, #12
 80025c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025c2:	4b0b      	ldr	r3, [pc, #44]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c8:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025ce:	4b08      	ldr	r3, [pc, #32]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025d4:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025da:	4805      	ldr	r0, [pc, #20]	; (80025f0 <MX_USART3_UART_Init+0x58>)
 80025dc:	f003 fb4e 	bl	8005c7c <HAL_UART_Init>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80025e6:	f7ff fc33 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	2000049c 	.word	0x2000049c
 80025f4:	40004800 	.word	0x40004800

080025f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b08a      	sub	sp, #40	; 0x28
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002600:	f107 0314 	add.w	r3, r7, #20
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a1b      	ldr	r2, [pc, #108]	; (8002684 <HAL_UART_MspInit+0x8c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d130      	bne.n	800267c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800261a:	4b1b      	ldr	r3, [pc, #108]	; (8002688 <HAL_UART_MspInit+0x90>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	4a1a      	ldr	r2, [pc, #104]	; (8002688 <HAL_UART_MspInit+0x90>)
 8002620:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002624:	6413      	str	r3, [r2, #64]	; 0x40
 8002626:	4b18      	ldr	r3, [pc, #96]	; (8002688 <HAL_UART_MspInit+0x90>)
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800262e:	613b      	str	r3, [r7, #16]
 8002630:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002632:	4b15      	ldr	r3, [pc, #84]	; (8002688 <HAL_UART_MspInit+0x90>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002636:	4a14      	ldr	r2, [pc, #80]	; (8002688 <HAL_UART_MspInit+0x90>)
 8002638:	f043 0308 	orr.w	r3, r3, #8
 800263c:	6313      	str	r3, [r2, #48]	; 0x30
 800263e:	4b12      	ldr	r3, [pc, #72]	; (8002688 <HAL_UART_MspInit+0x90>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800264a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800264e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002650:	2302      	movs	r3, #2
 8002652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002654:	2300      	movs	r3, #0
 8002656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002658:	2303      	movs	r3, #3
 800265a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800265c:	2307      	movs	r3, #7
 800265e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	4619      	mov	r1, r3
 8002666:	4809      	ldr	r0, [pc, #36]	; (800268c <HAL_UART_MspInit+0x94>)
 8002668:	f001 f958 	bl	800391c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800266c:	2200      	movs	r2, #0
 800266e:	2100      	movs	r1, #0
 8002670:	2027      	movs	r0, #39	; 0x27
 8002672:	f001 f88a 	bl	800378a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002676:	2027      	movs	r0, #39	; 0x27
 8002678:	f001 f8a3 	bl	80037c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800267c:	bf00      	nop
 800267e:	3728      	adds	r7, #40	; 0x28
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40004800 	.word	0x40004800
 8002688:	40023800 	.word	0x40023800
 800268c:	40020c00 	.word	0x40020c00

08002690 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002694:	4b14      	ldr	r3, [pc, #80]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002696:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800269a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800269c:	4b12      	ldr	r3, [pc, #72]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800269e:	2206      	movs	r2, #6
 80026a0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80026a2:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026a4:	2202      	movs	r2, #2
 80026a6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80026a8:	4b0f      	ldr	r3, [pc, #60]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80026ae:	4b0e      	ldr	r3, [pc, #56]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026b0:	2202      	movs	r2, #2
 80026b2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80026b4:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026b6:	2201      	movs	r2, #1
 80026b8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80026ba:	4b0b      	ldr	r3, [pc, #44]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026bc:	2200      	movs	r2, #0
 80026be:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80026c0:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80026c6:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026c8:	2201      	movs	r2, #1
 80026ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80026cc:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80026d2:	4805      	ldr	r0, [pc, #20]	; (80026e8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026d4:	f001 fb1a 	bl	8003d0c <HAL_PCD_Init>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80026de:	f7ff fbb7 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20000520 	.word	0x20000520

080026ec <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b08a      	sub	sp, #40	; 0x28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f4:	f107 0314 	add.w	r3, r7, #20
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800270c:	d141      	bne.n	8002792 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800270e:	4b23      	ldr	r3, [pc, #140]	; (800279c <HAL_PCD_MspInit+0xb0>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002712:	4a22      	ldr	r2, [pc, #136]	; (800279c <HAL_PCD_MspInit+0xb0>)
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	6313      	str	r3, [r2, #48]	; 0x30
 800271a:	4b20      	ldr	r3, [pc, #128]	; (800279c <HAL_PCD_MspInit+0xb0>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	613b      	str	r3, [r7, #16]
 8002724:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002726:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800272a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272c:	2302      	movs	r3, #2
 800272e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002734:	2303      	movs	r3, #3
 8002736:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002738:	230a      	movs	r3, #10
 800273a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273c:	f107 0314 	add.w	r3, r7, #20
 8002740:	4619      	mov	r1, r3
 8002742:	4817      	ldr	r0, [pc, #92]	; (80027a0 <HAL_PCD_MspInit+0xb4>)
 8002744:	f001 f8ea 	bl	800391c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800274c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800274e:	2300      	movs	r3, #0
 8002750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002752:	2300      	movs	r3, #0
 8002754:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002756:	f107 0314 	add.w	r3, r7, #20
 800275a:	4619      	mov	r1, r3
 800275c:	4810      	ldr	r0, [pc, #64]	; (80027a0 <HAL_PCD_MspInit+0xb4>)
 800275e:	f001 f8dd 	bl	800391c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002762:	4b0e      	ldr	r3, [pc, #56]	; (800279c <HAL_PCD_MspInit+0xb0>)
 8002764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002766:	4a0d      	ldr	r2, [pc, #52]	; (800279c <HAL_PCD_MspInit+0xb0>)
 8002768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800276c:	6353      	str	r3, [r2, #52]	; 0x34
 800276e:	4b0b      	ldr	r3, [pc, #44]	; (800279c <HAL_PCD_MspInit+0xb0>)
 8002770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002776:	60fb      	str	r3, [r7, #12]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4b08      	ldr	r3, [pc, #32]	; (800279c <HAL_PCD_MspInit+0xb0>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	4a07      	ldr	r2, [pc, #28]	; (800279c <HAL_PCD_MspInit+0xb0>)
 8002780:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002784:	6453      	str	r3, [r2, #68]	; 0x44
 8002786:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_PCD_MspInit+0xb0>)
 8002788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002792:	bf00      	nop
 8002794:	3728      	adds	r7, #40	; 0x28
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40023800 	.word	0x40023800
 80027a0:	40020000 	.word	0x40020000

080027a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80027a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027a8:	480d      	ldr	r0, [pc, #52]	; (80027e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027aa:	490e      	ldr	r1, [pc, #56]	; (80027e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027ac:	4a0e      	ldr	r2, [pc, #56]	; (80027e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027b0:	e002      	b.n	80027b8 <LoopCopyDataInit>

080027b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027b6:	3304      	adds	r3, #4

080027b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027bc:	d3f9      	bcc.n	80027b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027be:	4a0b      	ldr	r2, [pc, #44]	; (80027ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027c0:	4c0b      	ldr	r4, [pc, #44]	; (80027f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027c4:	e001      	b.n	80027ca <LoopFillZerobss>

080027c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027c8:	3204      	adds	r2, #4

080027ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027cc:	d3fb      	bcc.n	80027c6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027ce:	f7ff fca7 	bl	8002120 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027d2:	f005 f863 	bl	800789c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027d6:	f7ff f871 	bl	80018bc <main>
  bx  lr    
 80027da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027dc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80027e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027e4:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80027e8:	0800ab9c 	.word	0x0800ab9c
  ldr r2, =_sbss
 80027ec:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80027f0:	20000938 	.word	0x20000938

080027f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027f4:	e7fe      	b.n	80027f4 <ADC_IRQHandler>

080027f6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027fa:	2003      	movs	r0, #3
 80027fc:	f000 ffba 	bl	8003774 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002800:	2000      	movs	r0, #0
 8002802:	f000 f805 	bl	8002810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002806:	f7ff fb29 	bl	8001e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	bd80      	pop	{r7, pc}

08002810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002818:	4b12      	ldr	r3, [pc, #72]	; (8002864 <HAL_InitTick+0x54>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	4b12      	ldr	r3, [pc, #72]	; (8002868 <HAL_InitTick+0x58>)
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	4619      	mov	r1, r3
 8002822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002826:	fbb3 f3f1 	udiv	r3, r3, r1
 800282a:	fbb2 f3f3 	udiv	r3, r2, r3
 800282e:	4618      	mov	r0, r3
 8002830:	f000 ffd5 	bl	80037de <HAL_SYSTICK_Config>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e00e      	b.n	800285c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2b0f      	cmp	r3, #15
 8002842:	d80a      	bhi.n	800285a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002844:	2200      	movs	r2, #0
 8002846:	6879      	ldr	r1, [r7, #4]
 8002848:	f04f 30ff 	mov.w	r0, #4294967295
 800284c:	f000 ff9d 	bl	800378a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002850:	4a06      	ldr	r2, [pc, #24]	; (800286c <HAL_InitTick+0x5c>)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002856:	2300      	movs	r3, #0
 8002858:	e000      	b.n	800285c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
}
 800285c:	4618      	mov	r0, r3
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20000018 	.word	0x20000018
 8002868:	20000020 	.word	0x20000020
 800286c:	2000001c 	.word	0x2000001c

08002870 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002874:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_IncTick+0x20>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	461a      	mov	r2, r3
 800287a:	4b06      	ldr	r3, [pc, #24]	; (8002894 <HAL_IncTick+0x24>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4413      	add	r3, r2
 8002880:	4a04      	ldr	r2, [pc, #16]	; (8002894 <HAL_IncTick+0x24>)
 8002882:	6013      	str	r3, [r2, #0]
}
 8002884:	bf00      	nop
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	20000020 	.word	0x20000020
 8002894:	20000924 	.word	0x20000924

08002898 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return uwTick;
 800289c:	4b03      	ldr	r3, [pc, #12]	; (80028ac <HAL_GetTick+0x14>)
 800289e:	681b      	ldr	r3, [r3, #0]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	20000924 	.word	0x20000924

080028b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028b8:	f7ff ffee 	bl	8002898 <HAL_GetTick>
 80028bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c8:	d005      	beq.n	80028d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ca:	4b0a      	ldr	r3, [pc, #40]	; (80028f4 <HAL_Delay+0x44>)
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	461a      	mov	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4413      	add	r3, r2
 80028d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028d6:	bf00      	nop
 80028d8:	f7ff ffde 	bl	8002898 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d8f7      	bhi.n	80028d8 <HAL_Delay+0x28>
  {
  }
}
 80028e8:	bf00      	nop
 80028ea:	bf00      	nop
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	20000020 	.word	0x20000020

080028f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e0ed      	b.n	8002ae6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d102      	bne.n	800291c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f7fd fea4 	bl	8000664 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800292c:	f7ff ffb4 	bl	8002898 <HAL_GetTick>
 8002930:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002932:	e012      	b.n	800295a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002934:	f7ff ffb0 	bl	8002898 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b0a      	cmp	r3, #10
 8002940:	d90b      	bls.n	800295a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002946:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2205      	movs	r2, #5
 8002952:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e0c5      	b.n	8002ae6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	2b00      	cmp	r3, #0
 8002966:	d0e5      	beq.n	8002934 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0202 	bic.w	r2, r2, #2
 8002976:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002978:	f7ff ff8e 	bl	8002898 <HAL_GetTick>
 800297c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800297e:	e012      	b.n	80029a6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002980:	f7ff ff8a 	bl	8002898 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b0a      	cmp	r3, #10
 800298c:	d90b      	bls.n	80029a6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002992:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2205      	movs	r2, #5
 800299e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e09f      	b.n	8002ae6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1e5      	bne.n	8002980 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	7e1b      	ldrb	r3, [r3, #24]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d108      	bne.n	80029ce <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	e007      	b.n	80029de <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	7e5b      	ldrb	r3, [r3, #25]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d108      	bne.n	80029f8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	e007      	b.n	8002a08 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	7e9b      	ldrb	r3, [r3, #26]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d108      	bne.n	8002a22 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f042 0220 	orr.w	r2, r2, #32
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	e007      	b.n	8002a32 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 0220 	bic.w	r2, r2, #32
 8002a30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	7edb      	ldrb	r3, [r3, #27]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d108      	bne.n	8002a4c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 0210 	bic.w	r2, r2, #16
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	e007      	b.n	8002a5c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 0210 	orr.w	r2, r2, #16
 8002a5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	7f1b      	ldrb	r3, [r3, #28]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d108      	bne.n	8002a76 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0208 	orr.w	r2, r2, #8
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	e007      	b.n	8002a86 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 0208 	bic.w	r2, r2, #8
 8002a84:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	7f5b      	ldrb	r3, [r3, #29]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d108      	bne.n	8002aa0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f042 0204 	orr.w	r2, r2, #4
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	e007      	b.n	8002ab0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0204 	bic.w	r2, r2, #4
 8002aae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	ea42 0103 	orr.w	r1, r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	1e5a      	subs	r2, r3, #1
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b087      	sub	sp, #28
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b06:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b08:	7cfb      	ldrb	r3, [r7, #19]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d003      	beq.n	8002b16 <HAL_CAN_ConfigFilter+0x26>
 8002b0e:	7cfb      	ldrb	r3, [r7, #19]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	f040 80c7 	bne.w	8002ca4 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a69      	ldr	r2, [pc, #420]	; (8002cc0 <HAL_CAN_ConfigFilter+0x1d0>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d001      	beq.n	8002b24 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8002b20:	4b68      	ldr	r3, [pc, #416]	; (8002cc4 <HAL_CAN_ConfigFilter+0x1d4>)
 8002b22:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b2a:	f043 0201 	orr.w	r2, r3, #1
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	4a63      	ldr	r2, [pc, #396]	; (8002cc4 <HAL_CAN_ConfigFilter+0x1d4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d111      	bne.n	8002b60 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b42:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b56:	021b      	lsls	r3, r3, #8
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	f003 031f 	and.w	r3, r3, #31
 8002b68:	2201      	movs	r2, #1
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d123      	bne.n	8002bd2 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	43db      	mvns	r3, r3
 8002b94:	401a      	ands	r2, r3
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002bac:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	3248      	adds	r2, #72	; 0x48
 8002bb2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bc6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bc8:	6979      	ldr	r1, [r7, #20]
 8002bca:	3348      	adds	r3, #72	; 0x48
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	440b      	add	r3, r1
 8002bd0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	69db      	ldr	r3, [r3, #28]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d122      	bne.n	8002c20 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	431a      	orrs	r2, r3
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002bfa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	3248      	adds	r2, #72	; 0x48
 8002c00:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c14:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c16:	6979      	ldr	r1, [r7, #20]
 8002c18:	3348      	adds	r3, #72	; 0x48
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	440b      	add	r3, r1
 8002c1e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d109      	bne.n	8002c3c <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	43db      	mvns	r3, r3
 8002c32:	401a      	ands	r2, r3
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002c3a:	e007      	b.n	8002c4c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	431a      	orrs	r2, r3
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d109      	bne.n	8002c68 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	401a      	ands	r2, r3
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002c66:	e007      	b.n	8002c78 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	431a      	orrs	r2, r3
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d107      	bne.n	8002c90 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	431a      	orrs	r2, r3
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c96:	f023 0201 	bic.w	r2, r3, #1
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	e006      	b.n	8002cb2 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
  }
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	371c      	adds	r7, #28
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	40003400 	.word	0x40003400
 8002cc4:	40006400 	.word	0x40006400

08002cc8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d12e      	bne.n	8002d3a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2202      	movs	r2, #2
 8002ce0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0201 	bic.w	r2, r2, #1
 8002cf2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002cf4:	f7ff fdd0 	bl	8002898 <HAL_GetTick>
 8002cf8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cfa:	e012      	b.n	8002d22 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002cfc:	f7ff fdcc 	bl	8002898 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b0a      	cmp	r3, #10
 8002d08:	d90b      	bls.n	8002d22 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2205      	movs	r2, #5
 8002d1a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e012      	b.n	8002d48 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1e5      	bne.n	8002cfc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	e006      	b.n	8002d48 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
  }
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3710      	adds	r7, #16
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b089      	sub	sp, #36	; 0x24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	607a      	str	r2, [r7, #4]
 8002d5c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d64:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d6e:	7ffb      	ldrb	r3, [r7, #31]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d003      	beq.n	8002d7c <HAL_CAN_AddTxMessage+0x2c>
 8002d74:	7ffb      	ldrb	r3, [r7, #31]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	f040 80b8 	bne.w	8002eec <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10a      	bne.n	8002d9c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d105      	bne.n	8002d9c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f000 80a0 	beq.w	8002edc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	0e1b      	lsrs	r3, r3, #24
 8002da0:	f003 0303 	and.w	r3, r3, #3
 8002da4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d907      	bls.n	8002dbc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e09e      	b.n	8002efa <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	409a      	lsls	r2, r3
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10d      	bne.n	8002dea <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002dd8:	68f9      	ldr	r1, [r7, #12]
 8002dda:	6809      	ldr	r1, [r1, #0]
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	3318      	adds	r3, #24
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	440b      	add	r3, r1
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	e00f      	b.n	8002e0a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002df4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dfa:	68f9      	ldr	r1, [r7, #12]
 8002dfc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002dfe:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	3318      	adds	r3, #24
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	440b      	add	r3, r1
 8002e08:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6819      	ldr	r1, [r3, #0]
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	691a      	ldr	r2, [r3, #16]
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	3318      	adds	r3, #24
 8002e16:	011b      	lsls	r3, r3, #4
 8002e18:	440b      	add	r3, r1
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	7d1b      	ldrb	r3, [r3, #20]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d111      	bne.n	8002e4a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	3318      	adds	r3, #24
 8002e2e:	011b      	lsls	r3, r3, #4
 8002e30:	4413      	add	r3, r2
 8002e32:	3304      	adds	r3, #4
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68fa      	ldr	r2, [r7, #12]
 8002e38:	6811      	ldr	r1, [r2, #0]
 8002e3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	3318      	adds	r3, #24
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	440b      	add	r3, r1
 8002e46:	3304      	adds	r3, #4
 8002e48:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	3307      	adds	r3, #7
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	061a      	lsls	r2, r3, #24
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	3306      	adds	r3, #6
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	041b      	lsls	r3, r3, #16
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3305      	adds	r3, #5
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	021b      	lsls	r3, r3, #8
 8002e64:	4313      	orrs	r3, r2
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	3204      	adds	r2, #4
 8002e6a:	7812      	ldrb	r2, [r2, #0]
 8002e6c:	4610      	mov	r0, r2
 8002e6e:	68fa      	ldr	r2, [r7, #12]
 8002e70:	6811      	ldr	r1, [r2, #0]
 8002e72:	ea43 0200 	orr.w	r2, r3, r0
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	440b      	add	r3, r1
 8002e7c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002e80:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	3303      	adds	r3, #3
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	061a      	lsls	r2, r3, #24
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	3302      	adds	r3, #2
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	041b      	lsls	r3, r3, #16
 8002e92:	431a      	orrs	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3301      	adds	r3, #1
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	021b      	lsls	r3, r3, #8
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	7812      	ldrb	r2, [r2, #0]
 8002ea2:	4610      	mov	r0, r2
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	6811      	ldr	r1, [r2, #0]
 8002ea8:	ea43 0200 	orr.w	r2, r3, r0
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	011b      	lsls	r3, r3, #4
 8002eb0:	440b      	add	r3, r1
 8002eb2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002eb6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	3318      	adds	r3, #24
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	4413      	add	r3, r2
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	6811      	ldr	r1, [r2, #0]
 8002eca:	f043 0201 	orr.w	r2, r3, #1
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	3318      	adds	r3, #24
 8002ed2:	011b      	lsls	r3, r3, #4
 8002ed4:	440b      	add	r3, r1
 8002ed6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	e00e      	b.n	8002efa <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e006      	b.n	8002efa <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
  }
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3724      	adds	r7, #36	; 0x24
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002f06:	b480      	push	{r7}
 8002f08:	b087      	sub	sp, #28
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	60f8      	str	r0, [r7, #12]
 8002f0e:	60b9      	str	r1, [r7, #8]
 8002f10:	607a      	str	r2, [r7, #4]
 8002f12:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f1a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f1c:	7dfb      	ldrb	r3, [r7, #23]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d003      	beq.n	8002f2a <HAL_CAN_GetRxMessage+0x24>
 8002f22:	7dfb      	ldrb	r3, [r7, #23]
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	f040 80f3 	bne.w	8003110 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10e      	bne.n	8002f4e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f003 0303 	and.w	r3, r3, #3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d116      	bne.n	8002f6c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f42:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e0e7      	b.n	800311e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	f003 0303 	and.w	r3, r3, #3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d107      	bne.n	8002f6c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e0d8      	b.n	800311e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	331b      	adds	r3, #27
 8002f74:	011b      	lsls	r3, r3, #4
 8002f76:	4413      	add	r3, r2
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0204 	and.w	r2, r3, #4
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10c      	bne.n	8002fa4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	331b      	adds	r3, #27
 8002f92:	011b      	lsls	r3, r3, #4
 8002f94:	4413      	add	r3, r2
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	0d5b      	lsrs	r3, r3, #21
 8002f9a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	601a      	str	r2, [r3, #0]
 8002fa2:	e00b      	b.n	8002fbc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	331b      	adds	r3, #27
 8002fac:	011b      	lsls	r3, r3, #4
 8002fae:	4413      	add	r3, r2
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	08db      	lsrs	r3, r3, #3
 8002fb4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	331b      	adds	r3, #27
 8002fc4:	011b      	lsls	r3, r3, #4
 8002fc6:	4413      	add	r3, r2
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0202 	and.w	r2, r3, #2
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	331b      	adds	r3, #27
 8002fda:	011b      	lsls	r3, r3, #4
 8002fdc:	4413      	add	r3, r2
 8002fde:	3304      	adds	r3, #4
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 020f 	and.w	r2, r3, #15
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	331b      	adds	r3, #27
 8002ff2:	011b      	lsls	r3, r3, #4
 8002ff4:	4413      	add	r3, r2
 8002ff6:	3304      	adds	r3, #4
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	b2da      	uxtb	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	331b      	adds	r3, #27
 800300a:	011b      	lsls	r3, r3, #4
 800300c:	4413      	add	r3, r2
 800300e:	3304      	adds	r3, #4
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	0c1b      	lsrs	r3, r3, #16
 8003014:	b29a      	uxth	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	4413      	add	r3, r2
 8003024:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	b2da      	uxtb	r2, r3
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	4413      	add	r3, r2
 800303a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	0a1a      	lsrs	r2, r3, #8
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	3301      	adds	r3, #1
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	4413      	add	r3, r2
 8003054:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	0c1a      	lsrs	r2, r3, #16
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	3302      	adds	r3, #2
 8003060:	b2d2      	uxtb	r2, r2
 8003062:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	011b      	lsls	r3, r3, #4
 800306c:	4413      	add	r3, r2
 800306e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	0e1a      	lsrs	r2, r3, #24
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	3303      	adds	r3, #3
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	011b      	lsls	r3, r3, #4
 8003086:	4413      	add	r3, r2
 8003088:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	3304      	adds	r3, #4
 8003092:	b2d2      	uxtb	r2, r2
 8003094:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	011b      	lsls	r3, r3, #4
 800309e:	4413      	add	r3, r2
 80030a0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	0a1a      	lsrs	r2, r3, #8
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	3305      	adds	r3, #5
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	4413      	add	r3, r2
 80030ba:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	0c1a      	lsrs	r2, r3, #16
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	3306      	adds	r3, #6
 80030c6:	b2d2      	uxtb	r2, r2
 80030c8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	4413      	add	r3, r2
 80030d4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	0e1a      	lsrs	r2, r3, #24
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	3307      	adds	r3, #7
 80030e0:	b2d2      	uxtb	r2, r2
 80030e2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d108      	bne.n	80030fc <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68da      	ldr	r2, [r3, #12]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f042 0220 	orr.w	r2, r2, #32
 80030f8:	60da      	str	r2, [r3, #12]
 80030fa:	e007      	b.n	800310c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	691a      	ldr	r2, [r3, #16]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0220 	orr.w	r2, r2, #32
 800310a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800310c:	2300      	movs	r3, #0
 800310e:	e006      	b.n	800311e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003114:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
  }
}
 800311e:	4618      	mov	r0, r3
 8003120:	371c      	adds	r7, #28
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800312a:	b480      	push	{r7}
 800312c:	b085      	sub	sp, #20
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 3020 	ldrb.w	r3, [r3, #32]
 800313a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800313c:	7bfb      	ldrb	r3, [r7, #15]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d002      	beq.n	8003148 <HAL_CAN_ActivateNotification+0x1e>
 8003142:	7bfb      	ldrb	r3, [r7, #15]
 8003144:	2b02      	cmp	r3, #2
 8003146:	d109      	bne.n	800315c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6959      	ldr	r1, [r3, #20]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003158:	2300      	movs	r3, #0
 800315a:	e006      	b.n	800316a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003160:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
  }
}
 800316a:	4618      	mov	r0, r3
 800316c:	3714      	adds	r7, #20
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b08a      	sub	sp, #40	; 0x28
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800317e:	2300      	movs	r3, #0
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80031b2:	6a3b      	ldr	r3, [r7, #32]
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d07c      	beq.n	80032b6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d023      	beq.n	800320e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2201      	movs	r2, #1
 80031cc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	f003 0302 	and.w	r3, r3, #2
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d003      	beq.n	80031e0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f000 f983 	bl	80034e4 <HAL_CAN_TxMailbox0CompleteCallback>
 80031de:	e016      	b.n	800320e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	f003 0304 	and.w	r3, r3, #4
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d004      	beq.n	80031f4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80031ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031f0:	627b      	str	r3, [r7, #36]	; 0x24
 80031f2:	e00c      	b.n	800320e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	f003 0308 	and.w	r3, r3, #8
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d004      	beq.n	8003208 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80031fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003200:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003204:	627b      	str	r3, [r7, #36]	; 0x24
 8003206:	e002      	b.n	800320e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 f989 	bl	8003520 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003214:	2b00      	cmp	r3, #0
 8003216:	d024      	beq.n	8003262 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003220:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003228:	2b00      	cmp	r3, #0
 800322a:	d003      	beq.n	8003234 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f000 f963 	bl	80034f8 <HAL_CAN_TxMailbox1CompleteCallback>
 8003232:	e016      	b.n	8003262 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800323a:	2b00      	cmp	r3, #0
 800323c:	d004      	beq.n	8003248 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800323e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003240:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003244:	627b      	str	r3, [r7, #36]	; 0x24
 8003246:	e00c      	b.n	8003262 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800324e:	2b00      	cmp	r3, #0
 8003250:	d004      	beq.n	800325c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003254:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
 800325a:	e002      	b.n	8003262 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f000 f969 	bl	8003534 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d024      	beq.n	80032b6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003274:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 f943 	bl	800350c <HAL_CAN_TxMailbox2CompleteCallback>
 8003286:	e016      	b.n	80032b6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d004      	beq.n	800329c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003294:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003298:	627b      	str	r3, [r7, #36]	; 0x24
 800329a:	e00c      	b.n	80032b6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d004      	beq.n	80032b0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032ac:	627b      	str	r3, [r7, #36]	; 0x24
 80032ae:	e002      	b.n	80032b6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f949 	bl	8003548 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80032b6:	6a3b      	ldr	r3, [r7, #32]
 80032b8:	f003 0308 	and.w	r3, r3, #8
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00c      	beq.n	80032da <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	f003 0310 	and.w	r3, r3, #16
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d007      	beq.n	80032da <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80032ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032d0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2210      	movs	r2, #16
 80032d8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80032da:	6a3b      	ldr	r3, [r7, #32]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00b      	beq.n	80032fc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	f003 0308 	and.w	r3, r3, #8
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d006      	beq.n	80032fc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2208      	movs	r2, #8
 80032f4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f930 	bl	800355c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80032fc:	6a3b      	ldr	r3, [r7, #32]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d009      	beq.n	800331a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	f003 0303 	and.w	r3, r3, #3
 8003310:	2b00      	cmp	r3, #0
 8003312:	d002      	beq.n	800331a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7fe fd83 	bl	8001e20 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800331a:	6a3b      	ldr	r3, [r7, #32]
 800331c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00c      	beq.n	800333e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	f003 0310 	and.w	r3, r3, #16
 800332a:	2b00      	cmp	r3, #0
 800332c:	d007      	beq.n	800333e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800332e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003330:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003334:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2210      	movs	r2, #16
 800333c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	f003 0320 	and.w	r3, r3, #32
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00b      	beq.n	8003360 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	f003 0308 	and.w	r3, r3, #8
 800334e:	2b00      	cmp	r3, #0
 8003350:	d006      	beq.n	8003360 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2208      	movs	r2, #8
 8003358:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f912 	bl	8003584 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	f003 0310 	and.w	r3, r3, #16
 8003366:	2b00      	cmp	r3, #0
 8003368:	d009      	beq.n	800337e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	f003 0303 	and.w	r3, r3, #3
 8003374:	2b00      	cmp	r3, #0
 8003376:	d002      	beq.n	800337e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 f8f9 	bl	8003570 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800337e:	6a3b      	ldr	r3, [r7, #32]
 8003380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00b      	beq.n	80033a0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	f003 0310 	and.w	r3, r3, #16
 800338e:	2b00      	cmp	r3, #0
 8003390:	d006      	beq.n	80033a0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2210      	movs	r2, #16
 8003398:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 f8fc 	bl	8003598 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00b      	beq.n	80033c2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	f003 0308 	and.w	r3, r3, #8
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d006      	beq.n	80033c2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2208      	movs	r2, #8
 80033ba:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 f8f5 	bl	80035ac <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80033c2:	6a3b      	ldr	r3, [r7, #32]
 80033c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d07b      	beq.n	80034c4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	f003 0304 	and.w	r3, r3, #4
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d072      	beq.n	80034bc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d008      	beq.n	80033f2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d003      	beq.n	80033f2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80033ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ec:	f043 0301 	orr.w	r3, r3, #1
 80033f0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80033f2:	6a3b      	ldr	r3, [r7, #32]
 80033f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d008      	beq.n	800340e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003408:	f043 0302 	orr.w	r3, r3, #2
 800340c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800340e:	6a3b      	ldr	r3, [r7, #32]
 8003410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003414:	2b00      	cmp	r3, #0
 8003416:	d008      	beq.n	800342a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003424:	f043 0304 	orr.w	r3, r3, #4
 8003428:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800342a:	6a3b      	ldr	r3, [r7, #32]
 800342c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003430:	2b00      	cmp	r3, #0
 8003432:	d043      	beq.n	80034bc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800343a:	2b00      	cmp	r3, #0
 800343c:	d03e      	beq.n	80034bc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003444:	2b60      	cmp	r3, #96	; 0x60
 8003446:	d02b      	beq.n	80034a0 <HAL_CAN_IRQHandler+0x32a>
 8003448:	2b60      	cmp	r3, #96	; 0x60
 800344a:	d82e      	bhi.n	80034aa <HAL_CAN_IRQHandler+0x334>
 800344c:	2b50      	cmp	r3, #80	; 0x50
 800344e:	d022      	beq.n	8003496 <HAL_CAN_IRQHandler+0x320>
 8003450:	2b50      	cmp	r3, #80	; 0x50
 8003452:	d82a      	bhi.n	80034aa <HAL_CAN_IRQHandler+0x334>
 8003454:	2b40      	cmp	r3, #64	; 0x40
 8003456:	d019      	beq.n	800348c <HAL_CAN_IRQHandler+0x316>
 8003458:	2b40      	cmp	r3, #64	; 0x40
 800345a:	d826      	bhi.n	80034aa <HAL_CAN_IRQHandler+0x334>
 800345c:	2b30      	cmp	r3, #48	; 0x30
 800345e:	d010      	beq.n	8003482 <HAL_CAN_IRQHandler+0x30c>
 8003460:	2b30      	cmp	r3, #48	; 0x30
 8003462:	d822      	bhi.n	80034aa <HAL_CAN_IRQHandler+0x334>
 8003464:	2b10      	cmp	r3, #16
 8003466:	d002      	beq.n	800346e <HAL_CAN_IRQHandler+0x2f8>
 8003468:	2b20      	cmp	r3, #32
 800346a:	d005      	beq.n	8003478 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800346c:	e01d      	b.n	80034aa <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800346e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003470:	f043 0308 	orr.w	r3, r3, #8
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003476:	e019      	b.n	80034ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347a:	f043 0310 	orr.w	r3, r3, #16
 800347e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003480:	e014      	b.n	80034ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003484:	f043 0320 	orr.w	r3, r3, #32
 8003488:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800348a:	e00f      	b.n	80034ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800348c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003492:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003494:	e00a      	b.n	80034ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800349c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800349e:	e005      	b.n	80034ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80034a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034a8:	e000      	b.n	80034ac <HAL_CAN_IRQHandler+0x336>
            break;
 80034aa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80034ba:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2204      	movs	r2, #4
 80034c2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80034c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d008      	beq.n	80034dc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d0:	431a      	orrs	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 f872 	bl	80035c0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80034dc:	bf00      	nop
 80034de:	3728      	adds	r7, #40	; 0x28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035e4:	4b0b      	ldr	r3, [pc, #44]	; (8003614 <__NVIC_SetPriorityGrouping+0x40>)
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035f0:	4013      	ands	r3, r2
 80035f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80035fc:	4b06      	ldr	r3, [pc, #24]	; (8003618 <__NVIC_SetPriorityGrouping+0x44>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003602:	4a04      	ldr	r2, [pc, #16]	; (8003614 <__NVIC_SetPriorityGrouping+0x40>)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	60d3      	str	r3, [r2, #12]
}
 8003608:	bf00      	nop
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr
 8003614:	e000ed00 	.word	0xe000ed00
 8003618:	05fa0000 	.word	0x05fa0000

0800361c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003620:	4b04      	ldr	r3, [pc, #16]	; (8003634 <__NVIC_GetPriorityGrouping+0x18>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	0a1b      	lsrs	r3, r3, #8
 8003626:	f003 0307 	and.w	r3, r3, #7
}
 800362a:	4618      	mov	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	e000ed00 	.word	0xe000ed00

08003638 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	4603      	mov	r3, r0
 8003640:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003646:	2b00      	cmp	r3, #0
 8003648:	db0b      	blt.n	8003662 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800364a:	79fb      	ldrb	r3, [r7, #7]
 800364c:	f003 021f 	and.w	r2, r3, #31
 8003650:	4907      	ldr	r1, [pc, #28]	; (8003670 <__NVIC_EnableIRQ+0x38>)
 8003652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003656:	095b      	lsrs	r3, r3, #5
 8003658:	2001      	movs	r0, #1
 800365a:	fa00 f202 	lsl.w	r2, r0, r2
 800365e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	e000e100 	.word	0xe000e100

08003674 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	6039      	str	r1, [r7, #0]
 800367e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003684:	2b00      	cmp	r3, #0
 8003686:	db0a      	blt.n	800369e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	b2da      	uxtb	r2, r3
 800368c:	490c      	ldr	r1, [pc, #48]	; (80036c0 <__NVIC_SetPriority+0x4c>)
 800368e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003692:	0112      	lsls	r2, r2, #4
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	440b      	add	r3, r1
 8003698:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800369c:	e00a      	b.n	80036b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	b2da      	uxtb	r2, r3
 80036a2:	4908      	ldr	r1, [pc, #32]	; (80036c4 <__NVIC_SetPriority+0x50>)
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	f003 030f 	and.w	r3, r3, #15
 80036aa:	3b04      	subs	r3, #4
 80036ac:	0112      	lsls	r2, r2, #4
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	440b      	add	r3, r1
 80036b2:	761a      	strb	r2, [r3, #24]
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	e000e100 	.word	0xe000e100
 80036c4:	e000ed00 	.word	0xe000ed00

080036c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b089      	sub	sp, #36	; 0x24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f003 0307 	and.w	r3, r3, #7
 80036da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	f1c3 0307 	rsb	r3, r3, #7
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	bf28      	it	cs
 80036e6:	2304      	movcs	r3, #4
 80036e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3304      	adds	r3, #4
 80036ee:	2b06      	cmp	r3, #6
 80036f0:	d902      	bls.n	80036f8 <NVIC_EncodePriority+0x30>
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	3b03      	subs	r3, #3
 80036f6:	e000      	b.n	80036fa <NVIC_EncodePriority+0x32>
 80036f8:	2300      	movs	r3, #0
 80036fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	43da      	mvns	r2, r3
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	401a      	ands	r2, r3
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003710:	f04f 31ff 	mov.w	r1, #4294967295
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	fa01 f303 	lsl.w	r3, r1, r3
 800371a:	43d9      	mvns	r1, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003720:	4313      	orrs	r3, r2
         );
}
 8003722:	4618      	mov	r0, r3
 8003724:	3724      	adds	r7, #36	; 0x24
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
	...

08003730 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3b01      	subs	r3, #1
 800373c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003740:	d301      	bcc.n	8003746 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003742:	2301      	movs	r3, #1
 8003744:	e00f      	b.n	8003766 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003746:	4a0a      	ldr	r2, [pc, #40]	; (8003770 <SysTick_Config+0x40>)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	3b01      	subs	r3, #1
 800374c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800374e:	210f      	movs	r1, #15
 8003750:	f04f 30ff 	mov.w	r0, #4294967295
 8003754:	f7ff ff8e 	bl	8003674 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003758:	4b05      	ldr	r3, [pc, #20]	; (8003770 <SysTick_Config+0x40>)
 800375a:	2200      	movs	r2, #0
 800375c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800375e:	4b04      	ldr	r3, [pc, #16]	; (8003770 <SysTick_Config+0x40>)
 8003760:	2207      	movs	r2, #7
 8003762:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	e000e010 	.word	0xe000e010

08003774 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f7ff ff29 	bl	80035d4 <__NVIC_SetPriorityGrouping>
}
 8003782:	bf00      	nop
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800378a:	b580      	push	{r7, lr}
 800378c:	b086      	sub	sp, #24
 800378e:	af00      	add	r7, sp, #0
 8003790:	4603      	mov	r3, r0
 8003792:	60b9      	str	r1, [r7, #8]
 8003794:	607a      	str	r2, [r7, #4]
 8003796:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003798:	2300      	movs	r3, #0
 800379a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800379c:	f7ff ff3e 	bl	800361c <__NVIC_GetPriorityGrouping>
 80037a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	68b9      	ldr	r1, [r7, #8]
 80037a6:	6978      	ldr	r0, [r7, #20]
 80037a8:	f7ff ff8e 	bl	80036c8 <NVIC_EncodePriority>
 80037ac:	4602      	mov	r2, r0
 80037ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037b2:	4611      	mov	r1, r2
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff ff5d 	bl	8003674 <__NVIC_SetPriority>
}
 80037ba:	bf00      	nop
 80037bc:	3718      	adds	r7, #24
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b082      	sub	sp, #8
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	4603      	mov	r3, r0
 80037ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7ff ff31 	bl	8003638 <__NVIC_EnableIRQ>
}
 80037d6:	bf00      	nop
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b082      	sub	sp, #8
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7ff ffa2 	bl	8003730 <SysTick_Config>
 80037ec:	4603      	mov	r3, r0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003802:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003804:	f7ff f848 	bl	8002898 <HAL_GetTick>
 8003808:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d008      	beq.n	8003828 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2280      	movs	r2, #128	; 0x80
 800381a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e052      	b.n	80038ce <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f022 0216 	bic.w	r2, r2, #22
 8003836:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	695a      	ldr	r2, [r3, #20]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003846:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	2b00      	cmp	r3, #0
 800384e:	d103      	bne.n	8003858 <HAL_DMA_Abort+0x62>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003854:	2b00      	cmp	r3, #0
 8003856:	d007      	beq.n	8003868 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0208 	bic.w	r2, r2, #8
 8003866:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 0201 	bic.w	r2, r2, #1
 8003876:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003878:	e013      	b.n	80038a2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800387a:	f7ff f80d 	bl	8002898 <HAL_GetTick>
 800387e:	4602      	mov	r2, r0
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	2b05      	cmp	r3, #5
 8003886:	d90c      	bls.n	80038a2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2220      	movs	r2, #32
 800388c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2203      	movs	r2, #3
 8003892:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e015      	b.n	80038ce <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1e4      	bne.n	800387a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b4:	223f      	movs	r2, #63	; 0x3f
 80038b6:	409a      	lsls	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038d6:	b480      	push	{r7}
 80038d8:	b083      	sub	sp, #12
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d004      	beq.n	80038f4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2280      	movs	r2, #128	; 0x80
 80038ee:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e00c      	b.n	800390e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2205      	movs	r2, #5
 80038f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0201 	bic.w	r2, r2, #1
 800390a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
	...

0800391c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800391c:	b480      	push	{r7}
 800391e:	b089      	sub	sp, #36	; 0x24
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003926:	2300      	movs	r3, #0
 8003928:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800392e:	2300      	movs	r3, #0
 8003930:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003932:	2300      	movs	r3, #0
 8003934:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003936:	2300      	movs	r3, #0
 8003938:	61fb      	str	r3, [r7, #28]
 800393a:	e175      	b.n	8003c28 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800393c:	2201      	movs	r2, #1
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	4013      	ands	r3, r2
 800394e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	429a      	cmp	r2, r3
 8003956:	f040 8164 	bne.w	8003c22 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	2b01      	cmp	r3, #1
 8003964:	d005      	beq.n	8003972 <HAL_GPIO_Init+0x56>
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d130      	bne.n	80039d4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	2203      	movs	r2, #3
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	43db      	mvns	r3, r3
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	4013      	ands	r3, r2
 8003988:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	68da      	ldr	r2, [r3, #12]
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	4313      	orrs	r3, r2
 800399a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039a8:	2201      	movs	r2, #1
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	091b      	lsrs	r3, r3, #4
 80039be:	f003 0201 	and.w	r2, r3, #1
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f003 0303 	and.w	r3, r3, #3
 80039dc:	2b03      	cmp	r3, #3
 80039de:	d017      	beq.n	8003a10 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	2203      	movs	r2, #3
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	43db      	mvns	r3, r3
 80039f2:	69ba      	ldr	r2, [r7, #24]
 80039f4:	4013      	ands	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 0303 	and.w	r3, r3, #3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d123      	bne.n	8003a64 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	08da      	lsrs	r2, r3, #3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	3208      	adds	r2, #8
 8003a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	f003 0307 	and.w	r3, r3, #7
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	220f      	movs	r2, #15
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	08da      	lsrs	r2, r3, #3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	3208      	adds	r2, #8
 8003a5e:	69b9      	ldr	r1, [r7, #24]
 8003a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	2203      	movs	r2, #3
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	43db      	mvns	r3, r3
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f003 0203 	and.w	r2, r3, #3
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 80be 	beq.w	8003c22 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aa6:	4b66      	ldr	r3, [pc, #408]	; (8003c40 <HAL_GPIO_Init+0x324>)
 8003aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aaa:	4a65      	ldr	r2, [pc, #404]	; (8003c40 <HAL_GPIO_Init+0x324>)
 8003aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ab2:	4b63      	ldr	r3, [pc, #396]	; (8003c40 <HAL_GPIO_Init+0x324>)
 8003ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003abe:	4a61      	ldr	r2, [pc, #388]	; (8003c44 <HAL_GPIO_Init+0x328>)
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	089b      	lsrs	r3, r3, #2
 8003ac4:	3302      	adds	r3, #2
 8003ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f003 0303 	and.w	r3, r3, #3
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	220f      	movs	r2, #15
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	43db      	mvns	r3, r3
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a58      	ldr	r2, [pc, #352]	; (8003c48 <HAL_GPIO_Init+0x32c>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d037      	beq.n	8003b5a <HAL_GPIO_Init+0x23e>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a57      	ldr	r2, [pc, #348]	; (8003c4c <HAL_GPIO_Init+0x330>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d031      	beq.n	8003b56 <HAL_GPIO_Init+0x23a>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a56      	ldr	r2, [pc, #344]	; (8003c50 <HAL_GPIO_Init+0x334>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d02b      	beq.n	8003b52 <HAL_GPIO_Init+0x236>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a55      	ldr	r2, [pc, #340]	; (8003c54 <HAL_GPIO_Init+0x338>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d025      	beq.n	8003b4e <HAL_GPIO_Init+0x232>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a54      	ldr	r2, [pc, #336]	; (8003c58 <HAL_GPIO_Init+0x33c>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d01f      	beq.n	8003b4a <HAL_GPIO_Init+0x22e>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a53      	ldr	r2, [pc, #332]	; (8003c5c <HAL_GPIO_Init+0x340>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d019      	beq.n	8003b46 <HAL_GPIO_Init+0x22a>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a52      	ldr	r2, [pc, #328]	; (8003c60 <HAL_GPIO_Init+0x344>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d013      	beq.n	8003b42 <HAL_GPIO_Init+0x226>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a51      	ldr	r2, [pc, #324]	; (8003c64 <HAL_GPIO_Init+0x348>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d00d      	beq.n	8003b3e <HAL_GPIO_Init+0x222>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a50      	ldr	r2, [pc, #320]	; (8003c68 <HAL_GPIO_Init+0x34c>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d007      	beq.n	8003b3a <HAL_GPIO_Init+0x21e>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a4f      	ldr	r2, [pc, #316]	; (8003c6c <HAL_GPIO_Init+0x350>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d101      	bne.n	8003b36 <HAL_GPIO_Init+0x21a>
 8003b32:	2309      	movs	r3, #9
 8003b34:	e012      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b36:	230a      	movs	r3, #10
 8003b38:	e010      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b3a:	2308      	movs	r3, #8
 8003b3c:	e00e      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b3e:	2307      	movs	r3, #7
 8003b40:	e00c      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b42:	2306      	movs	r3, #6
 8003b44:	e00a      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b46:	2305      	movs	r3, #5
 8003b48:	e008      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b4a:	2304      	movs	r3, #4
 8003b4c:	e006      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e004      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e002      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b56:	2301      	movs	r3, #1
 8003b58:	e000      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	69fa      	ldr	r2, [r7, #28]
 8003b5e:	f002 0203 	and.w	r2, r2, #3
 8003b62:	0092      	lsls	r2, r2, #2
 8003b64:	4093      	lsls	r3, r2
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003b6c:	4935      	ldr	r1, [pc, #212]	; (8003c44 <HAL_GPIO_Init+0x328>)
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	089b      	lsrs	r3, r3, #2
 8003b72:	3302      	adds	r3, #2
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b7a:	4b3d      	ldr	r3, [pc, #244]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	43db      	mvns	r3, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4013      	ands	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b9e:	4a34      	ldr	r2, [pc, #208]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ba4:	4b32      	ldr	r3, [pc, #200]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	43db      	mvns	r3, r3
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d003      	beq.n	8003bc8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bc8:	4a29      	ldr	r2, [pc, #164]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bce:	4b28      	ldr	r3, [pc, #160]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bf2:	4a1f      	ldr	r2, [pc, #124]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bf8:	4b1d      	ldr	r3, [pc, #116]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4013      	ands	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c1c:	4a14      	ldr	r2, [pc, #80]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	3301      	adds	r3, #1
 8003c26:	61fb      	str	r3, [r7, #28]
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	2b0f      	cmp	r3, #15
 8003c2c:	f67f ae86 	bls.w	800393c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003c30:	bf00      	nop
 8003c32:	bf00      	nop
 8003c34:	3724      	adds	r7, #36	; 0x24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	40023800 	.word	0x40023800
 8003c44:	40013800 	.word	0x40013800
 8003c48:	40020000 	.word	0x40020000
 8003c4c:	40020400 	.word	0x40020400
 8003c50:	40020800 	.word	0x40020800
 8003c54:	40020c00 	.word	0x40020c00
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	40021400 	.word	0x40021400
 8003c60:	40021800 	.word	0x40021800
 8003c64:	40021c00 	.word	0x40021c00
 8003c68:	40022000 	.word	0x40022000
 8003c6c:	40022400 	.word	0x40022400
 8003c70:	40013c00 	.word	0x40013c00

08003c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	807b      	strh	r3, [r7, #2]
 8003c80:	4613      	mov	r3, r2
 8003c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c84:	787b      	ldrb	r3, [r7, #1]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c8a:	887a      	ldrh	r2, [r7, #2]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003c90:	e003      	b.n	8003c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003c92:	887b      	ldrh	r3, [r7, #2]
 8003c94:	041a      	lsls	r2, r3, #16
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	619a      	str	r2, [r3, #24]
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr

08003ca6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ca6:	b480      	push	{r7}
 8003ca8:	b085      	sub	sp, #20
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003cb8:	887a      	ldrh	r2, [r7, #2]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	041a      	lsls	r2, r3, #16
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	43d9      	mvns	r1, r3
 8003cc4:	887b      	ldrh	r3, [r7, #2]
 8003cc6:	400b      	ands	r3, r1
 8003cc8:	431a      	orrs	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	619a      	str	r2, [r3, #24]
}
 8003cce:	bf00      	nop
 8003cd0:	3714      	adds	r7, #20
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
	...

08003cdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003ce6:	4b08      	ldr	r3, [pc, #32]	; (8003d08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ce8:	695a      	ldr	r2, [r3, #20]
 8003cea:	88fb      	ldrh	r3, [r7, #6]
 8003cec:	4013      	ands	r3, r2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d006      	beq.n	8003d00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cf2:	4a05      	ldr	r2, [pc, #20]	; (8003d08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cf4:	88fb      	ldrh	r3, [r7, #6]
 8003cf6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cf8:	88fb      	ldrh	r3, [r7, #6]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fd fd9e 	bl	800183c <HAL_GPIO_EXTI_Callback>
  }
}
 8003d00:	bf00      	nop
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	40013c00 	.word	0x40013c00

08003d0c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d0e:	b08f      	sub	sp, #60	; 0x3c
 8003d10:	af0a      	add	r7, sp, #40	; 0x28
 8003d12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e116      	b.n	8003f4c <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d106      	bne.n	8003d3e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7fe fcd7 	bl	80026ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2203      	movs	r2, #3
 8003d42:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d102      	bne.n	8003d58 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f003 fafd 	bl	800735c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	603b      	str	r3, [r7, #0]
 8003d68:	687e      	ldr	r6, [r7, #4]
 8003d6a:	466d      	mov	r5, sp
 8003d6c:	f106 0410 	add.w	r4, r6, #16
 8003d70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d78:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d7c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d80:	1d33      	adds	r3, r6, #4
 8003d82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d84:	6838      	ldr	r0, [r7, #0]
 8003d86:	f003 fa91 	bl	80072ac <USB_CoreInit>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d005      	beq.n	8003d9c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2202      	movs	r2, #2
 8003d94:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e0d7      	b.n	8003f4c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2100      	movs	r1, #0
 8003da2:	4618      	mov	r0, r3
 8003da4:	f003 faeb 	bl	800737e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003da8:	2300      	movs	r3, #0
 8003daa:	73fb      	strb	r3, [r7, #15]
 8003dac:	e04a      	b.n	8003e44 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003dae:	7bfa      	ldrb	r2, [r7, #15]
 8003db0:	6879      	ldr	r1, [r7, #4]
 8003db2:	4613      	mov	r3, r2
 8003db4:	00db      	lsls	r3, r3, #3
 8003db6:	1a9b      	subs	r3, r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	440b      	add	r3, r1
 8003dbc:	333d      	adds	r3, #61	; 0x3d
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003dc2:	7bfa      	ldrb	r2, [r7, #15]
 8003dc4:	6879      	ldr	r1, [r7, #4]
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	1a9b      	subs	r3, r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	440b      	add	r3, r1
 8003dd0:	333c      	adds	r3, #60	; 0x3c
 8003dd2:	7bfa      	ldrb	r2, [r7, #15]
 8003dd4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003dd6:	7bfa      	ldrb	r2, [r7, #15]
 8003dd8:	7bfb      	ldrb	r3, [r7, #15]
 8003dda:	b298      	uxth	r0, r3
 8003ddc:	6879      	ldr	r1, [r7, #4]
 8003dde:	4613      	mov	r3, r2
 8003de0:	00db      	lsls	r3, r3, #3
 8003de2:	1a9b      	subs	r3, r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	440b      	add	r3, r1
 8003de8:	3342      	adds	r3, #66	; 0x42
 8003dea:	4602      	mov	r2, r0
 8003dec:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003dee:	7bfa      	ldrb	r2, [r7, #15]
 8003df0:	6879      	ldr	r1, [r7, #4]
 8003df2:	4613      	mov	r3, r2
 8003df4:	00db      	lsls	r3, r3, #3
 8003df6:	1a9b      	subs	r3, r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	440b      	add	r3, r1
 8003dfc:	333f      	adds	r3, #63	; 0x3f
 8003dfe:	2200      	movs	r2, #0
 8003e00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003e02:	7bfa      	ldrb	r2, [r7, #15]
 8003e04:	6879      	ldr	r1, [r7, #4]
 8003e06:	4613      	mov	r3, r2
 8003e08:	00db      	lsls	r3, r3, #3
 8003e0a:	1a9b      	subs	r3, r3, r2
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	440b      	add	r3, r1
 8003e10:	3344      	adds	r3, #68	; 0x44
 8003e12:	2200      	movs	r2, #0
 8003e14:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003e16:	7bfa      	ldrb	r2, [r7, #15]
 8003e18:	6879      	ldr	r1, [r7, #4]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	00db      	lsls	r3, r3, #3
 8003e1e:	1a9b      	subs	r3, r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	440b      	add	r3, r1
 8003e24:	3348      	adds	r3, #72	; 0x48
 8003e26:	2200      	movs	r2, #0
 8003e28:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003e2a:	7bfa      	ldrb	r2, [r7, #15]
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	4613      	mov	r3, r2
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	1a9b      	subs	r3, r3, r2
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	440b      	add	r3, r1
 8003e38:	3350      	adds	r3, #80	; 0x50
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	3301      	adds	r3, #1
 8003e42:	73fb      	strb	r3, [r7, #15]
 8003e44:	7bfa      	ldrb	r2, [r7, #15]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d3af      	bcc.n	8003dae <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e4e:	2300      	movs	r3, #0
 8003e50:	73fb      	strb	r3, [r7, #15]
 8003e52:	e044      	b.n	8003ede <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003e54:	7bfa      	ldrb	r2, [r7, #15]
 8003e56:	6879      	ldr	r1, [r7, #4]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	1a9b      	subs	r3, r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	440b      	add	r3, r1
 8003e62:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003e66:	2200      	movs	r2, #0
 8003e68:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003e6a:	7bfa      	ldrb	r2, [r7, #15]
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	00db      	lsls	r3, r3, #3
 8003e72:	1a9b      	subs	r3, r3, r2
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	440b      	add	r3, r1
 8003e78:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003e7c:	7bfa      	ldrb	r2, [r7, #15]
 8003e7e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003e80:	7bfa      	ldrb	r2, [r7, #15]
 8003e82:	6879      	ldr	r1, [r7, #4]
 8003e84:	4613      	mov	r3, r2
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	1a9b      	subs	r3, r3, r2
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	440b      	add	r3, r1
 8003e8e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003e92:	2200      	movs	r2, #0
 8003e94:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003e96:	7bfa      	ldrb	r2, [r7, #15]
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003eac:	7bfa      	ldrb	r2, [r7, #15]
 8003eae:	6879      	ldr	r1, [r7, #4]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	1a9b      	subs	r3, r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003ec2:	7bfa      	ldrb	r2, [r7, #15]
 8003ec4:	6879      	ldr	r1, [r7, #4]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	1a9b      	subs	r3, r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	440b      	add	r3, r1
 8003ed0:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ed8:	7bfb      	ldrb	r3, [r7, #15]
 8003eda:	3301      	adds	r3, #1
 8003edc:	73fb      	strb	r3, [r7, #15]
 8003ede:	7bfa      	ldrb	r2, [r7, #15]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d3b5      	bcc.n	8003e54 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	603b      	str	r3, [r7, #0]
 8003eee:	687e      	ldr	r6, [r7, #4]
 8003ef0:	466d      	mov	r5, sp
 8003ef2:	f106 0410 	add.w	r4, r6, #16
 8003ef6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ef8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003efa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003efc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003efe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003f02:	e885 0003 	stmia.w	r5, {r0, r1}
 8003f06:	1d33      	adds	r3, r6, #4
 8003f08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f0a:	6838      	ldr	r0, [r7, #0]
 8003f0c:	f003 fa84 	bl	8007418 <USB_DevInit>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d005      	beq.n	8003f22 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2202      	movs	r2, #2
 8003f1a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e014      	b.n	8003f4c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d102      	bne.n	8003f40 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f80a 	bl	8003f54 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4618      	mov	r0, r3
 8003f46:	f003 fc3e 	bl	80077c6 <USB_DevDisconnect>

  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3714      	adds	r7, #20
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f54 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f82:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <HAL_PCDEx_ActivateLPM+0x44>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	10000003 	.word	0x10000003

08003f9c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fa0:	4b05      	ldr	r3, [pc, #20]	; (8003fb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a04      	ldr	r2, [pc, #16]	; (8003fb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003fa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003faa:	6013      	str	r3, [r2, #0]
}
 8003fac:	bf00      	nop
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	40007000 	.word	0x40007000

08003fbc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003fc6:	4b23      	ldr	r3, [pc, #140]	; (8004054 <HAL_PWREx_EnableOverDrive+0x98>)
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	4a22      	ldr	r2, [pc, #136]	; (8004054 <HAL_PWREx_EnableOverDrive+0x98>)
 8003fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8003fd2:	4b20      	ldr	r3, [pc, #128]	; (8004054 <HAL_PWREx_EnableOverDrive+0x98>)
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fda:	603b      	str	r3, [r7, #0]
 8003fdc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003fde:	4b1e      	ldr	r3, [pc, #120]	; (8004058 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a1d      	ldr	r2, [pc, #116]	; (8004058 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fe8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fea:	f7fe fc55 	bl	8002898 <HAL_GetTick>
 8003fee:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ff0:	e009      	b.n	8004006 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ff2:	f7fe fc51 	bl	8002898 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004000:	d901      	bls.n	8004006 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e022      	b.n	800404c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004006:	4b14      	ldr	r3, [pc, #80]	; (8004058 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800400e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004012:	d1ee      	bne.n	8003ff2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004014:	4b10      	ldr	r3, [pc, #64]	; (8004058 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a0f      	ldr	r2, [pc, #60]	; (8004058 <HAL_PWREx_EnableOverDrive+0x9c>)
 800401a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800401e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004020:	f7fe fc3a 	bl	8002898 <HAL_GetTick>
 8004024:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004026:	e009      	b.n	800403c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004028:	f7fe fc36 	bl	8002898 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004036:	d901      	bls.n	800403c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e007      	b.n	800404c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800403c:	4b06      	ldr	r3, [pc, #24]	; (8004058 <HAL_PWREx_EnableOverDrive+0x9c>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004044:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004048:	d1ee      	bne.n	8004028 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3708      	adds	r7, #8
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40023800 	.word	0x40023800
 8004058:	40007000 	.word	0x40007000

0800405c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b086      	sub	sp, #24
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004064:	2300      	movs	r3, #0
 8004066:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e29b      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	f000 8087 	beq.w	800418e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004080:	4b96      	ldr	r3, [pc, #600]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f003 030c 	and.w	r3, r3, #12
 8004088:	2b04      	cmp	r3, #4
 800408a:	d00c      	beq.n	80040a6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800408c:	4b93      	ldr	r3, [pc, #588]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f003 030c 	and.w	r3, r3, #12
 8004094:	2b08      	cmp	r3, #8
 8004096:	d112      	bne.n	80040be <HAL_RCC_OscConfig+0x62>
 8004098:	4b90      	ldr	r3, [pc, #576]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040a4:	d10b      	bne.n	80040be <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040a6:	4b8d      	ldr	r3, [pc, #564]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d06c      	beq.n	800418c <HAL_RCC_OscConfig+0x130>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d168      	bne.n	800418c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e275      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c6:	d106      	bne.n	80040d6 <HAL_RCC_OscConfig+0x7a>
 80040c8:	4b84      	ldr	r3, [pc, #528]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a83      	ldr	r2, [pc, #524]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80040ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040d2:	6013      	str	r3, [r2, #0]
 80040d4:	e02e      	b.n	8004134 <HAL_RCC_OscConfig+0xd8>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10c      	bne.n	80040f8 <HAL_RCC_OscConfig+0x9c>
 80040de:	4b7f      	ldr	r3, [pc, #508]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a7e      	ldr	r2, [pc, #504]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80040e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040e8:	6013      	str	r3, [r2, #0]
 80040ea:	4b7c      	ldr	r3, [pc, #496]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a7b      	ldr	r2, [pc, #492]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80040f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040f4:	6013      	str	r3, [r2, #0]
 80040f6:	e01d      	b.n	8004134 <HAL_RCC_OscConfig+0xd8>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004100:	d10c      	bne.n	800411c <HAL_RCC_OscConfig+0xc0>
 8004102:	4b76      	ldr	r3, [pc, #472]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a75      	ldr	r2, [pc, #468]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004108:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	4b73      	ldr	r3, [pc, #460]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a72      	ldr	r2, [pc, #456]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004114:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004118:	6013      	str	r3, [r2, #0]
 800411a:	e00b      	b.n	8004134 <HAL_RCC_OscConfig+0xd8>
 800411c:	4b6f      	ldr	r3, [pc, #444]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a6e      	ldr	r2, [pc, #440]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004126:	6013      	str	r3, [r2, #0]
 8004128:	4b6c      	ldr	r3, [pc, #432]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a6b      	ldr	r2, [pc, #428]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 800412e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004132:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d013      	beq.n	8004164 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800413c:	f7fe fbac 	bl	8002898 <HAL_GetTick>
 8004140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004142:	e008      	b.n	8004156 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004144:	f7fe fba8 	bl	8002898 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b64      	cmp	r3, #100	; 0x64
 8004150:	d901      	bls.n	8004156 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e229      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004156:	4b61      	ldr	r3, [pc, #388]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d0f0      	beq.n	8004144 <HAL_RCC_OscConfig+0xe8>
 8004162:	e014      	b.n	800418e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004164:	f7fe fb98 	bl	8002898 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800416c:	f7fe fb94 	bl	8002898 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b64      	cmp	r3, #100	; 0x64
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e215      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800417e:	4b57      	ldr	r3, [pc, #348]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1f0      	bne.n	800416c <HAL_RCC_OscConfig+0x110>
 800418a:	e000      	b.n	800418e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800418c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0302 	and.w	r3, r3, #2
 8004196:	2b00      	cmp	r3, #0
 8004198:	d069      	beq.n	800426e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800419a:	4b50      	ldr	r3, [pc, #320]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f003 030c 	and.w	r3, r3, #12
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00b      	beq.n	80041be <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041a6:	4b4d      	ldr	r3, [pc, #308]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 030c 	and.w	r3, r3, #12
 80041ae:	2b08      	cmp	r3, #8
 80041b0:	d11c      	bne.n	80041ec <HAL_RCC_OscConfig+0x190>
 80041b2:	4b4a      	ldr	r3, [pc, #296]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d116      	bne.n	80041ec <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041be:	4b47      	ldr	r3, [pc, #284]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d005      	beq.n	80041d6 <HAL_RCC_OscConfig+0x17a>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d001      	beq.n	80041d6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e1e9      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041d6:	4b41      	ldr	r3, [pc, #260]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	493d      	ldr	r1, [pc, #244]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ea:	e040      	b.n	800426e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d023      	beq.n	800423c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041f4:	4b39      	ldr	r3, [pc, #228]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a38      	ldr	r2, [pc, #224]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80041fa:	f043 0301 	orr.w	r3, r3, #1
 80041fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004200:	f7fe fb4a 	bl	8002898 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004208:	f7fe fb46 	bl	8002898 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e1c7      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800421a:	4b30      	ldr	r3, [pc, #192]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0f0      	beq.n	8004208 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004226:	4b2d      	ldr	r3, [pc, #180]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	00db      	lsls	r3, r3, #3
 8004234:	4929      	ldr	r1, [pc, #164]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004236:	4313      	orrs	r3, r2
 8004238:	600b      	str	r3, [r1, #0]
 800423a:	e018      	b.n	800426e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800423c:	4b27      	ldr	r3, [pc, #156]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a26      	ldr	r2, [pc, #152]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004242:	f023 0301 	bic.w	r3, r3, #1
 8004246:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004248:	f7fe fb26 	bl	8002898 <HAL_GetTick>
 800424c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800424e:	e008      	b.n	8004262 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004250:	f7fe fb22 	bl	8002898 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b02      	cmp	r3, #2
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e1a3      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004262:	4b1e      	ldr	r3, [pc, #120]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1f0      	bne.n	8004250 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0308 	and.w	r3, r3, #8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d038      	beq.n	80042ec <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d019      	beq.n	80042b6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004282:	4b16      	ldr	r3, [pc, #88]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004284:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004286:	4a15      	ldr	r2, [pc, #84]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 8004288:	f043 0301 	orr.w	r3, r3, #1
 800428c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800428e:	f7fe fb03 	bl	8002898 <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004294:	e008      	b.n	80042a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004296:	f7fe faff 	bl	8002898 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d901      	bls.n	80042a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e180      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042a8:	4b0c      	ldr	r3, [pc, #48]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80042aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d0f0      	beq.n	8004296 <HAL_RCC_OscConfig+0x23a>
 80042b4:	e01a      	b.n	80042ec <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042b6:	4b09      	ldr	r3, [pc, #36]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80042b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ba:	4a08      	ldr	r2, [pc, #32]	; (80042dc <HAL_RCC_OscConfig+0x280>)
 80042bc:	f023 0301 	bic.w	r3, r3, #1
 80042c0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c2:	f7fe fae9 	bl	8002898 <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042c8:	e00a      	b.n	80042e0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ca:	f7fe fae5 	bl	8002898 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d903      	bls.n	80042e0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e166      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
 80042dc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042e0:	4b92      	ldr	r3, [pc, #584]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80042e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1ee      	bne.n	80042ca <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0304 	and.w	r3, r3, #4
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f000 80a4 	beq.w	8004442 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042fa:	4b8c      	ldr	r3, [pc, #560]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80042fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10d      	bne.n	8004322 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004306:	4b89      	ldr	r3, [pc, #548]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	4a88      	ldr	r2, [pc, #544]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 800430c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004310:	6413      	str	r3, [r2, #64]	; 0x40
 8004312:	4b86      	ldr	r3, [pc, #536]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800431a:	60bb      	str	r3, [r7, #8]
 800431c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800431e:	2301      	movs	r3, #1
 8004320:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004322:	4b83      	ldr	r3, [pc, #524]	; (8004530 <HAL_RCC_OscConfig+0x4d4>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800432a:	2b00      	cmp	r3, #0
 800432c:	d118      	bne.n	8004360 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800432e:	4b80      	ldr	r3, [pc, #512]	; (8004530 <HAL_RCC_OscConfig+0x4d4>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a7f      	ldr	r2, [pc, #508]	; (8004530 <HAL_RCC_OscConfig+0x4d4>)
 8004334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004338:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800433a:	f7fe faad 	bl	8002898 <HAL_GetTick>
 800433e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004340:	e008      	b.n	8004354 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004342:	f7fe faa9 	bl	8002898 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b64      	cmp	r3, #100	; 0x64
 800434e:	d901      	bls.n	8004354 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e12a      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004354:	4b76      	ldr	r3, [pc, #472]	; (8004530 <HAL_RCC_OscConfig+0x4d4>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0f0      	beq.n	8004342 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d106      	bne.n	8004376 <HAL_RCC_OscConfig+0x31a>
 8004368:	4b70      	ldr	r3, [pc, #448]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 800436a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436c:	4a6f      	ldr	r2, [pc, #444]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 800436e:	f043 0301 	orr.w	r3, r3, #1
 8004372:	6713      	str	r3, [r2, #112]	; 0x70
 8004374:	e02d      	b.n	80043d2 <HAL_RCC_OscConfig+0x376>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10c      	bne.n	8004398 <HAL_RCC_OscConfig+0x33c>
 800437e:	4b6b      	ldr	r3, [pc, #428]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004382:	4a6a      	ldr	r2, [pc, #424]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004384:	f023 0301 	bic.w	r3, r3, #1
 8004388:	6713      	str	r3, [r2, #112]	; 0x70
 800438a:	4b68      	ldr	r3, [pc, #416]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 800438c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800438e:	4a67      	ldr	r2, [pc, #412]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004390:	f023 0304 	bic.w	r3, r3, #4
 8004394:	6713      	str	r3, [r2, #112]	; 0x70
 8004396:	e01c      	b.n	80043d2 <HAL_RCC_OscConfig+0x376>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	2b05      	cmp	r3, #5
 800439e:	d10c      	bne.n	80043ba <HAL_RCC_OscConfig+0x35e>
 80043a0:	4b62      	ldr	r3, [pc, #392]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80043a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a4:	4a61      	ldr	r2, [pc, #388]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80043a6:	f043 0304 	orr.w	r3, r3, #4
 80043aa:	6713      	str	r3, [r2, #112]	; 0x70
 80043ac:	4b5f      	ldr	r3, [pc, #380]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80043ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b0:	4a5e      	ldr	r2, [pc, #376]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80043b2:	f043 0301 	orr.w	r3, r3, #1
 80043b6:	6713      	str	r3, [r2, #112]	; 0x70
 80043b8:	e00b      	b.n	80043d2 <HAL_RCC_OscConfig+0x376>
 80043ba:	4b5c      	ldr	r3, [pc, #368]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80043bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043be:	4a5b      	ldr	r2, [pc, #364]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80043c0:	f023 0301 	bic.w	r3, r3, #1
 80043c4:	6713      	str	r3, [r2, #112]	; 0x70
 80043c6:	4b59      	ldr	r3, [pc, #356]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80043c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ca:	4a58      	ldr	r2, [pc, #352]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80043cc:	f023 0304 	bic.w	r3, r3, #4
 80043d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d015      	beq.n	8004406 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043da:	f7fe fa5d 	bl	8002898 <HAL_GetTick>
 80043de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e0:	e00a      	b.n	80043f8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e2:	f7fe fa59 	bl	8002898 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e0d8      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043f8:	4b4c      	ldr	r3, [pc, #304]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80043fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d0ee      	beq.n	80043e2 <HAL_RCC_OscConfig+0x386>
 8004404:	e014      	b.n	8004430 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004406:	f7fe fa47 	bl	8002898 <HAL_GetTick>
 800440a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800440c:	e00a      	b.n	8004424 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800440e:	f7fe fa43 	bl	8002898 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	f241 3288 	movw	r2, #5000	; 0x1388
 800441c:	4293      	cmp	r3, r2
 800441e:	d901      	bls.n	8004424 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e0c2      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004424:	4b41      	ldr	r3, [pc, #260]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004428:	f003 0302 	and.w	r3, r3, #2
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1ee      	bne.n	800440e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004430:	7dfb      	ldrb	r3, [r7, #23]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d105      	bne.n	8004442 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004436:	4b3d      	ldr	r3, [pc, #244]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443a:	4a3c      	ldr	r2, [pc, #240]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 800443c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004440:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 80ae 	beq.w	80045a8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800444c:	4b37      	ldr	r3, [pc, #220]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f003 030c 	and.w	r3, r3, #12
 8004454:	2b08      	cmp	r3, #8
 8004456:	d06d      	beq.n	8004534 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	2b02      	cmp	r3, #2
 800445e:	d14b      	bne.n	80044f8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004460:	4b32      	ldr	r3, [pc, #200]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a31      	ldr	r2, [pc, #196]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800446a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446c:	f7fe fa14 	bl	8002898 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004474:	f7fe fa10 	bl	8002898 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e091      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004486:	4b29      	ldr	r3, [pc, #164]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f0      	bne.n	8004474 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69da      	ldr	r2, [r3, #28]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	431a      	orrs	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a0:	019b      	lsls	r3, r3, #6
 80044a2:	431a      	orrs	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a8:	085b      	lsrs	r3, r3, #1
 80044aa:	3b01      	subs	r3, #1
 80044ac:	041b      	lsls	r3, r3, #16
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b4:	061b      	lsls	r3, r3, #24
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044bc:	071b      	lsls	r3, r3, #28
 80044be:	491b      	ldr	r1, [pc, #108]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044c4:	4b19      	ldr	r3, [pc, #100]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a18      	ldr	r2, [pc, #96]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80044ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d0:	f7fe f9e2 	bl	8002898 <HAL_GetTick>
 80044d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d6:	e008      	b.n	80044ea <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044d8:	f7fe f9de 	bl	8002898 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e05f      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ea:	4b10      	ldr	r3, [pc, #64]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d0f0      	beq.n	80044d8 <HAL_RCC_OscConfig+0x47c>
 80044f6:	e057      	b.n	80045a8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f8:	4b0c      	ldr	r3, [pc, #48]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a0b      	ldr	r2, [pc, #44]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 80044fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004502:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004504:	f7fe f9c8 	bl	8002898 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800450c:	f7fe f9c4 	bl	8002898 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e045      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800451e:	4b03      	ldr	r3, [pc, #12]	; (800452c <HAL_RCC_OscConfig+0x4d0>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1f0      	bne.n	800450c <HAL_RCC_OscConfig+0x4b0>
 800452a:	e03d      	b.n	80045a8 <HAL_RCC_OscConfig+0x54c>
 800452c:	40023800 	.word	0x40023800
 8004530:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004534:	4b1f      	ldr	r3, [pc, #124]	; (80045b4 <HAL_RCC_OscConfig+0x558>)
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d030      	beq.n	80045a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800454c:	429a      	cmp	r2, r3
 800454e:	d129      	bne.n	80045a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455a:	429a      	cmp	r2, r3
 800455c:	d122      	bne.n	80045a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004564:	4013      	ands	r3, r2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800456a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800456c:	4293      	cmp	r3, r2
 800456e:	d119      	bne.n	80045a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800457a:	085b      	lsrs	r3, r3, #1
 800457c:	3b01      	subs	r3, #1
 800457e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004580:	429a      	cmp	r2, r3
 8004582:	d10f      	bne.n	80045a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004590:	429a      	cmp	r2, r3
 8004592:	d107      	bne.n	80045a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d001      	beq.n	80045a8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e000      	b.n	80045aa <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	40023800 	.word	0x40023800

080045b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80045c2:	2300      	movs	r3, #0
 80045c4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0d0      	b.n	8004772 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045d0:	4b6a      	ldr	r3, [pc, #424]	; (800477c <HAL_RCC_ClockConfig+0x1c4>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 030f 	and.w	r3, r3, #15
 80045d8:	683a      	ldr	r2, [r7, #0]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d910      	bls.n	8004600 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045de:	4b67      	ldr	r3, [pc, #412]	; (800477c <HAL_RCC_ClockConfig+0x1c4>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f023 020f 	bic.w	r2, r3, #15
 80045e6:	4965      	ldr	r1, [pc, #404]	; (800477c <HAL_RCC_ClockConfig+0x1c4>)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ee:	4b63      	ldr	r3, [pc, #396]	; (800477c <HAL_RCC_ClockConfig+0x1c4>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 030f 	and.w	r3, r3, #15
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d001      	beq.n	8004600 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0b8      	b.n	8004772 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d020      	beq.n	800464e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b00      	cmp	r3, #0
 8004616:	d005      	beq.n	8004624 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004618:	4b59      	ldr	r3, [pc, #356]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	4a58      	ldr	r2, [pc, #352]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 800461e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004622:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0308 	and.w	r3, r3, #8
 800462c:	2b00      	cmp	r3, #0
 800462e:	d005      	beq.n	800463c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004630:	4b53      	ldr	r3, [pc, #332]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	4a52      	ldr	r2, [pc, #328]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 8004636:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800463a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800463c:	4b50      	ldr	r3, [pc, #320]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	494d      	ldr	r1, [pc, #308]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 800464a:	4313      	orrs	r3, r2
 800464c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b00      	cmp	r3, #0
 8004658:	d040      	beq.n	80046dc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b01      	cmp	r3, #1
 8004660:	d107      	bne.n	8004672 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004662:	4b47      	ldr	r3, [pc, #284]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d115      	bne.n	800469a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e07f      	b.n	8004772 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	2b02      	cmp	r3, #2
 8004678:	d107      	bne.n	800468a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800467a:	4b41      	ldr	r3, [pc, #260]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d109      	bne.n	800469a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e073      	b.n	8004772 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800468a:	4b3d      	ldr	r3, [pc, #244]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e06b      	b.n	8004772 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800469a:	4b39      	ldr	r3, [pc, #228]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f023 0203 	bic.w	r2, r3, #3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	4936      	ldr	r1, [pc, #216]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046ac:	f7fe f8f4 	bl	8002898 <HAL_GetTick>
 80046b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046b2:	e00a      	b.n	80046ca <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046b4:	f7fe f8f0 	bl	8002898 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	f241 3288 	movw	r2, #5000	; 0x1388
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e053      	b.n	8004772 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ca:	4b2d      	ldr	r3, [pc, #180]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f003 020c 	and.w	r2, r3, #12
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	429a      	cmp	r2, r3
 80046da:	d1eb      	bne.n	80046b4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046dc:	4b27      	ldr	r3, [pc, #156]	; (800477c <HAL_RCC_ClockConfig+0x1c4>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 030f 	and.w	r3, r3, #15
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d210      	bcs.n	800470c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ea:	4b24      	ldr	r3, [pc, #144]	; (800477c <HAL_RCC_ClockConfig+0x1c4>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f023 020f 	bic.w	r2, r3, #15
 80046f2:	4922      	ldr	r1, [pc, #136]	; (800477c <HAL_RCC_ClockConfig+0x1c4>)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046fa:	4b20      	ldr	r3, [pc, #128]	; (800477c <HAL_RCC_ClockConfig+0x1c4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 030f 	and.w	r3, r3, #15
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	429a      	cmp	r2, r3
 8004706:	d001      	beq.n	800470c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e032      	b.n	8004772 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	2b00      	cmp	r3, #0
 8004716:	d008      	beq.n	800472a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004718:	4b19      	ldr	r3, [pc, #100]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	4916      	ldr	r1, [pc, #88]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 8004726:	4313      	orrs	r3, r2
 8004728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0308 	and.w	r3, r3, #8
 8004732:	2b00      	cmp	r3, #0
 8004734:	d009      	beq.n	800474a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004736:	4b12      	ldr	r3, [pc, #72]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	00db      	lsls	r3, r3, #3
 8004744:	490e      	ldr	r1, [pc, #56]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 8004746:	4313      	orrs	r3, r2
 8004748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800474a:	f000 f821 	bl	8004790 <HAL_RCC_GetSysClockFreq>
 800474e:	4602      	mov	r2, r0
 8004750:	4b0b      	ldr	r3, [pc, #44]	; (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	091b      	lsrs	r3, r3, #4
 8004756:	f003 030f 	and.w	r3, r3, #15
 800475a:	490a      	ldr	r1, [pc, #40]	; (8004784 <HAL_RCC_ClockConfig+0x1cc>)
 800475c:	5ccb      	ldrb	r3, [r1, r3]
 800475e:	fa22 f303 	lsr.w	r3, r2, r3
 8004762:	4a09      	ldr	r2, [pc, #36]	; (8004788 <HAL_RCC_ClockConfig+0x1d0>)
 8004764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004766:	4b09      	ldr	r3, [pc, #36]	; (800478c <HAL_RCC_ClockConfig+0x1d4>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4618      	mov	r0, r3
 800476c:	f7fe f850 	bl	8002810 <HAL_InitTick>

  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	40023c00 	.word	0x40023c00
 8004780:	40023800 	.word	0x40023800
 8004784:	0800a794 	.word	0x0800a794
 8004788:	20000018 	.word	0x20000018
 800478c:	2000001c 	.word	0x2000001c

08004790 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004794:	b094      	sub	sp, #80	; 0x50
 8004796:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004798:	2300      	movs	r3, #0
 800479a:	647b      	str	r3, [r7, #68]	; 0x44
 800479c:	2300      	movs	r3, #0
 800479e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047a0:	2300      	movs	r3, #0
 80047a2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80047a4:	2300      	movs	r3, #0
 80047a6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047a8:	4b79      	ldr	r3, [pc, #484]	; (8004990 <HAL_RCC_GetSysClockFreq+0x200>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f003 030c 	and.w	r3, r3, #12
 80047b0:	2b08      	cmp	r3, #8
 80047b2:	d00d      	beq.n	80047d0 <HAL_RCC_GetSysClockFreq+0x40>
 80047b4:	2b08      	cmp	r3, #8
 80047b6:	f200 80e1 	bhi.w	800497c <HAL_RCC_GetSysClockFreq+0x1ec>
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d002      	beq.n	80047c4 <HAL_RCC_GetSysClockFreq+0x34>
 80047be:	2b04      	cmp	r3, #4
 80047c0:	d003      	beq.n	80047ca <HAL_RCC_GetSysClockFreq+0x3a>
 80047c2:	e0db      	b.n	800497c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047c4:	4b73      	ldr	r3, [pc, #460]	; (8004994 <HAL_RCC_GetSysClockFreq+0x204>)
 80047c6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047c8:	e0db      	b.n	8004982 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047ca:	4b73      	ldr	r3, [pc, #460]	; (8004998 <HAL_RCC_GetSysClockFreq+0x208>)
 80047cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047ce:	e0d8      	b.n	8004982 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047d0:	4b6f      	ldr	r3, [pc, #444]	; (8004990 <HAL_RCC_GetSysClockFreq+0x200>)
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047d8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80047da:	4b6d      	ldr	r3, [pc, #436]	; (8004990 <HAL_RCC_GetSysClockFreq+0x200>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d063      	beq.n	80048ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047e6:	4b6a      	ldr	r3, [pc, #424]	; (8004990 <HAL_RCC_GetSysClockFreq+0x200>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	099b      	lsrs	r3, r3, #6
 80047ec:	2200      	movs	r2, #0
 80047ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80047f0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80047f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047f8:	633b      	str	r3, [r7, #48]	; 0x30
 80047fa:	2300      	movs	r3, #0
 80047fc:	637b      	str	r3, [r7, #52]	; 0x34
 80047fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004802:	4622      	mov	r2, r4
 8004804:	462b      	mov	r3, r5
 8004806:	f04f 0000 	mov.w	r0, #0
 800480a:	f04f 0100 	mov.w	r1, #0
 800480e:	0159      	lsls	r1, r3, #5
 8004810:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004814:	0150      	lsls	r0, r2, #5
 8004816:	4602      	mov	r2, r0
 8004818:	460b      	mov	r3, r1
 800481a:	4621      	mov	r1, r4
 800481c:	1a51      	subs	r1, r2, r1
 800481e:	6139      	str	r1, [r7, #16]
 8004820:	4629      	mov	r1, r5
 8004822:	eb63 0301 	sbc.w	r3, r3, r1
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	f04f 0200 	mov.w	r2, #0
 800482c:	f04f 0300 	mov.w	r3, #0
 8004830:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004834:	4659      	mov	r1, fp
 8004836:	018b      	lsls	r3, r1, #6
 8004838:	4651      	mov	r1, sl
 800483a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800483e:	4651      	mov	r1, sl
 8004840:	018a      	lsls	r2, r1, #6
 8004842:	4651      	mov	r1, sl
 8004844:	ebb2 0801 	subs.w	r8, r2, r1
 8004848:	4659      	mov	r1, fp
 800484a:	eb63 0901 	sbc.w	r9, r3, r1
 800484e:	f04f 0200 	mov.w	r2, #0
 8004852:	f04f 0300 	mov.w	r3, #0
 8004856:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800485a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800485e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004862:	4690      	mov	r8, r2
 8004864:	4699      	mov	r9, r3
 8004866:	4623      	mov	r3, r4
 8004868:	eb18 0303 	adds.w	r3, r8, r3
 800486c:	60bb      	str	r3, [r7, #8]
 800486e:	462b      	mov	r3, r5
 8004870:	eb49 0303 	adc.w	r3, r9, r3
 8004874:	60fb      	str	r3, [r7, #12]
 8004876:	f04f 0200 	mov.w	r2, #0
 800487a:	f04f 0300 	mov.w	r3, #0
 800487e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004882:	4629      	mov	r1, r5
 8004884:	024b      	lsls	r3, r1, #9
 8004886:	4621      	mov	r1, r4
 8004888:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800488c:	4621      	mov	r1, r4
 800488e:	024a      	lsls	r2, r1, #9
 8004890:	4610      	mov	r0, r2
 8004892:	4619      	mov	r1, r3
 8004894:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004896:	2200      	movs	r2, #0
 8004898:	62bb      	str	r3, [r7, #40]	; 0x28
 800489a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800489c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80048a0:	f7fb fd26 	bl	80002f0 <__aeabi_uldivmod>
 80048a4:	4602      	mov	r2, r0
 80048a6:	460b      	mov	r3, r1
 80048a8:	4613      	mov	r3, r2
 80048aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048ac:	e058      	b.n	8004960 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048ae:	4b38      	ldr	r3, [pc, #224]	; (8004990 <HAL_RCC_GetSysClockFreq+0x200>)
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	099b      	lsrs	r3, r3, #6
 80048b4:	2200      	movs	r2, #0
 80048b6:	4618      	mov	r0, r3
 80048b8:	4611      	mov	r1, r2
 80048ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048be:	623b      	str	r3, [r7, #32]
 80048c0:	2300      	movs	r3, #0
 80048c2:	627b      	str	r3, [r7, #36]	; 0x24
 80048c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80048c8:	4642      	mov	r2, r8
 80048ca:	464b      	mov	r3, r9
 80048cc:	f04f 0000 	mov.w	r0, #0
 80048d0:	f04f 0100 	mov.w	r1, #0
 80048d4:	0159      	lsls	r1, r3, #5
 80048d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048da:	0150      	lsls	r0, r2, #5
 80048dc:	4602      	mov	r2, r0
 80048de:	460b      	mov	r3, r1
 80048e0:	4641      	mov	r1, r8
 80048e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80048e6:	4649      	mov	r1, r9
 80048e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80048ec:	f04f 0200 	mov.w	r2, #0
 80048f0:	f04f 0300 	mov.w	r3, #0
 80048f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004900:	ebb2 040a 	subs.w	r4, r2, sl
 8004904:	eb63 050b 	sbc.w	r5, r3, fp
 8004908:	f04f 0200 	mov.w	r2, #0
 800490c:	f04f 0300 	mov.w	r3, #0
 8004910:	00eb      	lsls	r3, r5, #3
 8004912:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004916:	00e2      	lsls	r2, r4, #3
 8004918:	4614      	mov	r4, r2
 800491a:	461d      	mov	r5, r3
 800491c:	4643      	mov	r3, r8
 800491e:	18e3      	adds	r3, r4, r3
 8004920:	603b      	str	r3, [r7, #0]
 8004922:	464b      	mov	r3, r9
 8004924:	eb45 0303 	adc.w	r3, r5, r3
 8004928:	607b      	str	r3, [r7, #4]
 800492a:	f04f 0200 	mov.w	r2, #0
 800492e:	f04f 0300 	mov.w	r3, #0
 8004932:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004936:	4629      	mov	r1, r5
 8004938:	028b      	lsls	r3, r1, #10
 800493a:	4621      	mov	r1, r4
 800493c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004940:	4621      	mov	r1, r4
 8004942:	028a      	lsls	r2, r1, #10
 8004944:	4610      	mov	r0, r2
 8004946:	4619      	mov	r1, r3
 8004948:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800494a:	2200      	movs	r2, #0
 800494c:	61bb      	str	r3, [r7, #24]
 800494e:	61fa      	str	r2, [r7, #28]
 8004950:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004954:	f7fb fccc 	bl	80002f0 <__aeabi_uldivmod>
 8004958:	4602      	mov	r2, r0
 800495a:	460b      	mov	r3, r1
 800495c:	4613      	mov	r3, r2
 800495e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004960:	4b0b      	ldr	r3, [pc, #44]	; (8004990 <HAL_RCC_GetSysClockFreq+0x200>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	0c1b      	lsrs	r3, r3, #16
 8004966:	f003 0303 	and.w	r3, r3, #3
 800496a:	3301      	adds	r3, #1
 800496c:	005b      	lsls	r3, r3, #1
 800496e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004970:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004972:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004974:	fbb2 f3f3 	udiv	r3, r2, r3
 8004978:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800497a:	e002      	b.n	8004982 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800497c:	4b05      	ldr	r3, [pc, #20]	; (8004994 <HAL_RCC_GetSysClockFreq+0x204>)
 800497e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004980:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004982:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004984:	4618      	mov	r0, r3
 8004986:	3750      	adds	r7, #80	; 0x50
 8004988:	46bd      	mov	sp, r7
 800498a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800498e:	bf00      	nop
 8004990:	40023800 	.word	0x40023800
 8004994:	00f42400 	.word	0x00f42400
 8004998:	007a1200 	.word	0x007a1200

0800499c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800499c:	b480      	push	{r7}
 800499e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049a0:	4b03      	ldr	r3, [pc, #12]	; (80049b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80049a2:	681b      	ldr	r3, [r3, #0]
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	20000018 	.word	0x20000018

080049b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049b8:	f7ff fff0 	bl	800499c <HAL_RCC_GetHCLKFreq>
 80049bc:	4602      	mov	r2, r0
 80049be:	4b05      	ldr	r3, [pc, #20]	; (80049d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	0a9b      	lsrs	r3, r3, #10
 80049c4:	f003 0307 	and.w	r3, r3, #7
 80049c8:	4903      	ldr	r1, [pc, #12]	; (80049d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049ca:	5ccb      	ldrb	r3, [r1, r3]
 80049cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40023800 	.word	0x40023800
 80049d8:	0800a7a4 	.word	0x0800a7a4

080049dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049e0:	f7ff ffdc 	bl	800499c <HAL_RCC_GetHCLKFreq>
 80049e4:	4602      	mov	r2, r0
 80049e6:	4b05      	ldr	r3, [pc, #20]	; (80049fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	0b5b      	lsrs	r3, r3, #13
 80049ec:	f003 0307 	and.w	r3, r3, #7
 80049f0:	4903      	ldr	r1, [pc, #12]	; (8004a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049f2:	5ccb      	ldrb	r3, [r1, r3]
 80049f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	40023800 	.word	0x40023800
 8004a00:	0800a7a4 	.word	0x0800a7a4

08004a04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b088      	sub	sp, #32
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004a10:	2300      	movs	r3, #0
 8004a12:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004a14:	2300      	movs	r3, #0
 8004a16:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d012      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a2c:	4b69      	ldr	r3, [pc, #420]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	4a68      	ldr	r2, [pc, #416]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a32:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004a36:	6093      	str	r3, [r2, #8]
 8004a38:	4b66      	ldr	r3, [pc, #408]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a3a:	689a      	ldr	r2, [r3, #8]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a40:	4964      	ldr	r1, [pc, #400]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d017      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a5e:	4b5d      	ldr	r3, [pc, #372]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a64:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a6c:	4959      	ldr	r1, [pc, #356]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a7c:	d101      	bne.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d017      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a9a:	4b4e      	ldr	r3, [pc, #312]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004aa0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa8:	494a      	ldr	r1, [pc, #296]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ab8:	d101      	bne.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004aba:	2301      	movs	r3, #1
 8004abc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d001      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0320 	and.w	r3, r3, #32
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f000 808b 	beq.w	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ae8:	4b3a      	ldr	r3, [pc, #232]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aec:	4a39      	ldr	r2, [pc, #228]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004af2:	6413      	str	r3, [r2, #64]	; 0x40
 8004af4:	4b37      	ldr	r3, [pc, #220]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004afc:	60bb      	str	r3, [r7, #8]
 8004afe:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004b00:	4b35      	ldr	r3, [pc, #212]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a34      	ldr	r2, [pc, #208]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b0c:	f7fd fec4 	bl	8002898 <HAL_GetTick>
 8004b10:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004b12:	e008      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b14:	f7fd fec0 	bl	8002898 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b64      	cmp	r3, #100	; 0x64
 8004b20:	d901      	bls.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e38f      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004b26:	4b2c      	ldr	r3, [pc, #176]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d0f0      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b32:	4b28      	ldr	r3, [pc, #160]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b3a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d035      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d02e      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b50:	4b20      	ldr	r3, [pc, #128]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b58:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b5a:	4b1e      	ldr	r3, [pc, #120]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5e:	4a1d      	ldr	r2, [pc, #116]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b64:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b66:	4b1b      	ldr	r3, [pc, #108]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b6a:	4a1a      	ldr	r2, [pc, #104]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b70:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004b72:	4a18      	ldr	r2, [pc, #96]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b78:	4b16      	ldr	r3, [pc, #88]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d114      	bne.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b84:	f7fd fe88 	bl	8002898 <HAL_GetTick>
 8004b88:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b8a:	e00a      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b8c:	f7fd fe84 	bl	8002898 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e351      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ba2:	4b0c      	ldr	r3, [pc, #48]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0ee      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bba:	d111      	bne.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004bbc:	4b05      	ldr	r3, [pc, #20]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004bc8:	4b04      	ldr	r3, [pc, #16]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004bca:	400b      	ands	r3, r1
 8004bcc:	4901      	ldr	r1, [pc, #4]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	608b      	str	r3, [r1, #8]
 8004bd2:	e00b      	b.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	40007000 	.word	0x40007000
 8004bdc:	0ffffcff 	.word	0x0ffffcff
 8004be0:	4bac      	ldr	r3, [pc, #688]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4aab      	ldr	r2, [pc, #684]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004be6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004bea:	6093      	str	r3, [r2, #8]
 8004bec:	4ba9      	ldr	r3, [pc, #676]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bf8:	49a6      	ldr	r1, [pc, #664]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0310 	and.w	r3, r3, #16
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d010      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c0a:	4ba2      	ldr	r3, [pc, #648]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c10:	4aa0      	ldr	r2, [pc, #640]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c16:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004c1a:	4b9e      	ldr	r3, [pc, #632]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c1c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c24:	499b      	ldr	r1, [pc, #620]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00a      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c38:	4b96      	ldr	r3, [pc, #600]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c3e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c46:	4993      	ldr	r1, [pc, #588]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00a      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c5a:	4b8e      	ldr	r3, [pc, #568]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c60:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c68:	498a      	ldr	r1, [pc, #552]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00a      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c7c:	4b85      	ldr	r3, [pc, #532]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c82:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c8a:	4982      	ldr	r1, [pc, #520]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00a      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c9e:	4b7d      	ldr	r3, [pc, #500]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cac:	4979      	ldr	r1, [pc, #484]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00a      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cc0:	4b74      	ldr	r3, [pc, #464]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc6:	f023 0203 	bic.w	r2, r3, #3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cce:	4971      	ldr	r1, [pc, #452]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00a      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ce2:	4b6c      	ldr	r3, [pc, #432]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ce8:	f023 020c 	bic.w	r2, r3, #12
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cf0:	4968      	ldr	r1, [pc, #416]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00a      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d04:	4b63      	ldr	r3, [pc, #396]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d0a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d12:	4960      	ldr	r1, [pc, #384]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d14:	4313      	orrs	r3, r2
 8004d16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00a      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004d26:	4b5b      	ldr	r3, [pc, #364]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d2c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d34:	4957      	ldr	r1, [pc, #348]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d00a      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d48:	4b52      	ldr	r3, [pc, #328]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d4e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d56:	494f      	ldr	r1, [pc, #316]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00a      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004d6a:	4b4a      	ldr	r3, [pc, #296]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d70:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d78:	4946      	ldr	r1, [pc, #280]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00a      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004d8c:	4b41      	ldr	r3, [pc, #260]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d92:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d9a:	493e      	ldr	r1, [pc, #248]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00a      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004dae:	4b39      	ldr	r3, [pc, #228]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dbc:	4935      	ldr	r1, [pc, #212]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00a      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004dd0:	4b30      	ldr	r3, [pc, #192]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dde:	492d      	ldr	r1, [pc, #180]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d011      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004df2:	4b28      	ldr	r3, [pc, #160]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e00:	4924      	ldr	r1, [pc, #144]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e10:	d101      	bne.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004e12:	2301      	movs	r3, #1
 8004e14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0308 	and.w	r3, r3, #8
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004e22:	2301      	movs	r3, #1
 8004e24:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00a      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e32:	4b18      	ldr	r3, [pc, #96]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e38:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e40:	4914      	ldr	r1, [pc, #80]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00b      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e54:	4b0f      	ldr	r3, [pc, #60]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e5a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e64:	490b      	ldr	r1, [pc, #44]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00f      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004e78:	4b06      	ldr	r3, [pc, #24]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e7e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e88:	4902      	ldr	r1, [pc, #8]	; (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004e90:	e002      	b.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004e92:	bf00      	nop
 8004e94:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00b      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ea4:	4b8a      	ldr	r3, [pc, #552]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004eaa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eb4:	4986      	ldr	r1, [pc, #536]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00b      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004ec8:	4b81      	ldr	r3, [pc, #516]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ece:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ed8:	497d      	ldr	r1, [pc, #500]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eda:	4313      	orrs	r3, r2
 8004edc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d006      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 80d6 	beq.w	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ef4:	4b76      	ldr	r3, [pc, #472]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a75      	ldr	r2, [pc, #468]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004efa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004efe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f00:	f7fd fcca 	bl	8002898 <HAL_GetTick>
 8004f04:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f06:	e008      	b.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f08:	f7fd fcc6 	bl	8002898 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b64      	cmp	r3, #100	; 0x64
 8004f14:	d901      	bls.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e195      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f1a:	4b6d      	ldr	r3, [pc, #436]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1f0      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d021      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d11d      	bne.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004f3a:	4b65      	ldr	r3, [pc, #404]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f40:	0c1b      	lsrs	r3, r3, #16
 8004f42:	f003 0303 	and.w	r3, r3, #3
 8004f46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f48:	4b61      	ldr	r3, [pc, #388]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f4e:	0e1b      	lsrs	r3, r3, #24
 8004f50:	f003 030f 	and.w	r3, r3, #15
 8004f54:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	019a      	lsls	r2, r3, #6
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	041b      	lsls	r3, r3, #16
 8004f60:	431a      	orrs	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	061b      	lsls	r3, r3, #24
 8004f66:	431a      	orrs	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	071b      	lsls	r3, r3, #28
 8004f6e:	4958      	ldr	r1, [pc, #352]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d004      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f8a:	d00a      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d02e      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fa0:	d129      	bne.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004fa2:	4b4b      	ldr	r3, [pc, #300]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fa8:	0c1b      	lsrs	r3, r3, #16
 8004faa:	f003 0303 	and.w	r3, r3, #3
 8004fae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004fb0:	4b47      	ldr	r3, [pc, #284]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fb6:	0f1b      	lsrs	r3, r3, #28
 8004fb8:	f003 0307 	and.w	r3, r3, #7
 8004fbc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	019a      	lsls	r2, r3, #6
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	041b      	lsls	r3, r3, #16
 8004fc8:	431a      	orrs	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	061b      	lsls	r3, r3, #24
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	071b      	lsls	r3, r3, #28
 8004fd6:	493e      	ldr	r1, [pc, #248]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004fde:	4b3c      	ldr	r3, [pc, #240]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fe0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fe4:	f023 021f 	bic.w	r2, r3, #31
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fec:	3b01      	subs	r3, #1
 8004fee:	4938      	ldr	r1, [pc, #224]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d01d      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005002:	4b33      	ldr	r3, [pc, #204]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005004:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005008:	0e1b      	lsrs	r3, r3, #24
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005010:	4b2f      	ldr	r3, [pc, #188]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005012:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005016:	0f1b      	lsrs	r3, r3, #28
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	019a      	lsls	r2, r3, #6
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	041b      	lsls	r3, r3, #16
 800502a:	431a      	orrs	r2, r3
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	061b      	lsls	r3, r3, #24
 8005030:	431a      	orrs	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	071b      	lsls	r3, r3, #28
 8005036:	4926      	ldr	r1, [pc, #152]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005038:	4313      	orrs	r3, r2
 800503a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d011      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	019a      	lsls	r2, r3, #6
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	041b      	lsls	r3, r3, #16
 8005056:	431a      	orrs	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	061b      	lsls	r3, r3, #24
 800505e:	431a      	orrs	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	071b      	lsls	r3, r3, #28
 8005066:	491a      	ldr	r1, [pc, #104]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005068:	4313      	orrs	r3, r2
 800506a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800506e:	4b18      	ldr	r3, [pc, #96]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a17      	ldr	r2, [pc, #92]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005074:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005078:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800507a:	f7fd fc0d 	bl	8002898 <HAL_GetTick>
 800507e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005080:	e008      	b.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005082:	f7fd fc09 	bl	8002898 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	2b64      	cmp	r3, #100	; 0x64
 800508e:	d901      	bls.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e0d8      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005094:	4b0e      	ldr	r3, [pc, #56]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d0f0      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	f040 80ce 	bne.w	8005244 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80050a8:	4b09      	ldr	r3, [pc, #36]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a08      	ldr	r2, [pc, #32]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050b4:	f7fd fbf0 	bl	8002898 <HAL_GetTick>
 80050b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80050ba:	e00b      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80050bc:	f7fd fbec 	bl	8002898 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b64      	cmp	r3, #100	; 0x64
 80050c8:	d904      	bls.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e0bb      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80050ce:	bf00      	nop
 80050d0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80050d4:	4b5e      	ldr	r3, [pc, #376]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80050e0:	d0ec      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d003      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d009      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d02e      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005106:	2b00      	cmp	r3, #0
 8005108:	d12a      	bne.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800510a:	4b51      	ldr	r3, [pc, #324]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800510c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005110:	0c1b      	lsrs	r3, r3, #16
 8005112:	f003 0303 	and.w	r3, r3, #3
 8005116:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005118:	4b4d      	ldr	r3, [pc, #308]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800511a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800511e:	0f1b      	lsrs	r3, r3, #28
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	019a      	lsls	r2, r3, #6
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	041b      	lsls	r3, r3, #16
 8005130:	431a      	orrs	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	061b      	lsls	r3, r3, #24
 8005138:	431a      	orrs	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	071b      	lsls	r3, r3, #28
 800513e:	4944      	ldr	r1, [pc, #272]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005140:	4313      	orrs	r3, r2
 8005142:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005146:	4b42      	ldr	r3, [pc, #264]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005148:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800514c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005154:	3b01      	subs	r3, #1
 8005156:	021b      	lsls	r3, r3, #8
 8005158:	493d      	ldr	r1, [pc, #244]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800515a:	4313      	orrs	r3, r2
 800515c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d022      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005170:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005174:	d11d      	bne.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005176:	4b36      	ldr	r3, [pc, #216]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800517c:	0e1b      	lsrs	r3, r3, #24
 800517e:	f003 030f 	and.w	r3, r3, #15
 8005182:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005184:	4b32      	ldr	r3, [pc, #200]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800518a:	0f1b      	lsrs	r3, r3, #28
 800518c:	f003 0307 	and.w	r3, r3, #7
 8005190:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	019a      	lsls	r2, r3, #6
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	041b      	lsls	r3, r3, #16
 800519e:	431a      	orrs	r2, r3
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	061b      	lsls	r3, r3, #24
 80051a4:	431a      	orrs	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	071b      	lsls	r3, r3, #28
 80051aa:	4929      	ldr	r1, [pc, #164]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051ac:	4313      	orrs	r3, r2
 80051ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0308 	and.w	r3, r3, #8
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d028      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80051be:	4b24      	ldr	r3, [pc, #144]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051c4:	0e1b      	lsrs	r3, r3, #24
 80051c6:	f003 030f 	and.w	r3, r3, #15
 80051ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80051cc:	4b20      	ldr	r3, [pc, #128]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051d2:	0c1b      	lsrs	r3, r3, #16
 80051d4:	f003 0303 	and.w	r3, r3, #3
 80051d8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	019a      	lsls	r2, r3, #6
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	041b      	lsls	r3, r3, #16
 80051e4:	431a      	orrs	r2, r3
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	061b      	lsls	r3, r3, #24
 80051ea:	431a      	orrs	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	69db      	ldr	r3, [r3, #28]
 80051f0:	071b      	lsls	r3, r3, #28
 80051f2:	4917      	ldr	r1, [pc, #92]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80051fa:	4b15      	ldr	r3, [pc, #84]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005200:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005208:	4911      	ldr	r1, [pc, #68]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005210:	4b0f      	ldr	r3, [pc, #60]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a0e      	ldr	r2, [pc, #56]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005216:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800521a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800521c:	f7fd fb3c 	bl	8002898 <HAL_GetTick>
 8005220:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005222:	e008      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005224:	f7fd fb38 	bl	8002898 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b64      	cmp	r3, #100	; 0x64
 8005230:	d901      	bls.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e007      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005236:	4b06      	ldr	r3, [pc, #24]	; (8005250 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800523e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005242:	d1ef      	bne.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3720      	adds	r7, #32
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	40023800 	.word	0x40023800

08005254 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e049      	b.n	80052fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d106      	bne.n	8005280 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f7fd f8fe 	bl	800247c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2202      	movs	r2, #2
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3304      	adds	r3, #4
 8005290:	4619      	mov	r1, r3
 8005292:	4610      	mov	r0, r2
 8005294:	f000 fb80 	bl	8005998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6a1a      	ldr	r2, [r3, #32]
 8005310:	f241 1311 	movw	r3, #4369	; 0x1111
 8005314:	4013      	ands	r3, r2
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10f      	bne.n	800533a <HAL_TIM_Base_Stop+0x38>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	6a1a      	ldr	r2, [r3, #32]
 8005320:	f240 4344 	movw	r3, #1092	; 0x444
 8005324:	4013      	ands	r3, r2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d107      	bne.n	800533a <HAL_TIM_Base_Stop+0x38>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f022 0201 	bic.w	r2, r2, #1
 8005338:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005350:	b480      	push	{r7}
 8005352:	b085      	sub	sp, #20
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800535e:	b2db      	uxtb	r3, r3
 8005360:	2b01      	cmp	r3, #1
 8005362:	d001      	beq.n	8005368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e054      	b.n	8005412 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2202      	movs	r2, #2
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68da      	ldr	r2, [r3, #12]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f042 0201 	orr.w	r2, r2, #1
 800537e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a26      	ldr	r2, [pc, #152]	; (8005420 <HAL_TIM_Base_Start_IT+0xd0>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d022      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005392:	d01d      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a22      	ldr	r2, [pc, #136]	; (8005424 <HAL_TIM_Base_Start_IT+0xd4>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d018      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a21      	ldr	r2, [pc, #132]	; (8005428 <HAL_TIM_Base_Start_IT+0xd8>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d013      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a1f      	ldr	r2, [pc, #124]	; (800542c <HAL_TIM_Base_Start_IT+0xdc>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d00e      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a1e      	ldr	r2, [pc, #120]	; (8005430 <HAL_TIM_Base_Start_IT+0xe0>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d009      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a1c      	ldr	r2, [pc, #112]	; (8005434 <HAL_TIM_Base_Start_IT+0xe4>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d004      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a1b      	ldr	r2, [pc, #108]	; (8005438 <HAL_TIM_Base_Start_IT+0xe8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d115      	bne.n	80053fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689a      	ldr	r2, [r3, #8]
 80053d6:	4b19      	ldr	r3, [pc, #100]	; (800543c <HAL_TIM_Base_Start_IT+0xec>)
 80053d8:	4013      	ands	r3, r2
 80053da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2b06      	cmp	r3, #6
 80053e0:	d015      	beq.n	800540e <HAL_TIM_Base_Start_IT+0xbe>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053e8:	d011      	beq.n	800540e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f042 0201 	orr.w	r2, r2, #1
 80053f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053fa:	e008      	b.n	800540e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0201 	orr.w	r2, r2, #1
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	e000      	b.n	8005410 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800540e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3714      	adds	r7, #20
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	40010000 	.word	0x40010000
 8005424:	40000400 	.word	0x40000400
 8005428:	40000800 	.word	0x40000800
 800542c:	40000c00 	.word	0x40000c00
 8005430:	40010400 	.word	0x40010400
 8005434:	40014000 	.word	0x40014000
 8005438:	40001800 	.word	0x40001800
 800543c:	00010007 	.word	0x00010007

08005440 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68da      	ldr	r2, [r3, #12]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f022 0201 	bic.w	r2, r2, #1
 8005456:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6a1a      	ldr	r2, [r3, #32]
 800545e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005462:	4013      	ands	r3, r2
 8005464:	2b00      	cmp	r3, #0
 8005466:	d10f      	bne.n	8005488 <HAL_TIM_Base_Stop_IT+0x48>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6a1a      	ldr	r2, [r3, #32]
 800546e:	f240 4344 	movw	r3, #1092	; 0x444
 8005472:	4013      	ands	r3, r2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d107      	bne.n	8005488 <HAL_TIM_Base_Stop_IT+0x48>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 0201 	bic.w	r2, r2, #1
 8005486:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
	...

080054a0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b086      	sub	sp, #24
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d101      	bne.n	80054b4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e08f      	b.n	80055d4 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d106      	bne.n	80054ce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7fc ff6d 	bl	80023a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2202      	movs	r2, #2
 80054d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	6899      	ldr	r1, [r3, #8]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	4b3e      	ldr	r3, [pc, #248]	; (80055dc <HAL_TIM_Encoder_Init+0x13c>)
 80054e2:	400b      	ands	r3, r1
 80054e4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	3304      	adds	r3, #4
 80054ee:	4619      	mov	r1, r3
 80054f0:	4610      	mov	r0, r2
 80054f2:	f000 fa51 	bl	8005998 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	4313      	orrs	r3, r2
 8005516:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	4b31      	ldr	r3, [pc, #196]	; (80055e0 <HAL_TIM_Encoder_Init+0x140>)
 800551c:	4013      	ands	r3, r2
 800551e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	021b      	lsls	r3, r3, #8
 800552a:	4313      	orrs	r3, r2
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	4313      	orrs	r3, r2
 8005530:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	4b2b      	ldr	r3, [pc, #172]	; (80055e4 <HAL_TIM_Encoder_Init+0x144>)
 8005536:	4013      	ands	r3, r2
 8005538:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	4b2a      	ldr	r3, [pc, #168]	; (80055e8 <HAL_TIM_Encoder_Init+0x148>)
 800553e:	4013      	ands	r3, r2
 8005540:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	69db      	ldr	r3, [r3, #28]
 800554a:	021b      	lsls	r3, r3, #8
 800554c:	4313      	orrs	r3, r2
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	4313      	orrs	r3, r2
 8005552:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	011a      	lsls	r2, r3, #4
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	031b      	lsls	r3, r3, #12
 8005560:	4313      	orrs	r3, r2
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	4313      	orrs	r3, r2
 8005566:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800556e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005576:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	695b      	ldr	r3, [r3, #20]
 8005580:	011b      	lsls	r3, r3, #4
 8005582:	4313      	orrs	r3, r2
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	fffebff8 	.word	0xfffebff8
 80055e0:	fffffcfc 	.word	0xfffffcfc
 80055e4:	fffff3f3 	.word	0xfffff3f3
 80055e8:	ffff0f0f 	.word	0xffff0f0f

080055ec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055fc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005604:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800560c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005614:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d110      	bne.n	800563e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800561c:	7bfb      	ldrb	r3, [r7, #15]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d102      	bne.n	8005628 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005622:	7b7b      	ldrb	r3, [r7, #13]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d001      	beq.n	800562c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e069      	b.n	8005700 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2202      	movs	r2, #2
 8005638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800563c:	e031      	b.n	80056a2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	2b04      	cmp	r3, #4
 8005642:	d110      	bne.n	8005666 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005644:	7bbb      	ldrb	r3, [r7, #14]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d102      	bne.n	8005650 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800564a:	7b3b      	ldrb	r3, [r7, #12]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d001      	beq.n	8005654 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e055      	b.n	8005700 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2202      	movs	r2, #2
 8005658:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2202      	movs	r2, #2
 8005660:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005664:	e01d      	b.n	80056a2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005666:	7bfb      	ldrb	r3, [r7, #15]
 8005668:	2b01      	cmp	r3, #1
 800566a:	d108      	bne.n	800567e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800566c:	7bbb      	ldrb	r3, [r7, #14]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d105      	bne.n	800567e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005672:	7b7b      	ldrb	r3, [r7, #13]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d102      	bne.n	800567e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005678:	7b3b      	ldrb	r3, [r7, #12]
 800567a:	2b01      	cmp	r3, #1
 800567c:	d001      	beq.n	8005682 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e03e      	b.n	8005700 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2202      	movs	r2, #2
 8005686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2202      	movs	r2, #2
 800568e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2202      	movs	r2, #2
 8005696:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2202      	movs	r2, #2
 800569e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d003      	beq.n	80056b0 <HAL_TIM_Encoder_Start+0xc4>
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	2b04      	cmp	r3, #4
 80056ac:	d008      	beq.n	80056c0 <HAL_TIM_Encoder_Start+0xd4>
 80056ae:	e00f      	b.n	80056d0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2201      	movs	r2, #1
 80056b6:	2100      	movs	r1, #0
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 fa0d 	bl	8005ad8 <TIM_CCxChannelCmd>
      break;
 80056be:	e016      	b.n	80056ee <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2201      	movs	r2, #1
 80056c6:	2104      	movs	r1, #4
 80056c8:	4618      	mov	r0, r3
 80056ca:	f000 fa05 	bl	8005ad8 <TIM_CCxChannelCmd>
      break;
 80056ce:	e00e      	b.n	80056ee <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2201      	movs	r2, #1
 80056d6:	2100      	movs	r1, #0
 80056d8:	4618      	mov	r0, r3
 80056da:	f000 f9fd 	bl	8005ad8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2201      	movs	r2, #1
 80056e4:	2104      	movs	r1, #4
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 f9f6 	bl	8005ad8 <TIM_CCxChannelCmd>
      break;
 80056ec:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f042 0201 	orr.w	r2, r2, #1
 80056fc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3710      	adds	r7, #16
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}

08005708 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b02      	cmp	r3, #2
 800571c:	d122      	bne.n	8005764 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	f003 0302 	and.w	r3, r3, #2
 8005728:	2b02      	cmp	r3, #2
 800572a:	d11b      	bne.n	8005764 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f06f 0202 	mvn.w	r2, #2
 8005734:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	f003 0303 	and.w	r3, r3, #3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 f905 	bl	800595a <HAL_TIM_IC_CaptureCallback>
 8005750:	e005      	b.n	800575e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f000 f8f7 	bl	8005946 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 f908 	bl	800596e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	f003 0304 	and.w	r3, r3, #4
 800576e:	2b04      	cmp	r3, #4
 8005770:	d122      	bne.n	80057b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f003 0304 	and.w	r3, r3, #4
 800577c:	2b04      	cmp	r3, #4
 800577e:	d11b      	bne.n	80057b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f06f 0204 	mvn.w	r2, #4
 8005788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2202      	movs	r2, #2
 800578e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800579a:	2b00      	cmp	r3, #0
 800579c:	d003      	beq.n	80057a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f8db 	bl	800595a <HAL_TIM_IC_CaptureCallback>
 80057a4:	e005      	b.n	80057b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f8cd 	bl	8005946 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 f8de 	bl	800596e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	f003 0308 	and.w	r3, r3, #8
 80057c2:	2b08      	cmp	r3, #8
 80057c4:	d122      	bne.n	800580c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f003 0308 	and.w	r3, r3, #8
 80057d0:	2b08      	cmp	r3, #8
 80057d2:	d11b      	bne.n	800580c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f06f 0208 	mvn.w	r2, #8
 80057dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2204      	movs	r2, #4
 80057e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	69db      	ldr	r3, [r3, #28]
 80057ea:	f003 0303 	and.w	r3, r3, #3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d003      	beq.n	80057fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f8b1 	bl	800595a <HAL_TIM_IC_CaptureCallback>
 80057f8:	e005      	b.n	8005806 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f8a3 	bl	8005946 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 f8b4 	bl	800596e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	f003 0310 	and.w	r3, r3, #16
 8005816:	2b10      	cmp	r3, #16
 8005818:	d122      	bne.n	8005860 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f003 0310 	and.w	r3, r3, #16
 8005824:	2b10      	cmp	r3, #16
 8005826:	d11b      	bne.n	8005860 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f06f 0210 	mvn.w	r2, #16
 8005830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2208      	movs	r2, #8
 8005836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	69db      	ldr	r3, [r3, #28]
 800583e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005842:	2b00      	cmp	r3, #0
 8005844:	d003      	beq.n	800584e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 f887 	bl	800595a <HAL_TIM_IC_CaptureCallback>
 800584c:	e005      	b.n	800585a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 f879 	bl	8005946 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 f88a 	bl	800596e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b01      	cmp	r3, #1
 800586c:	d10e      	bne.n	800588c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	f003 0301 	and.w	r3, r3, #1
 8005878:	2b01      	cmp	r3, #1
 800587a:	d107      	bne.n	800588c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0201 	mvn.w	r2, #1
 8005884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7fb ff60 	bl	800174c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005896:	2b80      	cmp	r3, #128	; 0x80
 8005898:	d10e      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058a4:	2b80      	cmp	r3, #128	; 0x80
 80058a6:	d107      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 f9ce 	bl	8005c54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058c6:	d10e      	bne.n	80058e6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058d2:	2b80      	cmp	r3, #128	; 0x80
 80058d4:	d107      	bne.n	80058e6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80058de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f9c1 	bl	8005c68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f0:	2b40      	cmp	r3, #64	; 0x40
 80058f2:	d10e      	bne.n	8005912 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058fe:	2b40      	cmp	r3, #64	; 0x40
 8005900:	d107      	bne.n	8005912 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800590a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f000 f838 	bl	8005982 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	f003 0320 	and.w	r3, r3, #32
 800591c:	2b20      	cmp	r3, #32
 800591e:	d10e      	bne.n	800593e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f003 0320 	and.w	r3, r3, #32
 800592a:	2b20      	cmp	r3, #32
 800592c:	d107      	bne.n	800593e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f06f 0220 	mvn.w	r2, #32
 8005936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f000 f981 	bl	8005c40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800593e:	bf00      	nop
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}

08005946 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005946:	b480      	push	{r7}
 8005948:	b083      	sub	sp, #12
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800594e:	bf00      	nop
 8005950:	370c      	adds	r7, #12
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr

0800595a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800595a:	b480      	push	{r7}
 800595c:	b083      	sub	sp, #12
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005962:	bf00      	nop
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800596e:	b480      	push	{r7}
 8005970:	b083      	sub	sp, #12
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005976:	bf00      	nop
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr

08005982 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005982:	b480      	push	{r7}
 8005984:	b083      	sub	sp, #12
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
	...

08005998 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005998:	b480      	push	{r7}
 800599a:	b085      	sub	sp, #20
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a40      	ldr	r2, [pc, #256]	; (8005aac <TIM_Base_SetConfig+0x114>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d013      	beq.n	80059d8 <TIM_Base_SetConfig+0x40>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059b6:	d00f      	beq.n	80059d8 <TIM_Base_SetConfig+0x40>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a3d      	ldr	r2, [pc, #244]	; (8005ab0 <TIM_Base_SetConfig+0x118>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00b      	beq.n	80059d8 <TIM_Base_SetConfig+0x40>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a3c      	ldr	r2, [pc, #240]	; (8005ab4 <TIM_Base_SetConfig+0x11c>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d007      	beq.n	80059d8 <TIM_Base_SetConfig+0x40>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a3b      	ldr	r2, [pc, #236]	; (8005ab8 <TIM_Base_SetConfig+0x120>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d003      	beq.n	80059d8 <TIM_Base_SetConfig+0x40>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a3a      	ldr	r2, [pc, #232]	; (8005abc <TIM_Base_SetConfig+0x124>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d108      	bne.n	80059ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a2f      	ldr	r2, [pc, #188]	; (8005aac <TIM_Base_SetConfig+0x114>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d02b      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059f8:	d027      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a2c      	ldr	r2, [pc, #176]	; (8005ab0 <TIM_Base_SetConfig+0x118>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d023      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a2b      	ldr	r2, [pc, #172]	; (8005ab4 <TIM_Base_SetConfig+0x11c>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d01f      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a2a      	ldr	r2, [pc, #168]	; (8005ab8 <TIM_Base_SetConfig+0x120>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d01b      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a29      	ldr	r2, [pc, #164]	; (8005abc <TIM_Base_SetConfig+0x124>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d017      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a28      	ldr	r2, [pc, #160]	; (8005ac0 <TIM_Base_SetConfig+0x128>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d013      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a27      	ldr	r2, [pc, #156]	; (8005ac4 <TIM_Base_SetConfig+0x12c>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d00f      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a26      	ldr	r2, [pc, #152]	; (8005ac8 <TIM_Base_SetConfig+0x130>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00b      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a25      	ldr	r2, [pc, #148]	; (8005acc <TIM_Base_SetConfig+0x134>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d007      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a24      	ldr	r2, [pc, #144]	; (8005ad0 <TIM_Base_SetConfig+0x138>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d003      	beq.n	8005a4a <TIM_Base_SetConfig+0xb2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a23      	ldr	r2, [pc, #140]	; (8005ad4 <TIM_Base_SetConfig+0x13c>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d108      	bne.n	8005a5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	689a      	ldr	r2, [r3, #8]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a0a      	ldr	r2, [pc, #40]	; (8005aac <TIM_Base_SetConfig+0x114>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d003      	beq.n	8005a90 <TIM_Base_SetConfig+0xf8>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a0c      	ldr	r2, [pc, #48]	; (8005abc <TIM_Base_SetConfig+0x124>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d103      	bne.n	8005a98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	691a      	ldr	r2, [r3, #16]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	615a      	str	r2, [r3, #20]
}
 8005a9e:	bf00      	nop
 8005aa0:	3714      	adds	r7, #20
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	40010000 	.word	0x40010000
 8005ab0:	40000400 	.word	0x40000400
 8005ab4:	40000800 	.word	0x40000800
 8005ab8:	40000c00 	.word	0x40000c00
 8005abc:	40010400 	.word	0x40010400
 8005ac0:	40014000 	.word	0x40014000
 8005ac4:	40014400 	.word	0x40014400
 8005ac8:	40014800 	.word	0x40014800
 8005acc:	40001800 	.word	0x40001800
 8005ad0:	40001c00 	.word	0x40001c00
 8005ad4:	40002000 	.word	0x40002000

08005ad8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b087      	sub	sp, #28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f003 031f 	and.w	r3, r3, #31
 8005aea:	2201      	movs	r2, #1
 8005aec:	fa02 f303 	lsl.w	r3, r2, r3
 8005af0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6a1a      	ldr	r2, [r3, #32]
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	43db      	mvns	r3, r3
 8005afa:	401a      	ands	r2, r3
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6a1a      	ldr	r2, [r3, #32]
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	f003 031f 	and.w	r3, r3, #31
 8005b0a:	6879      	ldr	r1, [r7, #4]
 8005b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b10:	431a      	orrs	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	621a      	str	r2, [r3, #32]
}
 8005b16:	bf00      	nop
 8005b18:	371c      	adds	r7, #28
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
	...

08005b24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d101      	bne.n	8005b3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	e06d      	b.n	8005c18 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2202      	movs	r2, #2
 8005b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a30      	ldr	r2, [pc, #192]	; (8005c24 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d004      	beq.n	8005b70 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a2f      	ldr	r2, [pc, #188]	; (8005c28 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d108      	bne.n	8005b82 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b76:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b88:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a20      	ldr	r2, [pc, #128]	; (8005c24 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d022      	beq.n	8005bec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bae:	d01d      	beq.n	8005bec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a1d      	ldr	r2, [pc, #116]	; (8005c2c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d018      	beq.n	8005bec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a1c      	ldr	r2, [pc, #112]	; (8005c30 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d013      	beq.n	8005bec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a1a      	ldr	r2, [pc, #104]	; (8005c34 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d00e      	beq.n	8005bec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a15      	ldr	r2, [pc, #84]	; (8005c28 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d009      	beq.n	8005bec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a16      	ldr	r2, [pc, #88]	; (8005c38 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d004      	beq.n	8005bec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a15      	ldr	r2, [pc, #84]	; (8005c3c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d10c      	bne.n	8005c06 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bf2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	68ba      	ldr	r2, [r7, #8]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3714      	adds	r7, #20
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	40010000 	.word	0x40010000
 8005c28:	40010400 	.word	0x40010400
 8005c2c:	40000400 	.word	0x40000400
 8005c30:	40000800 	.word	0x40000800
 8005c34:	40000c00 	.word	0x40000c00
 8005c38:	40014000 	.word	0x40014000
 8005c3c:	40001800 	.word	0x40001800

08005c40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c5c:	bf00      	nop
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr

08005c68 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c70:	bf00      	nop
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e040      	b.n	8005d10 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d106      	bne.n	8005ca4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7fc fcaa 	bl	80025f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2224      	movs	r2, #36	; 0x24
 8005ca8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f022 0201 	bic.w	r2, r2, #1
 8005cb8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 fc18 	bl	80064f0 <UART_SetConfig>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d101      	bne.n	8005cca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e022      	b.n	8005d10 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 fe70 	bl	80069b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ce6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	689a      	ldr	r2, [r3, #8]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005cf6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f042 0201 	orr.w	r2, r2, #1
 8005d06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f000 fef7 	bl	8006afc <UART_CheckIdleState>
 8005d0e:	4603      	mov	r3, r0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3708      	adds	r7, #8
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b08a      	sub	sp, #40	; 0x28
 8005d1c:	af02      	add	r7, sp, #8
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	603b      	str	r3, [r7, #0]
 8005d24:	4613      	mov	r3, r2
 8005d26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d2c:	2b20      	cmp	r3, #32
 8005d2e:	f040 8081 	bne.w	8005e34 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d002      	beq.n	8005d3e <HAL_UART_Transmit+0x26>
 8005d38:	88fb      	ldrh	r3, [r7, #6]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d101      	bne.n	8005d42 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e079      	b.n	8005e36 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d101      	bne.n	8005d50 <HAL_UART_Transmit+0x38>
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	e072      	b.n	8005e36 <HAL_UART_Transmit+0x11e>
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2221      	movs	r2, #33	; 0x21
 8005d64:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d66:	f7fc fd97 	bl	8002898 <HAL_GetTick>
 8005d6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	88fa      	ldrh	r2, [r7, #6]
 8005d70:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	88fa      	ldrh	r2, [r7, #6]
 8005d78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d84:	d108      	bne.n	8005d98 <HAL_UART_Transmit+0x80>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	691b      	ldr	r3, [r3, #16]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d104      	bne.n	8005d98 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	61bb      	str	r3, [r7, #24]
 8005d96:	e003      	b.n	8005da0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005da8:	e02c      	b.n	8005e04 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	9300      	str	r3, [sp, #0]
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	2200      	movs	r2, #0
 8005db2:	2180      	movs	r1, #128	; 0x80
 8005db4:	68f8      	ldr	r0, [r7, #12]
 8005db6:	f000 feea 	bl	8006b8e <UART_WaitOnFlagUntilTimeout>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d001      	beq.n	8005dc4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e038      	b.n	8005e36 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d10b      	bne.n	8005de2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	881b      	ldrh	r3, [r3, #0]
 8005dce:	461a      	mov	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005dd8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	3302      	adds	r3, #2
 8005dde:	61bb      	str	r3, [r7, #24]
 8005de0:	e007      	b.n	8005df2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	781a      	ldrb	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	3301      	adds	r3, #1
 8005df0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d1cc      	bne.n	8005daa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	2200      	movs	r2, #0
 8005e18:	2140      	movs	r1, #64	; 0x40
 8005e1a:	68f8      	ldr	r0, [r7, #12]
 8005e1c:	f000 feb7 	bl	8006b8e <UART_WaitOnFlagUntilTimeout>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d001      	beq.n	8005e2a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e005      	b.n	8005e36 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005e30:	2300      	movs	r3, #0
 8005e32:	e000      	b.n	8005e36 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005e34:	2302      	movs	r3, #2
  }
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3720      	adds	r7, #32
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b08a      	sub	sp, #40	; 0x28
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	60f8      	str	r0, [r7, #12]
 8005e46:	60b9      	str	r1, [r7, #8]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e50:	2b20      	cmp	r3, #32
 8005e52:	d13d      	bne.n	8005ed0 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d002      	beq.n	8005e60 <HAL_UART_Receive_IT+0x22>
 8005e5a:	88fb      	ldrh	r3, [r7, #6]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d101      	bne.n	8005e64 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e036      	b.n	8005ed2 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d101      	bne.n	8005e72 <HAL_UART_Receive_IT+0x34>
 8005e6e:	2302      	movs	r3, #2
 8005e70:	e02f      	b.n	8005ed2 <HAL_UART_Receive_IT+0x94>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d018      	beq.n	8005ec0 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	e853 3f00 	ldrex	r3, [r3]
 8005e9a:	613b      	str	r3, [r7, #16]
   return(result);
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005ea2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eac:	623b      	str	r3, [r7, #32]
 8005eae:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb0:	69f9      	ldr	r1, [r7, #28]
 8005eb2:	6a3a      	ldr	r2, [r7, #32]
 8005eb4:	e841 2300 	strex	r3, r2, [r1]
 8005eb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1e6      	bne.n	8005e8e <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005ec0:	88fb      	ldrh	r3, [r7, #6]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	68b9      	ldr	r1, [r7, #8]
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 ff26 	bl	8006d18 <UART_Start_Receive_IT>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	e000      	b.n	8005ed2 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ed0:	2302      	movs	r3, #2
  }
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3728      	adds	r7, #40	; 0x28
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
	...

08005edc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b0ba      	sub	sp, #232	; 0xe8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005f02:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005f06:	f640 030f 	movw	r3, #2063	; 0x80f
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005f10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d115      	bne.n	8005f44 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f1c:	f003 0320 	and.w	r3, r3, #32
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00f      	beq.n	8005f44 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f28:	f003 0320 	and.w	r3, r3, #32
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d009      	beq.n	8005f44 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	f000 82a4 	beq.w	8006482 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	4798      	blx	r3
      }
      return;
 8005f42:	e29e      	b.n	8006482 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005f44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f000 8117 	beq.w	800617c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d106      	bne.n	8005f68 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005f5a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005f5e:	4b85      	ldr	r3, [pc, #532]	; (8006174 <HAL_UART_IRQHandler+0x298>)
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f000 810a 	beq.w	800617c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d011      	beq.n	8005f98 <HAL_UART_IRQHandler+0xbc>
 8005f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00b      	beq.n	8005f98 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2201      	movs	r2, #1
 8005f86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f8e:	f043 0201 	orr.w	r2, r3, #1
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f9c:	f003 0302 	and.w	r3, r3, #2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d011      	beq.n	8005fc8 <HAL_UART_IRQHandler+0xec>
 8005fa4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fa8:	f003 0301 	and.w	r3, r3, #1
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00b      	beq.n	8005fc8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2202      	movs	r2, #2
 8005fb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fbe:	f043 0204 	orr.w	r2, r3, #4
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fcc:	f003 0304 	and.w	r3, r3, #4
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d011      	beq.n	8005ff8 <HAL_UART_IRQHandler+0x11c>
 8005fd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d00b      	beq.n	8005ff8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2204      	movs	r2, #4
 8005fe6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fee:	f043 0202 	orr.w	r2, r3, #2
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ffc:	f003 0308 	and.w	r3, r3, #8
 8006000:	2b00      	cmp	r3, #0
 8006002:	d017      	beq.n	8006034 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006008:	f003 0320 	and.w	r3, r3, #32
 800600c:	2b00      	cmp	r3, #0
 800600e:	d105      	bne.n	800601c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006010:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006014:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00b      	beq.n	8006034 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2208      	movs	r2, #8
 8006022:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800602a:	f043 0208 	orr.w	r2, r3, #8
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006038:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800603c:	2b00      	cmp	r3, #0
 800603e:	d012      	beq.n	8006066 <HAL_UART_IRQHandler+0x18a>
 8006040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006044:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006048:	2b00      	cmp	r3, #0
 800604a:	d00c      	beq.n	8006066 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006054:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800605c:	f043 0220 	orr.w	r2, r3, #32
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 820a 	beq.w	8006486 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006076:	f003 0320 	and.w	r3, r3, #32
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00d      	beq.n	800609a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800607e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006082:	f003 0320 	and.w	r3, r3, #32
 8006086:	2b00      	cmp	r3, #0
 8006088:	d007      	beq.n	800609a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800608e:	2b00      	cmp	r3, #0
 8006090:	d003      	beq.n	800609a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060a0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ae:	2b40      	cmp	r3, #64	; 0x40
 80060b0:	d005      	beq.n	80060be <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80060b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80060b6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d04f      	beq.n	800615e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 fef4 	bl	8006eac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ce:	2b40      	cmp	r3, #64	; 0x40
 80060d0:	d141      	bne.n	8006156 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	3308      	adds	r3, #8
 80060d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060e0:	e853 3f00 	ldrex	r3, [r3]
 80060e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80060e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80060ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3308      	adds	r3, #8
 80060fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80060fe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006102:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006106:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800610a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800610e:	e841 2300 	strex	r3, r2, [r1]
 8006112:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006116:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1d9      	bne.n	80060d2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006122:	2b00      	cmp	r3, #0
 8006124:	d013      	beq.n	800614e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800612a:	4a13      	ldr	r2, [pc, #76]	; (8006178 <HAL_UART_IRQHandler+0x29c>)
 800612c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006132:	4618      	mov	r0, r3
 8006134:	f7fd fbcf 	bl	80038d6 <HAL_DMA_Abort_IT>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d017      	beq.n	800616e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006142:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006144:	687a      	ldr	r2, [r7, #4]
 8006146:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006148:	4610      	mov	r0, r2
 800614a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800614c:	e00f      	b.n	800616e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f9ae 	bl	80064b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006154:	e00b      	b.n	800616e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f9aa 	bl	80064b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800615c:	e007      	b.n	800616e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 f9a6 	bl	80064b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800616c:	e18b      	b.n	8006486 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800616e:	bf00      	nop
    return;
 8006170:	e189      	b.n	8006486 <HAL_UART_IRQHandler+0x5aa>
 8006172:	bf00      	nop
 8006174:	04000120 	.word	0x04000120
 8006178:	08006f73 	.word	0x08006f73

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006180:	2b01      	cmp	r3, #1
 8006182:	f040 8144 	bne.w	800640e <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800618a:	f003 0310 	and.w	r3, r3, #16
 800618e:	2b00      	cmp	r3, #0
 8006190:	f000 813d 	beq.w	800640e <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006198:	f003 0310 	and.w	r3, r3, #16
 800619c:	2b00      	cmp	r3, #0
 800619e:	f000 8136 	beq.w	800640e <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2210      	movs	r2, #16
 80061a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b4:	2b40      	cmp	r3, #64	; 0x40
 80061b6:	f040 80b2 	bne.w	800631e <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80061c6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 815d 	beq.w	800648a <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80061d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80061da:	429a      	cmp	r2, r3
 80061dc:	f080 8155 	bcs.w	800648a <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80061e6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061ee:	69db      	ldr	r3, [r3, #28]
 80061f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061f4:	f000 8085 	beq.w	8006302 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006200:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006204:	e853 3f00 	ldrex	r3, [r3]
 8006208:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800620c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006210:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006214:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	461a      	mov	r2, r3
 800621e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006222:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006226:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800622a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800622e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006232:	e841 2300 	strex	r3, r2, [r1]
 8006236:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800623a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1da      	bne.n	80061f8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	3308      	adds	r3, #8
 8006248:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800624c:	e853 3f00 	ldrex	r3, [r3]
 8006250:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006252:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006254:	f023 0301 	bic.w	r3, r3, #1
 8006258:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	3308      	adds	r3, #8
 8006262:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006266:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800626a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800626e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006272:	e841 2300 	strex	r3, r2, [r1]
 8006276:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006278:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800627a:	2b00      	cmp	r3, #0
 800627c:	d1e1      	bne.n	8006242 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	3308      	adds	r3, #8
 8006284:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006286:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006288:	e853 3f00 	ldrex	r3, [r3]
 800628c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800628e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006290:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006294:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	3308      	adds	r3, #8
 800629e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80062a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80062a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80062a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80062aa:	e841 2300 	strex	r3, r2, [r1]
 80062ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80062b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1e3      	bne.n	800627e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2220      	movs	r2, #32
 80062ba:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062ca:	e853 3f00 	ldrex	r3, [r3]
 80062ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80062d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062d2:	f023 0310 	bic.w	r3, r3, #16
 80062d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	461a      	mov	r2, r3
 80062e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80062e4:	65bb      	str	r3, [r7, #88]	; 0x58
 80062e6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80062ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062ec:	e841 2300 	strex	r3, r2, [r1]
 80062f0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80062f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d1e4      	bne.n	80062c2 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062fc:	4618      	mov	r0, r3
 80062fe:	f7fd fa7a 	bl	80037f6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800630e:	b29b      	uxth	r3, r3
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	b29b      	uxth	r3, r3
 8006314:	4619      	mov	r1, r3
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 f8d4 	bl	80064c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800631c:	e0b5      	b.n	800648a <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800632a:	b29b      	uxth	r3, r3
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006338:	b29b      	uxth	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	f000 80a7 	beq.w	800648e <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8006340:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006344:	2b00      	cmp	r3, #0
 8006346:	f000 80a2 	beq.w	800648e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006352:	e853 3f00 	ldrex	r3, [r3]
 8006356:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800635a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800635e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	461a      	mov	r2, r3
 8006368:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800636c:	647b      	str	r3, [r7, #68]	; 0x44
 800636e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006370:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006372:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006374:	e841 2300 	strex	r3, r2, [r1]
 8006378:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800637a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800637c:	2b00      	cmp	r3, #0
 800637e:	d1e4      	bne.n	800634a <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	3308      	adds	r3, #8
 8006386:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800638a:	e853 3f00 	ldrex	r3, [r3]
 800638e:	623b      	str	r3, [r7, #32]
   return(result);
 8006390:	6a3b      	ldr	r3, [r7, #32]
 8006392:	f023 0301 	bic.w	r3, r3, #1
 8006396:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3308      	adds	r3, #8
 80063a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80063a4:	633a      	str	r2, [r7, #48]	; 0x30
 80063a6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063ac:	e841 2300 	strex	r3, r2, [r1]
 80063b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80063b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d1e3      	bne.n	8006380 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2220      	movs	r2, #32
 80063bc:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	e853 3f00 	ldrex	r3, [r3]
 80063d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f023 0310 	bic.w	r3, r3, #16
 80063de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	461a      	mov	r2, r3
 80063e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80063ec:	61fb      	str	r3, [r7, #28]
 80063ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f0:	69b9      	ldr	r1, [r7, #24]
 80063f2:	69fa      	ldr	r2, [r7, #28]
 80063f4:	e841 2300 	strex	r3, r2, [r1]
 80063f8:	617b      	str	r3, [r7, #20]
   return(result);
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1e4      	bne.n	80063ca <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006400:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006404:	4619      	mov	r1, r3
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f85c 	bl	80064c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800640c:	e03f      	b.n	800648e <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800640e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006412:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00e      	beq.n	8006438 <HAL_UART_IRQHandler+0x55c>
 800641a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800641e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d008      	beq.n	8006438 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800642e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 f853 	bl	80064dc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006436:	e02d      	b.n	8006494 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800643c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00e      	beq.n	8006462 <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800644c:	2b00      	cmp	r3, #0
 800644e:	d008      	beq.n	8006462 <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006454:	2b00      	cmp	r3, #0
 8006456:	d01c      	beq.n	8006492 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	4798      	blx	r3
    }
    return;
 8006460:	e017      	b.n	8006492 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800646a:	2b00      	cmp	r3, #0
 800646c:	d012      	beq.n	8006494 <HAL_UART_IRQHandler+0x5b8>
 800646e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00c      	beq.n	8006494 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 fd8f 	bl	8006f9e <UART_EndTransmit_IT>
    return;
 8006480:	e008      	b.n	8006494 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006482:	bf00      	nop
 8006484:	e006      	b.n	8006494 <HAL_UART_IRQHandler+0x5b8>
    return;
 8006486:	bf00      	nop
 8006488:	e004      	b.n	8006494 <HAL_UART_IRQHandler+0x5b8>
      return;
 800648a:	bf00      	nop
 800648c:	e002      	b.n	8006494 <HAL_UART_IRQHandler+0x5b8>
      return;
 800648e:	bf00      	nop
 8006490:	e000      	b.n	8006494 <HAL_UART_IRQHandler+0x5b8>
    return;
 8006492:	bf00      	nop
  }

}
 8006494:	37e8      	adds	r7, #232	; 0xe8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop

0800649c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	460b      	mov	r3, r1
 80064ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80064d0:	bf00      	nop
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b088      	sub	sp, #32
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80064f8:	2300      	movs	r3, #0
 80064fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689a      	ldr	r2, [r3, #8]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	431a      	orrs	r2, r3
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	431a      	orrs	r2, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	69db      	ldr	r3, [r3, #28]
 8006510:	4313      	orrs	r3, r2
 8006512:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	4ba6      	ldr	r3, [pc, #664]	; (80067b4 <UART_SetConfig+0x2c4>)
 800651c:	4013      	ands	r3, r2
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	6812      	ldr	r2, [r2, #0]
 8006522:	6979      	ldr	r1, [r7, #20]
 8006524:	430b      	orrs	r3, r1
 8006526:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68da      	ldr	r2, [r3, #12]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	430a      	orrs	r2, r1
 800653c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6a1b      	ldr	r3, [r3, #32]
 8006548:	697a      	ldr	r2, [r7, #20]
 800654a:	4313      	orrs	r3, r2
 800654c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	697a      	ldr	r2, [r7, #20]
 800655e:	430a      	orrs	r2, r1
 8006560:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a94      	ldr	r2, [pc, #592]	; (80067b8 <UART_SetConfig+0x2c8>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d120      	bne.n	80065ae <UART_SetConfig+0xbe>
 800656c:	4b93      	ldr	r3, [pc, #588]	; (80067bc <UART_SetConfig+0x2cc>)
 800656e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006572:	f003 0303 	and.w	r3, r3, #3
 8006576:	2b03      	cmp	r3, #3
 8006578:	d816      	bhi.n	80065a8 <UART_SetConfig+0xb8>
 800657a:	a201      	add	r2, pc, #4	; (adr r2, 8006580 <UART_SetConfig+0x90>)
 800657c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006580:	08006591 	.word	0x08006591
 8006584:	0800659d 	.word	0x0800659d
 8006588:	08006597 	.word	0x08006597
 800658c:	080065a3 	.word	0x080065a3
 8006590:	2301      	movs	r3, #1
 8006592:	77fb      	strb	r3, [r7, #31]
 8006594:	e150      	b.n	8006838 <UART_SetConfig+0x348>
 8006596:	2302      	movs	r3, #2
 8006598:	77fb      	strb	r3, [r7, #31]
 800659a:	e14d      	b.n	8006838 <UART_SetConfig+0x348>
 800659c:	2304      	movs	r3, #4
 800659e:	77fb      	strb	r3, [r7, #31]
 80065a0:	e14a      	b.n	8006838 <UART_SetConfig+0x348>
 80065a2:	2308      	movs	r3, #8
 80065a4:	77fb      	strb	r3, [r7, #31]
 80065a6:	e147      	b.n	8006838 <UART_SetConfig+0x348>
 80065a8:	2310      	movs	r3, #16
 80065aa:	77fb      	strb	r3, [r7, #31]
 80065ac:	e144      	b.n	8006838 <UART_SetConfig+0x348>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a83      	ldr	r2, [pc, #524]	; (80067c0 <UART_SetConfig+0x2d0>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d132      	bne.n	800661e <UART_SetConfig+0x12e>
 80065b8:	4b80      	ldr	r3, [pc, #512]	; (80067bc <UART_SetConfig+0x2cc>)
 80065ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065be:	f003 030c 	and.w	r3, r3, #12
 80065c2:	2b0c      	cmp	r3, #12
 80065c4:	d828      	bhi.n	8006618 <UART_SetConfig+0x128>
 80065c6:	a201      	add	r2, pc, #4	; (adr r2, 80065cc <UART_SetConfig+0xdc>)
 80065c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065cc:	08006601 	.word	0x08006601
 80065d0:	08006619 	.word	0x08006619
 80065d4:	08006619 	.word	0x08006619
 80065d8:	08006619 	.word	0x08006619
 80065dc:	0800660d 	.word	0x0800660d
 80065e0:	08006619 	.word	0x08006619
 80065e4:	08006619 	.word	0x08006619
 80065e8:	08006619 	.word	0x08006619
 80065ec:	08006607 	.word	0x08006607
 80065f0:	08006619 	.word	0x08006619
 80065f4:	08006619 	.word	0x08006619
 80065f8:	08006619 	.word	0x08006619
 80065fc:	08006613 	.word	0x08006613
 8006600:	2300      	movs	r3, #0
 8006602:	77fb      	strb	r3, [r7, #31]
 8006604:	e118      	b.n	8006838 <UART_SetConfig+0x348>
 8006606:	2302      	movs	r3, #2
 8006608:	77fb      	strb	r3, [r7, #31]
 800660a:	e115      	b.n	8006838 <UART_SetConfig+0x348>
 800660c:	2304      	movs	r3, #4
 800660e:	77fb      	strb	r3, [r7, #31]
 8006610:	e112      	b.n	8006838 <UART_SetConfig+0x348>
 8006612:	2308      	movs	r3, #8
 8006614:	77fb      	strb	r3, [r7, #31]
 8006616:	e10f      	b.n	8006838 <UART_SetConfig+0x348>
 8006618:	2310      	movs	r3, #16
 800661a:	77fb      	strb	r3, [r7, #31]
 800661c:	e10c      	b.n	8006838 <UART_SetConfig+0x348>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a68      	ldr	r2, [pc, #416]	; (80067c4 <UART_SetConfig+0x2d4>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d120      	bne.n	800666a <UART_SetConfig+0x17a>
 8006628:	4b64      	ldr	r3, [pc, #400]	; (80067bc <UART_SetConfig+0x2cc>)
 800662a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800662e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006632:	2b30      	cmp	r3, #48	; 0x30
 8006634:	d013      	beq.n	800665e <UART_SetConfig+0x16e>
 8006636:	2b30      	cmp	r3, #48	; 0x30
 8006638:	d814      	bhi.n	8006664 <UART_SetConfig+0x174>
 800663a:	2b20      	cmp	r3, #32
 800663c:	d009      	beq.n	8006652 <UART_SetConfig+0x162>
 800663e:	2b20      	cmp	r3, #32
 8006640:	d810      	bhi.n	8006664 <UART_SetConfig+0x174>
 8006642:	2b00      	cmp	r3, #0
 8006644:	d002      	beq.n	800664c <UART_SetConfig+0x15c>
 8006646:	2b10      	cmp	r3, #16
 8006648:	d006      	beq.n	8006658 <UART_SetConfig+0x168>
 800664a:	e00b      	b.n	8006664 <UART_SetConfig+0x174>
 800664c:	2300      	movs	r3, #0
 800664e:	77fb      	strb	r3, [r7, #31]
 8006650:	e0f2      	b.n	8006838 <UART_SetConfig+0x348>
 8006652:	2302      	movs	r3, #2
 8006654:	77fb      	strb	r3, [r7, #31]
 8006656:	e0ef      	b.n	8006838 <UART_SetConfig+0x348>
 8006658:	2304      	movs	r3, #4
 800665a:	77fb      	strb	r3, [r7, #31]
 800665c:	e0ec      	b.n	8006838 <UART_SetConfig+0x348>
 800665e:	2308      	movs	r3, #8
 8006660:	77fb      	strb	r3, [r7, #31]
 8006662:	e0e9      	b.n	8006838 <UART_SetConfig+0x348>
 8006664:	2310      	movs	r3, #16
 8006666:	77fb      	strb	r3, [r7, #31]
 8006668:	e0e6      	b.n	8006838 <UART_SetConfig+0x348>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a56      	ldr	r2, [pc, #344]	; (80067c8 <UART_SetConfig+0x2d8>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d120      	bne.n	80066b6 <UART_SetConfig+0x1c6>
 8006674:	4b51      	ldr	r3, [pc, #324]	; (80067bc <UART_SetConfig+0x2cc>)
 8006676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800667a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800667e:	2bc0      	cmp	r3, #192	; 0xc0
 8006680:	d013      	beq.n	80066aa <UART_SetConfig+0x1ba>
 8006682:	2bc0      	cmp	r3, #192	; 0xc0
 8006684:	d814      	bhi.n	80066b0 <UART_SetConfig+0x1c0>
 8006686:	2b80      	cmp	r3, #128	; 0x80
 8006688:	d009      	beq.n	800669e <UART_SetConfig+0x1ae>
 800668a:	2b80      	cmp	r3, #128	; 0x80
 800668c:	d810      	bhi.n	80066b0 <UART_SetConfig+0x1c0>
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <UART_SetConfig+0x1a8>
 8006692:	2b40      	cmp	r3, #64	; 0x40
 8006694:	d006      	beq.n	80066a4 <UART_SetConfig+0x1b4>
 8006696:	e00b      	b.n	80066b0 <UART_SetConfig+0x1c0>
 8006698:	2300      	movs	r3, #0
 800669a:	77fb      	strb	r3, [r7, #31]
 800669c:	e0cc      	b.n	8006838 <UART_SetConfig+0x348>
 800669e:	2302      	movs	r3, #2
 80066a0:	77fb      	strb	r3, [r7, #31]
 80066a2:	e0c9      	b.n	8006838 <UART_SetConfig+0x348>
 80066a4:	2304      	movs	r3, #4
 80066a6:	77fb      	strb	r3, [r7, #31]
 80066a8:	e0c6      	b.n	8006838 <UART_SetConfig+0x348>
 80066aa:	2308      	movs	r3, #8
 80066ac:	77fb      	strb	r3, [r7, #31]
 80066ae:	e0c3      	b.n	8006838 <UART_SetConfig+0x348>
 80066b0:	2310      	movs	r3, #16
 80066b2:	77fb      	strb	r3, [r7, #31]
 80066b4:	e0c0      	b.n	8006838 <UART_SetConfig+0x348>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a44      	ldr	r2, [pc, #272]	; (80067cc <UART_SetConfig+0x2dc>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d125      	bne.n	800670c <UART_SetConfig+0x21c>
 80066c0:	4b3e      	ldr	r3, [pc, #248]	; (80067bc <UART_SetConfig+0x2cc>)
 80066c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066ce:	d017      	beq.n	8006700 <UART_SetConfig+0x210>
 80066d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066d4:	d817      	bhi.n	8006706 <UART_SetConfig+0x216>
 80066d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066da:	d00b      	beq.n	80066f4 <UART_SetConfig+0x204>
 80066dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066e0:	d811      	bhi.n	8006706 <UART_SetConfig+0x216>
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d003      	beq.n	80066ee <UART_SetConfig+0x1fe>
 80066e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066ea:	d006      	beq.n	80066fa <UART_SetConfig+0x20a>
 80066ec:	e00b      	b.n	8006706 <UART_SetConfig+0x216>
 80066ee:	2300      	movs	r3, #0
 80066f0:	77fb      	strb	r3, [r7, #31]
 80066f2:	e0a1      	b.n	8006838 <UART_SetConfig+0x348>
 80066f4:	2302      	movs	r3, #2
 80066f6:	77fb      	strb	r3, [r7, #31]
 80066f8:	e09e      	b.n	8006838 <UART_SetConfig+0x348>
 80066fa:	2304      	movs	r3, #4
 80066fc:	77fb      	strb	r3, [r7, #31]
 80066fe:	e09b      	b.n	8006838 <UART_SetConfig+0x348>
 8006700:	2308      	movs	r3, #8
 8006702:	77fb      	strb	r3, [r7, #31]
 8006704:	e098      	b.n	8006838 <UART_SetConfig+0x348>
 8006706:	2310      	movs	r3, #16
 8006708:	77fb      	strb	r3, [r7, #31]
 800670a:	e095      	b.n	8006838 <UART_SetConfig+0x348>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a2f      	ldr	r2, [pc, #188]	; (80067d0 <UART_SetConfig+0x2e0>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d125      	bne.n	8006762 <UART_SetConfig+0x272>
 8006716:	4b29      	ldr	r3, [pc, #164]	; (80067bc <UART_SetConfig+0x2cc>)
 8006718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800671c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006720:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006724:	d017      	beq.n	8006756 <UART_SetConfig+0x266>
 8006726:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800672a:	d817      	bhi.n	800675c <UART_SetConfig+0x26c>
 800672c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006730:	d00b      	beq.n	800674a <UART_SetConfig+0x25a>
 8006732:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006736:	d811      	bhi.n	800675c <UART_SetConfig+0x26c>
 8006738:	2b00      	cmp	r3, #0
 800673a:	d003      	beq.n	8006744 <UART_SetConfig+0x254>
 800673c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006740:	d006      	beq.n	8006750 <UART_SetConfig+0x260>
 8006742:	e00b      	b.n	800675c <UART_SetConfig+0x26c>
 8006744:	2301      	movs	r3, #1
 8006746:	77fb      	strb	r3, [r7, #31]
 8006748:	e076      	b.n	8006838 <UART_SetConfig+0x348>
 800674a:	2302      	movs	r3, #2
 800674c:	77fb      	strb	r3, [r7, #31]
 800674e:	e073      	b.n	8006838 <UART_SetConfig+0x348>
 8006750:	2304      	movs	r3, #4
 8006752:	77fb      	strb	r3, [r7, #31]
 8006754:	e070      	b.n	8006838 <UART_SetConfig+0x348>
 8006756:	2308      	movs	r3, #8
 8006758:	77fb      	strb	r3, [r7, #31]
 800675a:	e06d      	b.n	8006838 <UART_SetConfig+0x348>
 800675c:	2310      	movs	r3, #16
 800675e:	77fb      	strb	r3, [r7, #31]
 8006760:	e06a      	b.n	8006838 <UART_SetConfig+0x348>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a1b      	ldr	r2, [pc, #108]	; (80067d4 <UART_SetConfig+0x2e4>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d138      	bne.n	80067de <UART_SetConfig+0x2ee>
 800676c:	4b13      	ldr	r3, [pc, #76]	; (80067bc <UART_SetConfig+0x2cc>)
 800676e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006772:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006776:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800677a:	d017      	beq.n	80067ac <UART_SetConfig+0x2bc>
 800677c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006780:	d82a      	bhi.n	80067d8 <UART_SetConfig+0x2e8>
 8006782:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006786:	d00b      	beq.n	80067a0 <UART_SetConfig+0x2b0>
 8006788:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800678c:	d824      	bhi.n	80067d8 <UART_SetConfig+0x2e8>
 800678e:	2b00      	cmp	r3, #0
 8006790:	d003      	beq.n	800679a <UART_SetConfig+0x2aa>
 8006792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006796:	d006      	beq.n	80067a6 <UART_SetConfig+0x2b6>
 8006798:	e01e      	b.n	80067d8 <UART_SetConfig+0x2e8>
 800679a:	2300      	movs	r3, #0
 800679c:	77fb      	strb	r3, [r7, #31]
 800679e:	e04b      	b.n	8006838 <UART_SetConfig+0x348>
 80067a0:	2302      	movs	r3, #2
 80067a2:	77fb      	strb	r3, [r7, #31]
 80067a4:	e048      	b.n	8006838 <UART_SetConfig+0x348>
 80067a6:	2304      	movs	r3, #4
 80067a8:	77fb      	strb	r3, [r7, #31]
 80067aa:	e045      	b.n	8006838 <UART_SetConfig+0x348>
 80067ac:	2308      	movs	r3, #8
 80067ae:	77fb      	strb	r3, [r7, #31]
 80067b0:	e042      	b.n	8006838 <UART_SetConfig+0x348>
 80067b2:	bf00      	nop
 80067b4:	efff69f3 	.word	0xefff69f3
 80067b8:	40011000 	.word	0x40011000
 80067bc:	40023800 	.word	0x40023800
 80067c0:	40004400 	.word	0x40004400
 80067c4:	40004800 	.word	0x40004800
 80067c8:	40004c00 	.word	0x40004c00
 80067cc:	40005000 	.word	0x40005000
 80067d0:	40011400 	.word	0x40011400
 80067d4:	40007800 	.word	0x40007800
 80067d8:	2310      	movs	r3, #16
 80067da:	77fb      	strb	r3, [r7, #31]
 80067dc:	e02c      	b.n	8006838 <UART_SetConfig+0x348>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a72      	ldr	r2, [pc, #456]	; (80069ac <UART_SetConfig+0x4bc>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d125      	bne.n	8006834 <UART_SetConfig+0x344>
 80067e8:	4b71      	ldr	r3, [pc, #452]	; (80069b0 <UART_SetConfig+0x4c0>)
 80067ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80067f2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80067f6:	d017      	beq.n	8006828 <UART_SetConfig+0x338>
 80067f8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80067fc:	d817      	bhi.n	800682e <UART_SetConfig+0x33e>
 80067fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006802:	d00b      	beq.n	800681c <UART_SetConfig+0x32c>
 8006804:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006808:	d811      	bhi.n	800682e <UART_SetConfig+0x33e>
 800680a:	2b00      	cmp	r3, #0
 800680c:	d003      	beq.n	8006816 <UART_SetConfig+0x326>
 800680e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006812:	d006      	beq.n	8006822 <UART_SetConfig+0x332>
 8006814:	e00b      	b.n	800682e <UART_SetConfig+0x33e>
 8006816:	2300      	movs	r3, #0
 8006818:	77fb      	strb	r3, [r7, #31]
 800681a:	e00d      	b.n	8006838 <UART_SetConfig+0x348>
 800681c:	2302      	movs	r3, #2
 800681e:	77fb      	strb	r3, [r7, #31]
 8006820:	e00a      	b.n	8006838 <UART_SetConfig+0x348>
 8006822:	2304      	movs	r3, #4
 8006824:	77fb      	strb	r3, [r7, #31]
 8006826:	e007      	b.n	8006838 <UART_SetConfig+0x348>
 8006828:	2308      	movs	r3, #8
 800682a:	77fb      	strb	r3, [r7, #31]
 800682c:	e004      	b.n	8006838 <UART_SetConfig+0x348>
 800682e:	2310      	movs	r3, #16
 8006830:	77fb      	strb	r3, [r7, #31]
 8006832:	e001      	b.n	8006838 <UART_SetConfig+0x348>
 8006834:	2310      	movs	r3, #16
 8006836:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	69db      	ldr	r3, [r3, #28]
 800683c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006840:	d15b      	bne.n	80068fa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006842:	7ffb      	ldrb	r3, [r7, #31]
 8006844:	2b08      	cmp	r3, #8
 8006846:	d828      	bhi.n	800689a <UART_SetConfig+0x3aa>
 8006848:	a201      	add	r2, pc, #4	; (adr r2, 8006850 <UART_SetConfig+0x360>)
 800684a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684e:	bf00      	nop
 8006850:	08006875 	.word	0x08006875
 8006854:	0800687d 	.word	0x0800687d
 8006858:	08006885 	.word	0x08006885
 800685c:	0800689b 	.word	0x0800689b
 8006860:	0800688b 	.word	0x0800688b
 8006864:	0800689b 	.word	0x0800689b
 8006868:	0800689b 	.word	0x0800689b
 800686c:	0800689b 	.word	0x0800689b
 8006870:	08006893 	.word	0x08006893
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006874:	f7fe f89e 	bl	80049b4 <HAL_RCC_GetPCLK1Freq>
 8006878:	61b8      	str	r0, [r7, #24]
        break;
 800687a:	e013      	b.n	80068a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800687c:	f7fe f8ae 	bl	80049dc <HAL_RCC_GetPCLK2Freq>
 8006880:	61b8      	str	r0, [r7, #24]
        break;
 8006882:	e00f      	b.n	80068a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006884:	4b4b      	ldr	r3, [pc, #300]	; (80069b4 <UART_SetConfig+0x4c4>)
 8006886:	61bb      	str	r3, [r7, #24]
        break;
 8006888:	e00c      	b.n	80068a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800688a:	f7fd ff81 	bl	8004790 <HAL_RCC_GetSysClockFreq>
 800688e:	61b8      	str	r0, [r7, #24]
        break;
 8006890:	e008      	b.n	80068a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006896:	61bb      	str	r3, [r7, #24]
        break;
 8006898:	e004      	b.n	80068a4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800689a:	2300      	movs	r3, #0
 800689c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	77bb      	strb	r3, [r7, #30]
        break;
 80068a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068a4:	69bb      	ldr	r3, [r7, #24]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d074      	beq.n	8006994 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068aa:	69bb      	ldr	r3, [r7, #24]
 80068ac:	005a      	lsls	r2, r3, #1
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	085b      	lsrs	r3, r3, #1
 80068b4:	441a      	add	r2, r3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80068be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	2b0f      	cmp	r3, #15
 80068c4:	d916      	bls.n	80068f4 <UART_SetConfig+0x404>
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068cc:	d212      	bcs.n	80068f4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	f023 030f 	bic.w	r3, r3, #15
 80068d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	085b      	lsrs	r3, r3, #1
 80068dc:	b29b      	uxth	r3, r3
 80068de:	f003 0307 	and.w	r3, r3, #7
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	89fb      	ldrh	r3, [r7, #14]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	89fa      	ldrh	r2, [r7, #14]
 80068f0:	60da      	str	r2, [r3, #12]
 80068f2:	e04f      	b.n	8006994 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	77bb      	strb	r3, [r7, #30]
 80068f8:	e04c      	b.n	8006994 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80068fa:	7ffb      	ldrb	r3, [r7, #31]
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d828      	bhi.n	8006952 <UART_SetConfig+0x462>
 8006900:	a201      	add	r2, pc, #4	; (adr r2, 8006908 <UART_SetConfig+0x418>)
 8006902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006906:	bf00      	nop
 8006908:	0800692d 	.word	0x0800692d
 800690c:	08006935 	.word	0x08006935
 8006910:	0800693d 	.word	0x0800693d
 8006914:	08006953 	.word	0x08006953
 8006918:	08006943 	.word	0x08006943
 800691c:	08006953 	.word	0x08006953
 8006920:	08006953 	.word	0x08006953
 8006924:	08006953 	.word	0x08006953
 8006928:	0800694b 	.word	0x0800694b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800692c:	f7fe f842 	bl	80049b4 <HAL_RCC_GetPCLK1Freq>
 8006930:	61b8      	str	r0, [r7, #24]
        break;
 8006932:	e013      	b.n	800695c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006934:	f7fe f852 	bl	80049dc <HAL_RCC_GetPCLK2Freq>
 8006938:	61b8      	str	r0, [r7, #24]
        break;
 800693a:	e00f      	b.n	800695c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800693c:	4b1d      	ldr	r3, [pc, #116]	; (80069b4 <UART_SetConfig+0x4c4>)
 800693e:	61bb      	str	r3, [r7, #24]
        break;
 8006940:	e00c      	b.n	800695c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006942:	f7fd ff25 	bl	8004790 <HAL_RCC_GetSysClockFreq>
 8006946:	61b8      	str	r0, [r7, #24]
        break;
 8006948:	e008      	b.n	800695c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800694a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800694e:	61bb      	str	r3, [r7, #24]
        break;
 8006950:	e004      	b.n	800695c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006952:	2300      	movs	r3, #0
 8006954:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	77bb      	strb	r3, [r7, #30]
        break;
 800695a:	bf00      	nop
    }

    if (pclk != 0U)
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d018      	beq.n	8006994 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	085a      	lsrs	r2, r3, #1
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	441a      	add	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	fbb2 f3f3 	udiv	r3, r2, r3
 8006974:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	2b0f      	cmp	r3, #15
 800697a:	d909      	bls.n	8006990 <UART_SetConfig+0x4a0>
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006982:	d205      	bcs.n	8006990 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	b29a      	uxth	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	60da      	str	r2, [r3, #12]
 800698e:	e001      	b.n	8006994 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80069a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3720      	adds	r7, #32
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	40007c00 	.word	0x40007c00
 80069b0:	40023800 	.word	0x40023800
 80069b4:	00f42400 	.word	0x00f42400

080069b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069c4:	f003 0301 	and.w	r3, r3, #1
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00a      	beq.n	80069e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	430a      	orrs	r2, r1
 80069e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e6:	f003 0302 	and.w	r3, r3, #2
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00a      	beq.n	8006a04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	430a      	orrs	r2, r1
 8006a02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a08:	f003 0304 	and.w	r3, r3, #4
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00a      	beq.n	8006a26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2a:	f003 0308 	and.w	r3, r3, #8
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00a      	beq.n	8006a48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4c:	f003 0310 	and.w	r3, r3, #16
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d00a      	beq.n	8006a6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	430a      	orrs	r2, r1
 8006a68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6e:	f003 0320 	and.w	r3, r3, #32
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00a      	beq.n	8006a8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	430a      	orrs	r2, r1
 8006a8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d01a      	beq.n	8006ace <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	430a      	orrs	r2, r1
 8006aac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ab6:	d10a      	bne.n	8006ace <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00a      	beq.n	8006af0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	430a      	orrs	r2, r1
 8006aee:	605a      	str	r2, [r3, #4]
  }
}
 8006af0:	bf00      	nop
 8006af2:	370c      	adds	r7, #12
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b086      	sub	sp, #24
 8006b00:	af02      	add	r7, sp, #8
 8006b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b0c:	f7fb fec4 	bl	8002898 <HAL_GetTick>
 8006b10:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 0308 	and.w	r3, r3, #8
 8006b1c:	2b08      	cmp	r3, #8
 8006b1e:	d10e      	bne.n	8006b3e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b24:	9300      	str	r3, [sp, #0]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 f82d 	bl	8006b8e <UART_WaitOnFlagUntilTimeout>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d001      	beq.n	8006b3e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e023      	b.n	8006b86 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0304 	and.w	r3, r3, #4
 8006b48:	2b04      	cmp	r3, #4
 8006b4a:	d10e      	bne.n	8006b6a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b50:	9300      	str	r3, [sp, #0]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f000 f817 	bl	8006b8e <UART_WaitOnFlagUntilTimeout>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d001      	beq.n	8006b6a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b66:	2303      	movs	r3, #3
 8006b68:	e00d      	b.n	8006b86 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2220      	movs	r2, #32
 8006b6e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2220      	movs	r2, #32
 8006b74:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3710      	adds	r7, #16
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b09c      	sub	sp, #112	; 0x70
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	60f8      	str	r0, [r7, #12]
 8006b96:	60b9      	str	r1, [r7, #8]
 8006b98:	603b      	str	r3, [r7, #0]
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b9e:	e0a5      	b.n	8006cec <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ba0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba6:	f000 80a1 	beq.w	8006cec <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006baa:	f7fb fe75 	bl	8002898 <HAL_GetTick>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d302      	bcc.n	8006bc0 <UART_WaitOnFlagUntilTimeout+0x32>
 8006bba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d13e      	bne.n	8006c3e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bc8:	e853 3f00 	ldrex	r3, [r3]
 8006bcc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006bce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bd0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006bd4:	667b      	str	r3, [r7, #100]	; 0x64
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	461a      	mov	r2, r3
 8006bdc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bde:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006be0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006be4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006be6:	e841 2300 	strex	r3, r2, [r1]
 8006bea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006bec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d1e6      	bne.n	8006bc0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	3308      	adds	r3, #8
 8006bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c04:	f023 0301 	bic.w	r3, r3, #1
 8006c08:	663b      	str	r3, [r7, #96]	; 0x60
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	3308      	adds	r3, #8
 8006c10:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006c12:	64ba      	str	r2, [r7, #72]	; 0x48
 8006c14:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c16:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006c18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006c20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1e5      	bne.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2220      	movs	r2, #32
 8006c2a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e067      	b.n	8006d0e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0304 	and.w	r3, r3, #4
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d04f      	beq.n	8006cec <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	69db      	ldr	r3, [r3, #28]
 8006c52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c5a:	d147      	bne.n	8006cec <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c64:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c6e:	e853 3f00 	ldrex	r3, [r3]
 8006c72:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c76:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006c7a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	461a      	mov	r2, r3
 8006c82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c84:	637b      	str	r3, [r7, #52]	; 0x34
 8006c86:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c8c:	e841 2300 	strex	r3, r2, [r1]
 8006c90:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d1e6      	bne.n	8006c66 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	3308      	adds	r3, #8
 8006c9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	e853 3f00 	ldrex	r3, [r3]
 8006ca6:	613b      	str	r3, [r7, #16]
   return(result);
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	f023 0301 	bic.w	r3, r3, #1
 8006cae:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	3308      	adds	r3, #8
 8006cb6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006cb8:	623a      	str	r2, [r7, #32]
 8006cba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cbc:	69f9      	ldr	r1, [r7, #28]
 8006cbe:	6a3a      	ldr	r2, [r7, #32]
 8006cc0:	e841 2300 	strex	r3, r2, [r1]
 8006cc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006cc6:	69bb      	ldr	r3, [r7, #24]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d1e5      	bne.n	8006c98 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2220      	movs	r2, #32
 8006cd0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2220      	movs	r2, #32
 8006cd6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2220      	movs	r2, #32
 8006cdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006ce8:	2303      	movs	r3, #3
 8006cea:	e010      	b.n	8006d0e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	69da      	ldr	r2, [r3, #28]
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	68ba      	ldr	r2, [r7, #8]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	bf0c      	ite	eq
 8006cfc:	2301      	moveq	r3, #1
 8006cfe:	2300      	movne	r3, #0
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	461a      	mov	r2, r3
 8006d04:	79fb      	ldrb	r3, [r7, #7]
 8006d06:	429a      	cmp	r2, r3
 8006d08:	f43f af4a 	beq.w	8006ba0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3770      	adds	r7, #112	; 0x70
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
	...

08006d18 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b097      	sub	sp, #92	; 0x5c
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	4613      	mov	r3, r2
 8006d24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	88fa      	ldrh	r2, [r7, #6]
 8006d30:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	88fa      	ldrh	r2, [r7, #6]
 8006d38:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d4a:	d10e      	bne.n	8006d6a <UART_Start_Receive_IT+0x52>
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d105      	bne.n	8006d60 <UART_Start_Receive_IT+0x48>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006d5a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d5e:	e02d      	b.n	8006dbc <UART_Start_Receive_IT+0xa4>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	22ff      	movs	r2, #255	; 0xff
 8006d64:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d68:	e028      	b.n	8006dbc <UART_Start_Receive_IT+0xa4>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d10d      	bne.n	8006d8e <UART_Start_Receive_IT+0x76>
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d104      	bne.n	8006d84 <UART_Start_Receive_IT+0x6c>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	22ff      	movs	r2, #255	; 0xff
 8006d7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d82:	e01b      	b.n	8006dbc <UART_Start_Receive_IT+0xa4>
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	227f      	movs	r2, #127	; 0x7f
 8006d88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d8c:	e016      	b.n	8006dbc <UART_Start_Receive_IT+0xa4>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d96:	d10d      	bne.n	8006db4 <UART_Start_Receive_IT+0x9c>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	691b      	ldr	r3, [r3, #16]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d104      	bne.n	8006daa <UART_Start_Receive_IT+0x92>
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	227f      	movs	r2, #127	; 0x7f
 8006da4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006da8:	e008      	b.n	8006dbc <UART_Start_Receive_IT+0xa4>
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	223f      	movs	r2, #63	; 0x3f
 8006dae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006db2:	e003      	b.n	8006dbc <UART_Start_Receive_IT+0xa4>
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2222      	movs	r2, #34	; 0x22
 8006dc8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	3308      	adds	r3, #8
 8006dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dd4:	e853 3f00 	ldrex	r3, [r3]
 8006dd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ddc:	f043 0301 	orr.w	r3, r3, #1
 8006de0:	657b      	str	r3, [r7, #84]	; 0x54
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	3308      	adds	r3, #8
 8006de8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006dea:	64ba      	str	r2, [r7, #72]	; 0x48
 8006dec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006df0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006df2:	e841 2300 	strex	r3, r2, [r1]
 8006df6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006df8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1e5      	bne.n	8006dca <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e06:	d107      	bne.n	8006e18 <UART_Start_Receive_IT+0x100>
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	691b      	ldr	r3, [r3, #16]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d103      	bne.n	8006e18 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	4a24      	ldr	r2, [pc, #144]	; (8006ea4 <UART_Start_Receive_IT+0x18c>)
 8006e14:	665a      	str	r2, [r3, #100]	; 0x64
 8006e16:	e002      	b.n	8006e1e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	4a23      	ldr	r2, [pc, #140]	; (8006ea8 <UART_Start_Receive_IT+0x190>)
 8006e1c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d019      	beq.n	8006e62 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e36:	e853 3f00 	ldrex	r3, [r3]
 8006e3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006e42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	461a      	mov	r2, r3
 8006e4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e4c:	637b      	str	r3, [r7, #52]	; 0x34
 8006e4e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e54:	e841 2300 	strex	r3, r2, [r1]
 8006e58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d1e6      	bne.n	8006e2e <UART_Start_Receive_IT+0x116>
 8006e60:	e018      	b.n	8006e94 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	e853 3f00 	ldrex	r3, [r3]
 8006e6e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	f043 0320 	orr.w	r3, r3, #32
 8006e76:	653b      	str	r3, [r7, #80]	; 0x50
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e80:	623b      	str	r3, [r7, #32]
 8006e82:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e84:	69f9      	ldr	r1, [r7, #28]
 8006e86:	6a3a      	ldr	r2, [r7, #32]
 8006e88:	e841 2300 	strex	r3, r2, [r1]
 8006e8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e8e:	69bb      	ldr	r3, [r7, #24]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d1e6      	bne.n	8006e62 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	375c      	adds	r7, #92	; 0x5c
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
 8006ea2:	bf00      	nop
 8006ea4:	0800714f 	.word	0x0800714f
 8006ea8:	08006ff3 	.word	0x08006ff3

08006eac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b095      	sub	sp, #84	; 0x54
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ebc:	e853 3f00 	ldrex	r3, [r3]
 8006ec0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ec8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ed2:	643b      	str	r3, [r7, #64]	; 0x40
 8006ed4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ed8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006eda:	e841 2300 	strex	r3, r2, [r1]
 8006ede:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d1e6      	bne.n	8006eb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	3308      	adds	r3, #8
 8006eec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eee:	6a3b      	ldr	r3, [r7, #32]
 8006ef0:	e853 3f00 	ldrex	r3, [r3]
 8006ef4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	f023 0301 	bic.w	r3, r3, #1
 8006efc:	64bb      	str	r3, [r7, #72]	; 0x48
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	3308      	adds	r3, #8
 8006f04:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f06:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f08:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f0a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f0e:	e841 2300 	strex	r3, r2, [r1]
 8006f12:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1e5      	bne.n	8006ee6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d118      	bne.n	8006f54 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	e853 3f00 	ldrex	r3, [r3]
 8006f2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f023 0310 	bic.w	r3, r3, #16
 8006f36:	647b      	str	r3, [r7, #68]	; 0x44
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f40:	61bb      	str	r3, [r7, #24]
 8006f42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f44:	6979      	ldr	r1, [r7, #20]
 8006f46:	69ba      	ldr	r2, [r7, #24]
 8006f48:	e841 2300 	strex	r3, r2, [r1]
 8006f4c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1e6      	bne.n	8006f22 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2220      	movs	r2, #32
 8006f58:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006f66:	bf00      	nop
 8006f68:	3754      	adds	r7, #84	; 0x54
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr

08006f72 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f72:	b580      	push	{r7, lr}
 8006f74:	b084      	sub	sp, #16
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f7ff fa8d 	bl	80064b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f96:	bf00      	nop
 8006f98:	3710      	adds	r7, #16
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b088      	sub	sp, #32
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	e853 3f00 	ldrex	r3, [r3]
 8006fb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fba:	61fb      	str	r3, [r7, #28]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	69fb      	ldr	r3, [r7, #28]
 8006fc4:	61bb      	str	r3, [r7, #24]
 8006fc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc8:	6979      	ldr	r1, [r7, #20]
 8006fca:	69ba      	ldr	r2, [r7, #24]
 8006fcc:	e841 2300 	strex	r3, r2, [r1]
 8006fd0:	613b      	str	r3, [r7, #16]
   return(result);
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d1e6      	bne.n	8006fa6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2220      	movs	r2, #32
 8006fdc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f7ff fa59 	bl	800649c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fea:	bf00      	nop
 8006fec:	3720      	adds	r7, #32
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b096      	sub	sp, #88	; 0x58
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007000:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007008:	2b22      	cmp	r3, #34	; 0x22
 800700a:	f040 8094 	bne.w	8007136 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007014:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007018:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800701c:	b2d9      	uxtb	r1, r3
 800701e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007022:	b2da      	uxtb	r2, r3
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007028:	400a      	ands	r2, r1
 800702a:	b2d2      	uxtb	r2, r2
 800702c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007032:	1c5a      	adds	r2, r3, #1
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800703e:	b29b      	uxth	r3, r3
 8007040:	3b01      	subs	r3, #1
 8007042:	b29a      	uxth	r2, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007050:	b29b      	uxth	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d177      	bne.n	8007146 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800705e:	e853 3f00 	ldrex	r3, [r3]
 8007062:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007066:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800706a:	653b      	str	r3, [r7, #80]	; 0x50
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	461a      	mov	r2, r3
 8007072:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007074:	647b      	str	r3, [r7, #68]	; 0x44
 8007076:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007078:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800707a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800707c:	e841 2300 	strex	r3, r2, [r1]
 8007080:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007084:	2b00      	cmp	r3, #0
 8007086:	d1e6      	bne.n	8007056 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3308      	adds	r3, #8
 800708e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007092:	e853 3f00 	ldrex	r3, [r3]
 8007096:	623b      	str	r3, [r7, #32]
   return(result);
 8007098:	6a3b      	ldr	r3, [r7, #32]
 800709a:	f023 0301 	bic.w	r3, r3, #1
 800709e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	3308      	adds	r3, #8
 80070a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070a8:	633a      	str	r2, [r7, #48]	; 0x30
 80070aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80070ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070b0:	e841 2300 	strex	r3, r2, [r1]
 80070b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80070b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d1e5      	bne.n	8007088 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2220      	movs	r2, #32
 80070c0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d12e      	bne.n	800712e <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	e853 3f00 	ldrex	r3, [r3]
 80070e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f023 0310 	bic.w	r3, r3, #16
 80070ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	461a      	mov	r2, r3
 80070f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070f4:	61fb      	str	r3, [r7, #28]
 80070f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f8:	69b9      	ldr	r1, [r7, #24]
 80070fa:	69fa      	ldr	r2, [r7, #28]
 80070fc:	e841 2300 	strex	r3, r2, [r1]
 8007100:	617b      	str	r3, [r7, #20]
   return(result);
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1e6      	bne.n	80070d6 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	f003 0310 	and.w	r3, r3, #16
 8007112:	2b10      	cmp	r3, #16
 8007114:	d103      	bne.n	800711e <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2210      	movs	r2, #16
 800711c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007124:	4619      	mov	r1, r3
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f7ff f9cc 	bl	80064c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800712c:	e00b      	b.n	8007146 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f7fa fcd8 	bl	8001ae4 <HAL_UART_RxCpltCallback>
}
 8007134:	e007      	b.n	8007146 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	699a      	ldr	r2, [r3, #24]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f042 0208 	orr.w	r2, r2, #8
 8007144:	619a      	str	r2, [r3, #24]
}
 8007146:	bf00      	nop
 8007148:	3758      	adds	r7, #88	; 0x58
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}

0800714e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b096      	sub	sp, #88	; 0x58
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800715c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007164:	2b22      	cmp	r3, #34	; 0x22
 8007166:	f040 8094 	bne.w	8007292 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007170:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007178:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800717a:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800717e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007182:	4013      	ands	r3, r2
 8007184:	b29a      	uxth	r2, r3
 8007186:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007188:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800718e:	1c9a      	adds	r2, r3, #2
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800719a:	b29b      	uxth	r3, r3
 800719c:	3b01      	subs	r3, #1
 800719e:	b29a      	uxth	r2, r3
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d177      	bne.n	80072a2 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071ba:	e853 3f00 	ldrex	r3, [r3]
 80071be:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80071c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80071c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	461a      	mov	r2, r3
 80071ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071d0:	643b      	str	r3, [r7, #64]	; 0x40
 80071d2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80071d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80071d8:	e841 2300 	strex	r3, r2, [r1]
 80071dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80071de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1e6      	bne.n	80071b2 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	3308      	adds	r3, #8
 80071ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ec:	6a3b      	ldr	r3, [r7, #32]
 80071ee:	e853 3f00 	ldrex	r3, [r3]
 80071f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80071f4:	69fb      	ldr	r3, [r7, #28]
 80071f6:	f023 0301 	bic.w	r3, r3, #1
 80071fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	3308      	adds	r3, #8
 8007202:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007204:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007206:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007208:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800720a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800720c:	e841 2300 	strex	r3, r2, [r1]
 8007210:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007214:	2b00      	cmp	r3, #0
 8007216:	d1e5      	bne.n	80071e4 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2220      	movs	r2, #32
 800721c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007228:	2b01      	cmp	r3, #1
 800722a:	d12e      	bne.n	800728a <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	e853 3f00 	ldrex	r3, [r3]
 800723e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	f023 0310 	bic.w	r3, r3, #16
 8007246:	647b      	str	r3, [r7, #68]	; 0x44
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	461a      	mov	r2, r3
 800724e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007250:	61bb      	str	r3, [r7, #24]
 8007252:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007254:	6979      	ldr	r1, [r7, #20]
 8007256:	69ba      	ldr	r2, [r7, #24]
 8007258:	e841 2300 	strex	r3, r2, [r1]
 800725c:	613b      	str	r3, [r7, #16]
   return(result);
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1e6      	bne.n	8007232 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	69db      	ldr	r3, [r3, #28]
 800726a:	f003 0310 	and.w	r3, r3, #16
 800726e:	2b10      	cmp	r3, #16
 8007270:	d103      	bne.n	800727a <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2210      	movs	r2, #16
 8007278:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007280:	4619      	mov	r1, r3
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7ff f91e 	bl	80064c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007288:	e00b      	b.n	80072a2 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f7fa fc2a 	bl	8001ae4 <HAL_UART_RxCpltCallback>
}
 8007290:	e007      	b.n	80072a2 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	699a      	ldr	r2, [r3, #24]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f042 0208 	orr.w	r2, r2, #8
 80072a0:	619a      	str	r2, [r3, #24]
}
 80072a2:	bf00      	nop
 80072a4:	3758      	adds	r7, #88	; 0x58
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
	...

080072ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072ac:	b084      	sub	sp, #16
 80072ae:	b580      	push	{r7, lr}
 80072b0:	b084      	sub	sp, #16
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
 80072b6:	f107 001c 	add.w	r0, r7, #28
 80072ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d120      	bne.n	8007306 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	68da      	ldr	r2, [r3, #12]
 80072d4:	4b20      	ldr	r3, [pc, #128]	; (8007358 <USB_CoreInit+0xac>)
 80072d6:	4013      	ands	r3, r2
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80072e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d105      	bne.n	80072fa <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 fa92 	bl	8007824 <USB_CoreReset>
 8007300:	4603      	mov	r3, r0
 8007302:	73fb      	strb	r3, [r7, #15]
 8007304:	e010      	b.n	8007328 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	68db      	ldr	r3, [r3, #12]
 800730a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fa86 	bl	8007824 <USB_CoreReset>
 8007318:	4603      	mov	r3, r0
 800731a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007320:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800732a:	2b01      	cmp	r3, #1
 800732c:	d10b      	bne.n	8007346 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f043 0206 	orr.w	r2, r3, #6
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f043 0220 	orr.w	r2, r3, #32
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007346:	7bfb      	ldrb	r3, [r7, #15]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3710      	adds	r7, #16
 800734c:	46bd      	mov	sp, r7
 800734e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007352:	b004      	add	sp, #16
 8007354:	4770      	bx	lr
 8007356:	bf00      	nop
 8007358:	ffbdffbf 	.word	0xffbdffbf

0800735c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f023 0201 	bic.w	r2, r3, #1
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007370:	2300      	movs	r3, #0
}
 8007372:	4618      	mov	r0, r3
 8007374:	370c      	adds	r7, #12
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b084      	sub	sp, #16
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
 8007386:	460b      	mov	r3, r1
 8007388:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800738a:	2300      	movs	r3, #0
 800738c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800739a:	78fb      	ldrb	r3, [r7, #3]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d115      	bne.n	80073cc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80073ac:	2001      	movs	r0, #1
 80073ae:	f7fb fa7f 	bl	80028b0 <HAL_Delay>
      ms++;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	3301      	adds	r3, #1
 80073b6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 fa25 	bl	8007808 <USB_GetMode>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d01e      	beq.n	8007402 <USB_SetCurrentMode+0x84>
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2b31      	cmp	r3, #49	; 0x31
 80073c8:	d9f0      	bls.n	80073ac <USB_SetCurrentMode+0x2e>
 80073ca:	e01a      	b.n	8007402 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80073cc:	78fb      	ldrb	r3, [r7, #3]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d115      	bne.n	80073fe <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80073de:	2001      	movs	r0, #1
 80073e0:	f7fb fa66 	bl	80028b0 <HAL_Delay>
      ms++;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	3301      	adds	r3, #1
 80073e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 fa0c 	bl	8007808 <USB_GetMode>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d005      	beq.n	8007402 <USB_SetCurrentMode+0x84>
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2b31      	cmp	r3, #49	; 0x31
 80073fa:	d9f0      	bls.n	80073de <USB_SetCurrentMode+0x60>
 80073fc:	e001      	b.n	8007402 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e005      	b.n	800740e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2b32      	cmp	r3, #50	; 0x32
 8007406:	d101      	bne.n	800740c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	e000      	b.n	800740e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800740c:	2300      	movs	r3, #0
}
 800740e:	4618      	mov	r0, r3
 8007410:	3710      	adds	r7, #16
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
	...

08007418 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007418:	b084      	sub	sp, #16
 800741a:	b580      	push	{r7, lr}
 800741c:	b086      	sub	sp, #24
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
 8007422:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007426:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800742a:	2300      	movs	r3, #0
 800742c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007432:	2300      	movs	r3, #0
 8007434:	613b      	str	r3, [r7, #16]
 8007436:	e009      	b.n	800744c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	3340      	adds	r3, #64	; 0x40
 800743e:	009b      	lsls	r3, r3, #2
 8007440:	4413      	add	r3, r2
 8007442:	2200      	movs	r2, #0
 8007444:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	3301      	adds	r3, #1
 800744a:	613b      	str	r3, [r7, #16]
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	2b0e      	cmp	r3, #14
 8007450:	d9f2      	bls.n	8007438 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007452:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007454:	2b00      	cmp	r3, #0
 8007456:	d11c      	bne.n	8007492 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	68fa      	ldr	r2, [r7, #12]
 8007462:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007466:	f043 0302 	orr.w	r3, r3, #2
 800746a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007470:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	601a      	str	r2, [r3, #0]
 8007490:	e005      	b.n	800749e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007496:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074a4:	461a      	mov	r2, r3
 80074a6:	2300      	movs	r3, #0
 80074a8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b0:	4619      	mov	r1, r3
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b8:	461a      	mov	r2, r3
 80074ba:	680b      	ldr	r3, [r1, #0]
 80074bc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80074be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d10c      	bne.n	80074de <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80074c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d104      	bne.n	80074d4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80074ca:	2100      	movs	r1, #0
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f000 f961 	bl	8007794 <USB_SetDevSpeed>
 80074d2:	e008      	b.n	80074e6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80074d4:	2101      	movs	r1, #1
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 f95c 	bl	8007794 <USB_SetDevSpeed>
 80074dc:	e003      	b.n	80074e6 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80074de:	2103      	movs	r1, #3
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f000 f957 	bl	8007794 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80074e6:	2110      	movs	r1, #16
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 f8f3 	bl	80076d4 <USB_FlushTxFifo>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d001      	beq.n	80074f8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f000 f91d 	bl	8007738 <USB_FlushRxFifo>
 80074fe:	4603      	mov	r3, r0
 8007500:	2b00      	cmp	r3, #0
 8007502:	d001      	beq.n	8007508 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800750e:	461a      	mov	r2, r3
 8007510:	2300      	movs	r3, #0
 8007512:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800751a:	461a      	mov	r2, r3
 800751c:	2300      	movs	r3, #0
 800751e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007526:	461a      	mov	r2, r3
 8007528:	2300      	movs	r3, #0
 800752a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800752c:	2300      	movs	r3, #0
 800752e:	613b      	str	r3, [r7, #16]
 8007530:	e043      	b.n	80075ba <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	015a      	lsls	r2, r3, #5
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	4413      	add	r3, r2
 800753a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007544:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007548:	d118      	bne.n	800757c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10a      	bne.n	8007566 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	015a      	lsls	r2, r3, #5
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	4413      	add	r3, r2
 8007558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800755c:	461a      	mov	r2, r3
 800755e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007562:	6013      	str	r3, [r2, #0]
 8007564:	e013      	b.n	800758e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	015a      	lsls	r2, r3, #5
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	4413      	add	r3, r2
 800756e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007572:	461a      	mov	r2, r3
 8007574:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007578:	6013      	str	r3, [r2, #0]
 800757a:	e008      	b.n	800758e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	015a      	lsls	r2, r3, #5
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	4413      	add	r3, r2
 8007584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007588:	461a      	mov	r2, r3
 800758a:	2300      	movs	r3, #0
 800758c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	4413      	add	r3, r2
 8007596:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800759a:	461a      	mov	r2, r3
 800759c:	2300      	movs	r3, #0
 800759e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	015a      	lsls	r2, r3, #5
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	4413      	add	r3, r2
 80075a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075ac:	461a      	mov	r2, r3
 80075ae:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80075b2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	3301      	adds	r3, #1
 80075b8:	613b      	str	r3, [r7, #16]
 80075ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075bc:	693a      	ldr	r2, [r7, #16]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d3b7      	bcc.n	8007532 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075c2:	2300      	movs	r3, #0
 80075c4:	613b      	str	r3, [r7, #16]
 80075c6:	e043      	b.n	8007650 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	015a      	lsls	r2, r3, #5
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	4413      	add	r3, r2
 80075d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80075da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80075de:	d118      	bne.n	8007612 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d10a      	bne.n	80075fc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	015a      	lsls	r2, r3, #5
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	4413      	add	r3, r2
 80075ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075f2:	461a      	mov	r2, r3
 80075f4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80075f8:	6013      	str	r3, [r2, #0]
 80075fa:	e013      	b.n	8007624 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	015a      	lsls	r2, r3, #5
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	4413      	add	r3, r2
 8007604:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007608:	461a      	mov	r2, r3
 800760a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800760e:	6013      	str	r3, [r2, #0]
 8007610:	e008      	b.n	8007624 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	015a      	lsls	r2, r3, #5
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	4413      	add	r3, r2
 800761a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800761e:	461a      	mov	r2, r3
 8007620:	2300      	movs	r3, #0
 8007622:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	015a      	lsls	r2, r3, #5
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	4413      	add	r3, r2
 800762c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007630:	461a      	mov	r2, r3
 8007632:	2300      	movs	r3, #0
 8007634:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	015a      	lsls	r2, r3, #5
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	4413      	add	r3, r2
 800763e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007642:	461a      	mov	r2, r3
 8007644:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007648:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	3301      	adds	r3, #1
 800764e:	613b      	str	r3, [r7, #16]
 8007650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	429a      	cmp	r2, r3
 8007656:	d3b7      	bcc.n	80075c8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	68fa      	ldr	r2, [r7, #12]
 8007662:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007666:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800766a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007678:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800767a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800767c:	2b00      	cmp	r3, #0
 800767e:	d105      	bne.n	800768c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	699b      	ldr	r3, [r3, #24]
 8007684:	f043 0210 	orr.w	r2, r3, #16
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	699a      	ldr	r2, [r3, #24]
 8007690:	4b0e      	ldr	r3, [pc, #56]	; (80076cc <USB_DevInit+0x2b4>)
 8007692:	4313      	orrs	r3, r2
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007698:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800769a:	2b00      	cmp	r3, #0
 800769c:	d005      	beq.n	80076aa <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	699b      	ldr	r3, [r3, #24]
 80076a2:	f043 0208 	orr.w	r2, r3, #8
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80076aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d105      	bne.n	80076bc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	699a      	ldr	r2, [r3, #24]
 80076b4:	4b06      	ldr	r3, [pc, #24]	; (80076d0 <USB_DevInit+0x2b8>)
 80076b6:	4313      	orrs	r3, r2
 80076b8:	687a      	ldr	r2, [r7, #4]
 80076ba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80076bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3718      	adds	r7, #24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076c8:	b004      	add	sp, #16
 80076ca:	4770      	bx	lr
 80076cc:	803c3800 	.word	0x803c3800
 80076d0:	40000004 	.word	0x40000004

080076d4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80076de:	2300      	movs	r3, #0
 80076e0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	3301      	adds	r3, #1
 80076e6:	60fb      	str	r3, [r7, #12]
 80076e8:	4a12      	ldr	r2, [pc, #72]	; (8007734 <USB_FlushTxFifo+0x60>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d901      	bls.n	80076f2 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80076ee:	2303      	movs	r3, #3
 80076f0:	e01a      	b.n	8007728 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	daf3      	bge.n	80076e2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80076fa:	2300      	movs	r3, #0
 80076fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	019b      	lsls	r3, r3, #6
 8007702:	f043 0220 	orr.w	r2, r3, #32
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	3301      	adds	r3, #1
 800770e:	60fb      	str	r3, [r7, #12]
 8007710:	4a08      	ldr	r2, [pc, #32]	; (8007734 <USB_FlushTxFifo+0x60>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d901      	bls.n	800771a <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8007716:	2303      	movs	r3, #3
 8007718:	e006      	b.n	8007728 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	691b      	ldr	r3, [r3, #16]
 800771e:	f003 0320 	and.w	r3, r3, #32
 8007722:	2b20      	cmp	r3, #32
 8007724:	d0f1      	beq.n	800770a <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	3714      	adds	r7, #20
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr
 8007734:	00030d40 	.word	0x00030d40

08007738 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007738:	b480      	push	{r7}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007740:	2300      	movs	r3, #0
 8007742:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	3301      	adds	r3, #1
 8007748:	60fb      	str	r3, [r7, #12]
 800774a:	4a11      	ldr	r2, [pc, #68]	; (8007790 <USB_FlushRxFifo+0x58>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d901      	bls.n	8007754 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	e017      	b.n	8007784 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	691b      	ldr	r3, [r3, #16]
 8007758:	2b00      	cmp	r3, #0
 800775a:	daf3      	bge.n	8007744 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800775c:	2300      	movs	r3, #0
 800775e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2210      	movs	r2, #16
 8007764:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	3301      	adds	r3, #1
 800776a:	60fb      	str	r3, [r7, #12]
 800776c:	4a08      	ldr	r2, [pc, #32]	; (8007790 <USB_FlushRxFifo+0x58>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d901      	bls.n	8007776 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8007772:	2303      	movs	r3, #3
 8007774:	e006      	b.n	8007784 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	f003 0310 	and.w	r3, r3, #16
 800777e:	2b10      	cmp	r3, #16
 8007780:	d0f1      	beq.n	8007766 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8007782:	2300      	movs	r3, #0
}
 8007784:	4618      	mov	r0, r3
 8007786:	3714      	adds	r7, #20
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	00030d40 	.word	0x00030d40

08007794 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	460b      	mov	r3, r1
 800779e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	78fb      	ldrb	r3, [r7, #3]
 80077ae:	68f9      	ldr	r1, [r7, #12]
 80077b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077b4:	4313      	orrs	r3, r2
 80077b6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3714      	adds	r7, #20
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr

080077c6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80077c6:	b480      	push	{r7}
 80077c8:	b085      	sub	sp, #20
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	68fa      	ldr	r2, [r7, #12]
 80077dc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80077e0:	f023 0303 	bic.w	r3, r3, #3
 80077e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	68fa      	ldr	r2, [r7, #12]
 80077f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077f4:	f043 0302 	orr.w	r3, r3, #2
 80077f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3714      	adds	r7, #20
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	695b      	ldr	r3, [r3, #20]
 8007814:	f003 0301 	and.w	r3, r3, #1
}
 8007818:	4618      	mov	r0, r3
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007822:	4770      	bx	lr

08007824 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007824:	b480      	push	{r7}
 8007826:	b085      	sub	sp, #20
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800782c:	2300      	movs	r3, #0
 800782e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	3301      	adds	r3, #1
 8007834:	60fb      	str	r3, [r7, #12]
 8007836:	4a13      	ldr	r2, [pc, #76]	; (8007884 <USB_CoreReset+0x60>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d901      	bls.n	8007840 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e01a      	b.n	8007876 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	2b00      	cmp	r3, #0
 8007846:	daf3      	bge.n	8007830 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007848:	2300      	movs	r3, #0
 800784a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	691b      	ldr	r3, [r3, #16]
 8007850:	f043 0201 	orr.w	r2, r3, #1
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	3301      	adds	r3, #1
 800785c:	60fb      	str	r3, [r7, #12]
 800785e:	4a09      	ldr	r2, [pc, #36]	; (8007884 <USB_CoreReset+0x60>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d901      	bls.n	8007868 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8007864:	2303      	movs	r3, #3
 8007866:	e006      	b.n	8007876 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	2b01      	cmp	r3, #1
 8007872:	d0f1      	beq.n	8007858 <USB_CoreReset+0x34>

  return HAL_OK;
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	3714      	adds	r7, #20
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	00030d40 	.word	0x00030d40

08007888 <atoi>:
 8007888:	220a      	movs	r2, #10
 800788a:	2100      	movs	r1, #0
 800788c:	f000 bd2c 	b.w	80082e8 <strtol>

08007890 <__errno>:
 8007890:	4b01      	ldr	r3, [pc, #4]	; (8007898 <__errno+0x8>)
 8007892:	6818      	ldr	r0, [r3, #0]
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	20000024 	.word	0x20000024

0800789c <__libc_init_array>:
 800789c:	b570      	push	{r4, r5, r6, lr}
 800789e:	4d0d      	ldr	r5, [pc, #52]	; (80078d4 <__libc_init_array+0x38>)
 80078a0:	4c0d      	ldr	r4, [pc, #52]	; (80078d8 <__libc_init_array+0x3c>)
 80078a2:	1b64      	subs	r4, r4, r5
 80078a4:	10a4      	asrs	r4, r4, #2
 80078a6:	2600      	movs	r6, #0
 80078a8:	42a6      	cmp	r6, r4
 80078aa:	d109      	bne.n	80078c0 <__libc_init_array+0x24>
 80078ac:	4d0b      	ldr	r5, [pc, #44]	; (80078dc <__libc_init_array+0x40>)
 80078ae:	4c0c      	ldr	r4, [pc, #48]	; (80078e0 <__libc_init_array+0x44>)
 80078b0:	f002 fefe 	bl	800a6b0 <_init>
 80078b4:	1b64      	subs	r4, r4, r5
 80078b6:	10a4      	asrs	r4, r4, #2
 80078b8:	2600      	movs	r6, #0
 80078ba:	42a6      	cmp	r6, r4
 80078bc:	d105      	bne.n	80078ca <__libc_init_array+0x2e>
 80078be:	bd70      	pop	{r4, r5, r6, pc}
 80078c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80078c4:	4798      	blx	r3
 80078c6:	3601      	adds	r6, #1
 80078c8:	e7ee      	b.n	80078a8 <__libc_init_array+0xc>
 80078ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80078ce:	4798      	blx	r3
 80078d0:	3601      	adds	r6, #1
 80078d2:	e7f2      	b.n	80078ba <__libc_init_array+0x1e>
 80078d4:	0800ab94 	.word	0x0800ab94
 80078d8:	0800ab94 	.word	0x0800ab94
 80078dc:	0800ab94 	.word	0x0800ab94
 80078e0:	0800ab98 	.word	0x0800ab98

080078e4 <memset>:
 80078e4:	4402      	add	r2, r0
 80078e6:	4603      	mov	r3, r0
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d100      	bne.n	80078ee <memset+0xa>
 80078ec:	4770      	bx	lr
 80078ee:	f803 1b01 	strb.w	r1, [r3], #1
 80078f2:	e7f9      	b.n	80078e8 <memset+0x4>

080078f4 <__cvt>:
 80078f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078f6:	ed2d 8b02 	vpush	{d8}
 80078fa:	eeb0 8b40 	vmov.f64	d8, d0
 80078fe:	b085      	sub	sp, #20
 8007900:	4617      	mov	r7, r2
 8007902:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007904:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007906:	ee18 2a90 	vmov	r2, s17
 800790a:	f025 0520 	bic.w	r5, r5, #32
 800790e:	2a00      	cmp	r2, #0
 8007910:	bfb6      	itet	lt
 8007912:	222d      	movlt	r2, #45	; 0x2d
 8007914:	2200      	movge	r2, #0
 8007916:	eeb1 8b40 	vneglt.f64	d8, d0
 800791a:	2d46      	cmp	r5, #70	; 0x46
 800791c:	460c      	mov	r4, r1
 800791e:	701a      	strb	r2, [r3, #0]
 8007920:	d004      	beq.n	800792c <__cvt+0x38>
 8007922:	2d45      	cmp	r5, #69	; 0x45
 8007924:	d100      	bne.n	8007928 <__cvt+0x34>
 8007926:	3401      	adds	r4, #1
 8007928:	2102      	movs	r1, #2
 800792a:	e000      	b.n	800792e <__cvt+0x3a>
 800792c:	2103      	movs	r1, #3
 800792e:	ab03      	add	r3, sp, #12
 8007930:	9301      	str	r3, [sp, #4]
 8007932:	ab02      	add	r3, sp, #8
 8007934:	9300      	str	r3, [sp, #0]
 8007936:	4622      	mov	r2, r4
 8007938:	4633      	mov	r3, r6
 800793a:	eeb0 0b48 	vmov.f64	d0, d8
 800793e:	f000 fd6b 	bl	8008418 <_dtoa_r>
 8007942:	2d47      	cmp	r5, #71	; 0x47
 8007944:	d101      	bne.n	800794a <__cvt+0x56>
 8007946:	07fb      	lsls	r3, r7, #31
 8007948:	d51a      	bpl.n	8007980 <__cvt+0x8c>
 800794a:	2d46      	cmp	r5, #70	; 0x46
 800794c:	eb00 0204 	add.w	r2, r0, r4
 8007950:	d10c      	bne.n	800796c <__cvt+0x78>
 8007952:	7803      	ldrb	r3, [r0, #0]
 8007954:	2b30      	cmp	r3, #48	; 0x30
 8007956:	d107      	bne.n	8007968 <__cvt+0x74>
 8007958:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800795c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007960:	bf1c      	itt	ne
 8007962:	f1c4 0401 	rsbne	r4, r4, #1
 8007966:	6034      	strne	r4, [r6, #0]
 8007968:	6833      	ldr	r3, [r6, #0]
 800796a:	441a      	add	r2, r3
 800796c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007974:	bf08      	it	eq
 8007976:	9203      	streq	r2, [sp, #12]
 8007978:	2130      	movs	r1, #48	; 0x30
 800797a:	9b03      	ldr	r3, [sp, #12]
 800797c:	4293      	cmp	r3, r2
 800797e:	d307      	bcc.n	8007990 <__cvt+0x9c>
 8007980:	9b03      	ldr	r3, [sp, #12]
 8007982:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007984:	1a1b      	subs	r3, r3, r0
 8007986:	6013      	str	r3, [r2, #0]
 8007988:	b005      	add	sp, #20
 800798a:	ecbd 8b02 	vpop	{d8}
 800798e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007990:	1c5c      	adds	r4, r3, #1
 8007992:	9403      	str	r4, [sp, #12]
 8007994:	7019      	strb	r1, [r3, #0]
 8007996:	e7f0      	b.n	800797a <__cvt+0x86>

08007998 <__exponent>:
 8007998:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800799a:	4603      	mov	r3, r0
 800799c:	2900      	cmp	r1, #0
 800799e:	bfb8      	it	lt
 80079a0:	4249      	neglt	r1, r1
 80079a2:	f803 2b02 	strb.w	r2, [r3], #2
 80079a6:	bfb4      	ite	lt
 80079a8:	222d      	movlt	r2, #45	; 0x2d
 80079aa:	222b      	movge	r2, #43	; 0x2b
 80079ac:	2909      	cmp	r1, #9
 80079ae:	7042      	strb	r2, [r0, #1]
 80079b0:	dd2a      	ble.n	8007a08 <__exponent+0x70>
 80079b2:	f10d 0407 	add.w	r4, sp, #7
 80079b6:	46a4      	mov	ip, r4
 80079b8:	270a      	movs	r7, #10
 80079ba:	46a6      	mov	lr, r4
 80079bc:	460a      	mov	r2, r1
 80079be:	fb91 f6f7 	sdiv	r6, r1, r7
 80079c2:	fb07 1516 	mls	r5, r7, r6, r1
 80079c6:	3530      	adds	r5, #48	; 0x30
 80079c8:	2a63      	cmp	r2, #99	; 0x63
 80079ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80079ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80079d2:	4631      	mov	r1, r6
 80079d4:	dcf1      	bgt.n	80079ba <__exponent+0x22>
 80079d6:	3130      	adds	r1, #48	; 0x30
 80079d8:	f1ae 0502 	sub.w	r5, lr, #2
 80079dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80079e0:	1c44      	adds	r4, r0, #1
 80079e2:	4629      	mov	r1, r5
 80079e4:	4561      	cmp	r1, ip
 80079e6:	d30a      	bcc.n	80079fe <__exponent+0x66>
 80079e8:	f10d 0209 	add.w	r2, sp, #9
 80079ec:	eba2 020e 	sub.w	r2, r2, lr
 80079f0:	4565      	cmp	r5, ip
 80079f2:	bf88      	it	hi
 80079f4:	2200      	movhi	r2, #0
 80079f6:	4413      	add	r3, r2
 80079f8:	1a18      	subs	r0, r3, r0
 80079fa:	b003      	add	sp, #12
 80079fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a02:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007a06:	e7ed      	b.n	80079e4 <__exponent+0x4c>
 8007a08:	2330      	movs	r3, #48	; 0x30
 8007a0a:	3130      	adds	r1, #48	; 0x30
 8007a0c:	7083      	strb	r3, [r0, #2]
 8007a0e:	70c1      	strb	r1, [r0, #3]
 8007a10:	1d03      	adds	r3, r0, #4
 8007a12:	e7f1      	b.n	80079f8 <__exponent+0x60>
 8007a14:	0000      	movs	r0, r0
	...

08007a18 <_printf_float>:
 8007a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a1c:	b08b      	sub	sp, #44	; 0x2c
 8007a1e:	460c      	mov	r4, r1
 8007a20:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007a24:	4616      	mov	r6, r2
 8007a26:	461f      	mov	r7, r3
 8007a28:	4605      	mov	r5, r0
 8007a2a:	f001 fa63 	bl	8008ef4 <_localeconv_r>
 8007a2e:	f8d0 b000 	ldr.w	fp, [r0]
 8007a32:	4658      	mov	r0, fp
 8007a34:	f7f8 fc04 	bl	8000240 <strlen>
 8007a38:	2300      	movs	r3, #0
 8007a3a:	9308      	str	r3, [sp, #32]
 8007a3c:	f8d8 3000 	ldr.w	r3, [r8]
 8007a40:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007a44:	6822      	ldr	r2, [r4, #0]
 8007a46:	3307      	adds	r3, #7
 8007a48:	f023 0307 	bic.w	r3, r3, #7
 8007a4c:	f103 0108 	add.w	r1, r3, #8
 8007a50:	f8c8 1000 	str.w	r1, [r8]
 8007a54:	4682      	mov	sl, r0
 8007a56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007a5a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8007a5e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8007cc0 <_printf_float+0x2a8>
 8007a62:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8007a66:	eeb0 6bc0 	vabs.f64	d6, d0
 8007a6a:	eeb4 6b47 	vcmp.f64	d6, d7
 8007a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a72:	dd24      	ble.n	8007abe <_printf_float+0xa6>
 8007a74:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a7c:	d502      	bpl.n	8007a84 <_printf_float+0x6c>
 8007a7e:	232d      	movs	r3, #45	; 0x2d
 8007a80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a84:	4b90      	ldr	r3, [pc, #576]	; (8007cc8 <_printf_float+0x2b0>)
 8007a86:	4891      	ldr	r0, [pc, #580]	; (8007ccc <_printf_float+0x2b4>)
 8007a88:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007a8c:	bf94      	ite	ls
 8007a8e:	4698      	movls	r8, r3
 8007a90:	4680      	movhi	r8, r0
 8007a92:	2303      	movs	r3, #3
 8007a94:	6123      	str	r3, [r4, #16]
 8007a96:	f022 0204 	bic.w	r2, r2, #4
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	6022      	str	r2, [r4, #0]
 8007a9e:	9304      	str	r3, [sp, #16]
 8007aa0:	9700      	str	r7, [sp, #0]
 8007aa2:	4633      	mov	r3, r6
 8007aa4:	aa09      	add	r2, sp, #36	; 0x24
 8007aa6:	4621      	mov	r1, r4
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	f000 f9d3 	bl	8007e54 <_printf_common>
 8007aae:	3001      	adds	r0, #1
 8007ab0:	f040 808a 	bne.w	8007bc8 <_printf_float+0x1b0>
 8007ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab8:	b00b      	add	sp, #44	; 0x2c
 8007aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007abe:	eeb4 0b40 	vcmp.f64	d0, d0
 8007ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ac6:	d709      	bvc.n	8007adc <_printf_float+0xc4>
 8007ac8:	ee10 3a90 	vmov	r3, s1
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	bfbc      	itt	lt
 8007ad0:	232d      	movlt	r3, #45	; 0x2d
 8007ad2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007ad6:	487e      	ldr	r0, [pc, #504]	; (8007cd0 <_printf_float+0x2b8>)
 8007ad8:	4b7e      	ldr	r3, [pc, #504]	; (8007cd4 <_printf_float+0x2bc>)
 8007ada:	e7d5      	b.n	8007a88 <_printf_float+0x70>
 8007adc:	6863      	ldr	r3, [r4, #4]
 8007ade:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007ae2:	9104      	str	r1, [sp, #16]
 8007ae4:	1c59      	adds	r1, r3, #1
 8007ae6:	d13c      	bne.n	8007b62 <_printf_float+0x14a>
 8007ae8:	2306      	movs	r3, #6
 8007aea:	6063      	str	r3, [r4, #4]
 8007aec:	2300      	movs	r3, #0
 8007aee:	9303      	str	r3, [sp, #12]
 8007af0:	ab08      	add	r3, sp, #32
 8007af2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007af6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007afa:	ab07      	add	r3, sp, #28
 8007afc:	6861      	ldr	r1, [r4, #4]
 8007afe:	9300      	str	r3, [sp, #0]
 8007b00:	6022      	str	r2, [r4, #0]
 8007b02:	f10d 031b 	add.w	r3, sp, #27
 8007b06:	4628      	mov	r0, r5
 8007b08:	f7ff fef4 	bl	80078f4 <__cvt>
 8007b0c:	9b04      	ldr	r3, [sp, #16]
 8007b0e:	9907      	ldr	r1, [sp, #28]
 8007b10:	2b47      	cmp	r3, #71	; 0x47
 8007b12:	4680      	mov	r8, r0
 8007b14:	d108      	bne.n	8007b28 <_printf_float+0x110>
 8007b16:	1cc8      	adds	r0, r1, #3
 8007b18:	db02      	blt.n	8007b20 <_printf_float+0x108>
 8007b1a:	6863      	ldr	r3, [r4, #4]
 8007b1c:	4299      	cmp	r1, r3
 8007b1e:	dd41      	ble.n	8007ba4 <_printf_float+0x18c>
 8007b20:	f1a9 0902 	sub.w	r9, r9, #2
 8007b24:	fa5f f989 	uxtb.w	r9, r9
 8007b28:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007b2c:	d820      	bhi.n	8007b70 <_printf_float+0x158>
 8007b2e:	3901      	subs	r1, #1
 8007b30:	464a      	mov	r2, r9
 8007b32:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007b36:	9107      	str	r1, [sp, #28]
 8007b38:	f7ff ff2e 	bl	8007998 <__exponent>
 8007b3c:	9a08      	ldr	r2, [sp, #32]
 8007b3e:	9004      	str	r0, [sp, #16]
 8007b40:	1813      	adds	r3, r2, r0
 8007b42:	2a01      	cmp	r2, #1
 8007b44:	6123      	str	r3, [r4, #16]
 8007b46:	dc02      	bgt.n	8007b4e <_printf_float+0x136>
 8007b48:	6822      	ldr	r2, [r4, #0]
 8007b4a:	07d2      	lsls	r2, r2, #31
 8007b4c:	d501      	bpl.n	8007b52 <_printf_float+0x13a>
 8007b4e:	3301      	adds	r3, #1
 8007b50:	6123      	str	r3, [r4, #16]
 8007b52:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d0a2      	beq.n	8007aa0 <_printf_float+0x88>
 8007b5a:	232d      	movs	r3, #45	; 0x2d
 8007b5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b60:	e79e      	b.n	8007aa0 <_printf_float+0x88>
 8007b62:	9904      	ldr	r1, [sp, #16]
 8007b64:	2947      	cmp	r1, #71	; 0x47
 8007b66:	d1c1      	bne.n	8007aec <_printf_float+0xd4>
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1bf      	bne.n	8007aec <_printf_float+0xd4>
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e7bc      	b.n	8007aea <_printf_float+0xd2>
 8007b70:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007b74:	d118      	bne.n	8007ba8 <_printf_float+0x190>
 8007b76:	2900      	cmp	r1, #0
 8007b78:	6863      	ldr	r3, [r4, #4]
 8007b7a:	dd0b      	ble.n	8007b94 <_printf_float+0x17c>
 8007b7c:	6121      	str	r1, [r4, #16]
 8007b7e:	b913      	cbnz	r3, 8007b86 <_printf_float+0x16e>
 8007b80:	6822      	ldr	r2, [r4, #0]
 8007b82:	07d0      	lsls	r0, r2, #31
 8007b84:	d502      	bpl.n	8007b8c <_printf_float+0x174>
 8007b86:	3301      	adds	r3, #1
 8007b88:	440b      	add	r3, r1
 8007b8a:	6123      	str	r3, [r4, #16]
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007b90:	9304      	str	r3, [sp, #16]
 8007b92:	e7de      	b.n	8007b52 <_printf_float+0x13a>
 8007b94:	b913      	cbnz	r3, 8007b9c <_printf_float+0x184>
 8007b96:	6822      	ldr	r2, [r4, #0]
 8007b98:	07d2      	lsls	r2, r2, #31
 8007b9a:	d501      	bpl.n	8007ba0 <_printf_float+0x188>
 8007b9c:	3302      	adds	r3, #2
 8007b9e:	e7f4      	b.n	8007b8a <_printf_float+0x172>
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e7f2      	b.n	8007b8a <_printf_float+0x172>
 8007ba4:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007ba8:	9b08      	ldr	r3, [sp, #32]
 8007baa:	4299      	cmp	r1, r3
 8007bac:	db05      	blt.n	8007bba <_printf_float+0x1a2>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	6121      	str	r1, [r4, #16]
 8007bb2:	07d8      	lsls	r0, r3, #31
 8007bb4:	d5ea      	bpl.n	8007b8c <_printf_float+0x174>
 8007bb6:	1c4b      	adds	r3, r1, #1
 8007bb8:	e7e7      	b.n	8007b8a <_printf_float+0x172>
 8007bba:	2900      	cmp	r1, #0
 8007bbc:	bfd4      	ite	le
 8007bbe:	f1c1 0202 	rsble	r2, r1, #2
 8007bc2:	2201      	movgt	r2, #1
 8007bc4:	4413      	add	r3, r2
 8007bc6:	e7e0      	b.n	8007b8a <_printf_float+0x172>
 8007bc8:	6823      	ldr	r3, [r4, #0]
 8007bca:	055a      	lsls	r2, r3, #21
 8007bcc:	d407      	bmi.n	8007bde <_printf_float+0x1c6>
 8007bce:	6923      	ldr	r3, [r4, #16]
 8007bd0:	4642      	mov	r2, r8
 8007bd2:	4631      	mov	r1, r6
 8007bd4:	4628      	mov	r0, r5
 8007bd6:	47b8      	blx	r7
 8007bd8:	3001      	adds	r0, #1
 8007bda:	d12a      	bne.n	8007c32 <_printf_float+0x21a>
 8007bdc:	e76a      	b.n	8007ab4 <_printf_float+0x9c>
 8007bde:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007be2:	f240 80e2 	bls.w	8007daa <_printf_float+0x392>
 8007be6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007bea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bf2:	d133      	bne.n	8007c5c <_printf_float+0x244>
 8007bf4:	4a38      	ldr	r2, [pc, #224]	; (8007cd8 <_printf_float+0x2c0>)
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	4631      	mov	r1, r6
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	47b8      	blx	r7
 8007bfe:	3001      	adds	r0, #1
 8007c00:	f43f af58 	beq.w	8007ab4 <_printf_float+0x9c>
 8007c04:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	db02      	blt.n	8007c12 <_printf_float+0x1fa>
 8007c0c:	6823      	ldr	r3, [r4, #0]
 8007c0e:	07d8      	lsls	r0, r3, #31
 8007c10:	d50f      	bpl.n	8007c32 <_printf_float+0x21a>
 8007c12:	4653      	mov	r3, sl
 8007c14:	465a      	mov	r2, fp
 8007c16:	4631      	mov	r1, r6
 8007c18:	4628      	mov	r0, r5
 8007c1a:	47b8      	blx	r7
 8007c1c:	3001      	adds	r0, #1
 8007c1e:	f43f af49 	beq.w	8007ab4 <_printf_float+0x9c>
 8007c22:	f04f 0800 	mov.w	r8, #0
 8007c26:	f104 091a 	add.w	r9, r4, #26
 8007c2a:	9b08      	ldr	r3, [sp, #32]
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	4543      	cmp	r3, r8
 8007c30:	dc09      	bgt.n	8007c46 <_printf_float+0x22e>
 8007c32:	6823      	ldr	r3, [r4, #0]
 8007c34:	079b      	lsls	r3, r3, #30
 8007c36:	f100 8108 	bmi.w	8007e4a <_printf_float+0x432>
 8007c3a:	68e0      	ldr	r0, [r4, #12]
 8007c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c3e:	4298      	cmp	r0, r3
 8007c40:	bfb8      	it	lt
 8007c42:	4618      	movlt	r0, r3
 8007c44:	e738      	b.n	8007ab8 <_printf_float+0xa0>
 8007c46:	2301      	movs	r3, #1
 8007c48:	464a      	mov	r2, r9
 8007c4a:	4631      	mov	r1, r6
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	47b8      	blx	r7
 8007c50:	3001      	adds	r0, #1
 8007c52:	f43f af2f 	beq.w	8007ab4 <_printf_float+0x9c>
 8007c56:	f108 0801 	add.w	r8, r8, #1
 8007c5a:	e7e6      	b.n	8007c2a <_printf_float+0x212>
 8007c5c:	9b07      	ldr	r3, [sp, #28]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	dc3c      	bgt.n	8007cdc <_printf_float+0x2c4>
 8007c62:	4a1d      	ldr	r2, [pc, #116]	; (8007cd8 <_printf_float+0x2c0>)
 8007c64:	2301      	movs	r3, #1
 8007c66:	4631      	mov	r1, r6
 8007c68:	4628      	mov	r0, r5
 8007c6a:	47b8      	blx	r7
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	f43f af21 	beq.w	8007ab4 <_printf_float+0x9c>
 8007c72:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	d102      	bne.n	8007c80 <_printf_float+0x268>
 8007c7a:	6823      	ldr	r3, [r4, #0]
 8007c7c:	07d9      	lsls	r1, r3, #31
 8007c7e:	d5d8      	bpl.n	8007c32 <_printf_float+0x21a>
 8007c80:	4653      	mov	r3, sl
 8007c82:	465a      	mov	r2, fp
 8007c84:	4631      	mov	r1, r6
 8007c86:	4628      	mov	r0, r5
 8007c88:	47b8      	blx	r7
 8007c8a:	3001      	adds	r0, #1
 8007c8c:	f43f af12 	beq.w	8007ab4 <_printf_float+0x9c>
 8007c90:	f04f 0900 	mov.w	r9, #0
 8007c94:	f104 0a1a 	add.w	sl, r4, #26
 8007c98:	9b07      	ldr	r3, [sp, #28]
 8007c9a:	425b      	negs	r3, r3
 8007c9c:	454b      	cmp	r3, r9
 8007c9e:	dc01      	bgt.n	8007ca4 <_printf_float+0x28c>
 8007ca0:	9b08      	ldr	r3, [sp, #32]
 8007ca2:	e795      	b.n	8007bd0 <_printf_float+0x1b8>
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	4652      	mov	r2, sl
 8007ca8:	4631      	mov	r1, r6
 8007caa:	4628      	mov	r0, r5
 8007cac:	47b8      	blx	r7
 8007cae:	3001      	adds	r0, #1
 8007cb0:	f43f af00 	beq.w	8007ab4 <_printf_float+0x9c>
 8007cb4:	f109 0901 	add.w	r9, r9, #1
 8007cb8:	e7ee      	b.n	8007c98 <_printf_float+0x280>
 8007cba:	bf00      	nop
 8007cbc:	f3af 8000 	nop.w
 8007cc0:	ffffffff 	.word	0xffffffff
 8007cc4:	7fefffff 	.word	0x7fefffff
 8007cc8:	0800a7b0 	.word	0x0800a7b0
 8007ccc:	0800a7b4 	.word	0x0800a7b4
 8007cd0:	0800a7bc 	.word	0x0800a7bc
 8007cd4:	0800a7b8 	.word	0x0800a7b8
 8007cd8:	0800a7c0 	.word	0x0800a7c0
 8007cdc:	9a08      	ldr	r2, [sp, #32]
 8007cde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	bfa8      	it	ge
 8007ce4:	461a      	movge	r2, r3
 8007ce6:	2a00      	cmp	r2, #0
 8007ce8:	4691      	mov	r9, r2
 8007cea:	dc38      	bgt.n	8007d5e <_printf_float+0x346>
 8007cec:	2300      	movs	r3, #0
 8007cee:	9305      	str	r3, [sp, #20]
 8007cf0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cf4:	f104 021a 	add.w	r2, r4, #26
 8007cf8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007cfa:	9905      	ldr	r1, [sp, #20]
 8007cfc:	9304      	str	r3, [sp, #16]
 8007cfe:	eba3 0309 	sub.w	r3, r3, r9
 8007d02:	428b      	cmp	r3, r1
 8007d04:	dc33      	bgt.n	8007d6e <_printf_float+0x356>
 8007d06:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	db3c      	blt.n	8007d88 <_printf_float+0x370>
 8007d0e:	6823      	ldr	r3, [r4, #0]
 8007d10:	07da      	lsls	r2, r3, #31
 8007d12:	d439      	bmi.n	8007d88 <_printf_float+0x370>
 8007d14:	9b08      	ldr	r3, [sp, #32]
 8007d16:	9a04      	ldr	r2, [sp, #16]
 8007d18:	9907      	ldr	r1, [sp, #28]
 8007d1a:	1a9a      	subs	r2, r3, r2
 8007d1c:	eba3 0901 	sub.w	r9, r3, r1
 8007d20:	4591      	cmp	r9, r2
 8007d22:	bfa8      	it	ge
 8007d24:	4691      	movge	r9, r2
 8007d26:	f1b9 0f00 	cmp.w	r9, #0
 8007d2a:	dc35      	bgt.n	8007d98 <_printf_float+0x380>
 8007d2c:	f04f 0800 	mov.w	r8, #0
 8007d30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d34:	f104 0a1a 	add.w	sl, r4, #26
 8007d38:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007d3c:	1a9b      	subs	r3, r3, r2
 8007d3e:	eba3 0309 	sub.w	r3, r3, r9
 8007d42:	4543      	cmp	r3, r8
 8007d44:	f77f af75 	ble.w	8007c32 <_printf_float+0x21a>
 8007d48:	2301      	movs	r3, #1
 8007d4a:	4652      	mov	r2, sl
 8007d4c:	4631      	mov	r1, r6
 8007d4e:	4628      	mov	r0, r5
 8007d50:	47b8      	blx	r7
 8007d52:	3001      	adds	r0, #1
 8007d54:	f43f aeae 	beq.w	8007ab4 <_printf_float+0x9c>
 8007d58:	f108 0801 	add.w	r8, r8, #1
 8007d5c:	e7ec      	b.n	8007d38 <_printf_float+0x320>
 8007d5e:	4613      	mov	r3, r2
 8007d60:	4631      	mov	r1, r6
 8007d62:	4642      	mov	r2, r8
 8007d64:	4628      	mov	r0, r5
 8007d66:	47b8      	blx	r7
 8007d68:	3001      	adds	r0, #1
 8007d6a:	d1bf      	bne.n	8007cec <_printf_float+0x2d4>
 8007d6c:	e6a2      	b.n	8007ab4 <_printf_float+0x9c>
 8007d6e:	2301      	movs	r3, #1
 8007d70:	4631      	mov	r1, r6
 8007d72:	4628      	mov	r0, r5
 8007d74:	9204      	str	r2, [sp, #16]
 8007d76:	47b8      	blx	r7
 8007d78:	3001      	adds	r0, #1
 8007d7a:	f43f ae9b 	beq.w	8007ab4 <_printf_float+0x9c>
 8007d7e:	9b05      	ldr	r3, [sp, #20]
 8007d80:	9a04      	ldr	r2, [sp, #16]
 8007d82:	3301      	adds	r3, #1
 8007d84:	9305      	str	r3, [sp, #20]
 8007d86:	e7b7      	b.n	8007cf8 <_printf_float+0x2e0>
 8007d88:	4653      	mov	r3, sl
 8007d8a:	465a      	mov	r2, fp
 8007d8c:	4631      	mov	r1, r6
 8007d8e:	4628      	mov	r0, r5
 8007d90:	47b8      	blx	r7
 8007d92:	3001      	adds	r0, #1
 8007d94:	d1be      	bne.n	8007d14 <_printf_float+0x2fc>
 8007d96:	e68d      	b.n	8007ab4 <_printf_float+0x9c>
 8007d98:	9a04      	ldr	r2, [sp, #16]
 8007d9a:	464b      	mov	r3, r9
 8007d9c:	4442      	add	r2, r8
 8007d9e:	4631      	mov	r1, r6
 8007da0:	4628      	mov	r0, r5
 8007da2:	47b8      	blx	r7
 8007da4:	3001      	adds	r0, #1
 8007da6:	d1c1      	bne.n	8007d2c <_printf_float+0x314>
 8007da8:	e684      	b.n	8007ab4 <_printf_float+0x9c>
 8007daa:	9a08      	ldr	r2, [sp, #32]
 8007dac:	2a01      	cmp	r2, #1
 8007dae:	dc01      	bgt.n	8007db4 <_printf_float+0x39c>
 8007db0:	07db      	lsls	r3, r3, #31
 8007db2:	d537      	bpl.n	8007e24 <_printf_float+0x40c>
 8007db4:	2301      	movs	r3, #1
 8007db6:	4642      	mov	r2, r8
 8007db8:	4631      	mov	r1, r6
 8007dba:	4628      	mov	r0, r5
 8007dbc:	47b8      	blx	r7
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	f43f ae78 	beq.w	8007ab4 <_printf_float+0x9c>
 8007dc4:	4653      	mov	r3, sl
 8007dc6:	465a      	mov	r2, fp
 8007dc8:	4631      	mov	r1, r6
 8007dca:	4628      	mov	r0, r5
 8007dcc:	47b8      	blx	r7
 8007dce:	3001      	adds	r0, #1
 8007dd0:	f43f ae70 	beq.w	8007ab4 <_printf_float+0x9c>
 8007dd4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007dd8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007de0:	d01b      	beq.n	8007e1a <_printf_float+0x402>
 8007de2:	9b08      	ldr	r3, [sp, #32]
 8007de4:	f108 0201 	add.w	r2, r8, #1
 8007de8:	3b01      	subs	r3, #1
 8007dea:	4631      	mov	r1, r6
 8007dec:	4628      	mov	r0, r5
 8007dee:	47b8      	blx	r7
 8007df0:	3001      	adds	r0, #1
 8007df2:	d10e      	bne.n	8007e12 <_printf_float+0x3fa>
 8007df4:	e65e      	b.n	8007ab4 <_printf_float+0x9c>
 8007df6:	2301      	movs	r3, #1
 8007df8:	464a      	mov	r2, r9
 8007dfa:	4631      	mov	r1, r6
 8007dfc:	4628      	mov	r0, r5
 8007dfe:	47b8      	blx	r7
 8007e00:	3001      	adds	r0, #1
 8007e02:	f43f ae57 	beq.w	8007ab4 <_printf_float+0x9c>
 8007e06:	f108 0801 	add.w	r8, r8, #1
 8007e0a:	9b08      	ldr	r3, [sp, #32]
 8007e0c:	3b01      	subs	r3, #1
 8007e0e:	4543      	cmp	r3, r8
 8007e10:	dcf1      	bgt.n	8007df6 <_printf_float+0x3de>
 8007e12:	9b04      	ldr	r3, [sp, #16]
 8007e14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e18:	e6db      	b.n	8007bd2 <_printf_float+0x1ba>
 8007e1a:	f04f 0800 	mov.w	r8, #0
 8007e1e:	f104 091a 	add.w	r9, r4, #26
 8007e22:	e7f2      	b.n	8007e0a <_printf_float+0x3f2>
 8007e24:	2301      	movs	r3, #1
 8007e26:	4642      	mov	r2, r8
 8007e28:	e7df      	b.n	8007dea <_printf_float+0x3d2>
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	464a      	mov	r2, r9
 8007e2e:	4631      	mov	r1, r6
 8007e30:	4628      	mov	r0, r5
 8007e32:	47b8      	blx	r7
 8007e34:	3001      	adds	r0, #1
 8007e36:	f43f ae3d 	beq.w	8007ab4 <_printf_float+0x9c>
 8007e3a:	f108 0801 	add.w	r8, r8, #1
 8007e3e:	68e3      	ldr	r3, [r4, #12]
 8007e40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e42:	1a5b      	subs	r3, r3, r1
 8007e44:	4543      	cmp	r3, r8
 8007e46:	dcf0      	bgt.n	8007e2a <_printf_float+0x412>
 8007e48:	e6f7      	b.n	8007c3a <_printf_float+0x222>
 8007e4a:	f04f 0800 	mov.w	r8, #0
 8007e4e:	f104 0919 	add.w	r9, r4, #25
 8007e52:	e7f4      	b.n	8007e3e <_printf_float+0x426>

08007e54 <_printf_common>:
 8007e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e58:	4616      	mov	r6, r2
 8007e5a:	4699      	mov	r9, r3
 8007e5c:	688a      	ldr	r2, [r1, #8]
 8007e5e:	690b      	ldr	r3, [r1, #16]
 8007e60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e64:	4293      	cmp	r3, r2
 8007e66:	bfb8      	it	lt
 8007e68:	4613      	movlt	r3, r2
 8007e6a:	6033      	str	r3, [r6, #0]
 8007e6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e70:	4607      	mov	r7, r0
 8007e72:	460c      	mov	r4, r1
 8007e74:	b10a      	cbz	r2, 8007e7a <_printf_common+0x26>
 8007e76:	3301      	adds	r3, #1
 8007e78:	6033      	str	r3, [r6, #0]
 8007e7a:	6823      	ldr	r3, [r4, #0]
 8007e7c:	0699      	lsls	r1, r3, #26
 8007e7e:	bf42      	ittt	mi
 8007e80:	6833      	ldrmi	r3, [r6, #0]
 8007e82:	3302      	addmi	r3, #2
 8007e84:	6033      	strmi	r3, [r6, #0]
 8007e86:	6825      	ldr	r5, [r4, #0]
 8007e88:	f015 0506 	ands.w	r5, r5, #6
 8007e8c:	d106      	bne.n	8007e9c <_printf_common+0x48>
 8007e8e:	f104 0a19 	add.w	sl, r4, #25
 8007e92:	68e3      	ldr	r3, [r4, #12]
 8007e94:	6832      	ldr	r2, [r6, #0]
 8007e96:	1a9b      	subs	r3, r3, r2
 8007e98:	42ab      	cmp	r3, r5
 8007e9a:	dc26      	bgt.n	8007eea <_printf_common+0x96>
 8007e9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ea0:	1e13      	subs	r3, r2, #0
 8007ea2:	6822      	ldr	r2, [r4, #0]
 8007ea4:	bf18      	it	ne
 8007ea6:	2301      	movne	r3, #1
 8007ea8:	0692      	lsls	r2, r2, #26
 8007eaa:	d42b      	bmi.n	8007f04 <_printf_common+0xb0>
 8007eac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007eb0:	4649      	mov	r1, r9
 8007eb2:	4638      	mov	r0, r7
 8007eb4:	47c0      	blx	r8
 8007eb6:	3001      	adds	r0, #1
 8007eb8:	d01e      	beq.n	8007ef8 <_printf_common+0xa4>
 8007eba:	6823      	ldr	r3, [r4, #0]
 8007ebc:	68e5      	ldr	r5, [r4, #12]
 8007ebe:	6832      	ldr	r2, [r6, #0]
 8007ec0:	f003 0306 	and.w	r3, r3, #6
 8007ec4:	2b04      	cmp	r3, #4
 8007ec6:	bf08      	it	eq
 8007ec8:	1aad      	subeq	r5, r5, r2
 8007eca:	68a3      	ldr	r3, [r4, #8]
 8007ecc:	6922      	ldr	r2, [r4, #16]
 8007ece:	bf0c      	ite	eq
 8007ed0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ed4:	2500      	movne	r5, #0
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	bfc4      	itt	gt
 8007eda:	1a9b      	subgt	r3, r3, r2
 8007edc:	18ed      	addgt	r5, r5, r3
 8007ede:	2600      	movs	r6, #0
 8007ee0:	341a      	adds	r4, #26
 8007ee2:	42b5      	cmp	r5, r6
 8007ee4:	d11a      	bne.n	8007f1c <_printf_common+0xc8>
 8007ee6:	2000      	movs	r0, #0
 8007ee8:	e008      	b.n	8007efc <_printf_common+0xa8>
 8007eea:	2301      	movs	r3, #1
 8007eec:	4652      	mov	r2, sl
 8007eee:	4649      	mov	r1, r9
 8007ef0:	4638      	mov	r0, r7
 8007ef2:	47c0      	blx	r8
 8007ef4:	3001      	adds	r0, #1
 8007ef6:	d103      	bne.n	8007f00 <_printf_common+0xac>
 8007ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8007efc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f00:	3501      	adds	r5, #1
 8007f02:	e7c6      	b.n	8007e92 <_printf_common+0x3e>
 8007f04:	18e1      	adds	r1, r4, r3
 8007f06:	1c5a      	adds	r2, r3, #1
 8007f08:	2030      	movs	r0, #48	; 0x30
 8007f0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f0e:	4422      	add	r2, r4
 8007f10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f18:	3302      	adds	r3, #2
 8007f1a:	e7c7      	b.n	8007eac <_printf_common+0x58>
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	4622      	mov	r2, r4
 8007f20:	4649      	mov	r1, r9
 8007f22:	4638      	mov	r0, r7
 8007f24:	47c0      	blx	r8
 8007f26:	3001      	adds	r0, #1
 8007f28:	d0e6      	beq.n	8007ef8 <_printf_common+0xa4>
 8007f2a:	3601      	adds	r6, #1
 8007f2c:	e7d9      	b.n	8007ee2 <_printf_common+0x8e>
	...

08007f30 <_printf_i>:
 8007f30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f34:	7e0f      	ldrb	r7, [r1, #24]
 8007f36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f38:	2f78      	cmp	r7, #120	; 0x78
 8007f3a:	4691      	mov	r9, r2
 8007f3c:	4680      	mov	r8, r0
 8007f3e:	460c      	mov	r4, r1
 8007f40:	469a      	mov	sl, r3
 8007f42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007f46:	d807      	bhi.n	8007f58 <_printf_i+0x28>
 8007f48:	2f62      	cmp	r7, #98	; 0x62
 8007f4a:	d80a      	bhi.n	8007f62 <_printf_i+0x32>
 8007f4c:	2f00      	cmp	r7, #0
 8007f4e:	f000 80d8 	beq.w	8008102 <_printf_i+0x1d2>
 8007f52:	2f58      	cmp	r7, #88	; 0x58
 8007f54:	f000 80a3 	beq.w	800809e <_printf_i+0x16e>
 8007f58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007f60:	e03a      	b.n	8007fd8 <_printf_i+0xa8>
 8007f62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007f66:	2b15      	cmp	r3, #21
 8007f68:	d8f6      	bhi.n	8007f58 <_printf_i+0x28>
 8007f6a:	a101      	add	r1, pc, #4	; (adr r1, 8007f70 <_printf_i+0x40>)
 8007f6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f70:	08007fc9 	.word	0x08007fc9
 8007f74:	08007fdd 	.word	0x08007fdd
 8007f78:	08007f59 	.word	0x08007f59
 8007f7c:	08007f59 	.word	0x08007f59
 8007f80:	08007f59 	.word	0x08007f59
 8007f84:	08007f59 	.word	0x08007f59
 8007f88:	08007fdd 	.word	0x08007fdd
 8007f8c:	08007f59 	.word	0x08007f59
 8007f90:	08007f59 	.word	0x08007f59
 8007f94:	08007f59 	.word	0x08007f59
 8007f98:	08007f59 	.word	0x08007f59
 8007f9c:	080080e9 	.word	0x080080e9
 8007fa0:	0800800d 	.word	0x0800800d
 8007fa4:	080080cb 	.word	0x080080cb
 8007fa8:	08007f59 	.word	0x08007f59
 8007fac:	08007f59 	.word	0x08007f59
 8007fb0:	0800810b 	.word	0x0800810b
 8007fb4:	08007f59 	.word	0x08007f59
 8007fb8:	0800800d 	.word	0x0800800d
 8007fbc:	08007f59 	.word	0x08007f59
 8007fc0:	08007f59 	.word	0x08007f59
 8007fc4:	080080d3 	.word	0x080080d3
 8007fc8:	682b      	ldr	r3, [r5, #0]
 8007fca:	1d1a      	adds	r2, r3, #4
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	602a      	str	r2, [r5, #0]
 8007fd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e0a3      	b.n	8008124 <_printf_i+0x1f4>
 8007fdc:	6820      	ldr	r0, [r4, #0]
 8007fde:	6829      	ldr	r1, [r5, #0]
 8007fe0:	0606      	lsls	r6, r0, #24
 8007fe2:	f101 0304 	add.w	r3, r1, #4
 8007fe6:	d50a      	bpl.n	8007ffe <_printf_i+0xce>
 8007fe8:	680e      	ldr	r6, [r1, #0]
 8007fea:	602b      	str	r3, [r5, #0]
 8007fec:	2e00      	cmp	r6, #0
 8007fee:	da03      	bge.n	8007ff8 <_printf_i+0xc8>
 8007ff0:	232d      	movs	r3, #45	; 0x2d
 8007ff2:	4276      	negs	r6, r6
 8007ff4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ff8:	485e      	ldr	r0, [pc, #376]	; (8008174 <_printf_i+0x244>)
 8007ffa:	230a      	movs	r3, #10
 8007ffc:	e019      	b.n	8008032 <_printf_i+0x102>
 8007ffe:	680e      	ldr	r6, [r1, #0]
 8008000:	602b      	str	r3, [r5, #0]
 8008002:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008006:	bf18      	it	ne
 8008008:	b236      	sxthne	r6, r6
 800800a:	e7ef      	b.n	8007fec <_printf_i+0xbc>
 800800c:	682b      	ldr	r3, [r5, #0]
 800800e:	6820      	ldr	r0, [r4, #0]
 8008010:	1d19      	adds	r1, r3, #4
 8008012:	6029      	str	r1, [r5, #0]
 8008014:	0601      	lsls	r1, r0, #24
 8008016:	d501      	bpl.n	800801c <_printf_i+0xec>
 8008018:	681e      	ldr	r6, [r3, #0]
 800801a:	e002      	b.n	8008022 <_printf_i+0xf2>
 800801c:	0646      	lsls	r6, r0, #25
 800801e:	d5fb      	bpl.n	8008018 <_printf_i+0xe8>
 8008020:	881e      	ldrh	r6, [r3, #0]
 8008022:	4854      	ldr	r0, [pc, #336]	; (8008174 <_printf_i+0x244>)
 8008024:	2f6f      	cmp	r7, #111	; 0x6f
 8008026:	bf0c      	ite	eq
 8008028:	2308      	moveq	r3, #8
 800802a:	230a      	movne	r3, #10
 800802c:	2100      	movs	r1, #0
 800802e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008032:	6865      	ldr	r5, [r4, #4]
 8008034:	60a5      	str	r5, [r4, #8]
 8008036:	2d00      	cmp	r5, #0
 8008038:	bfa2      	ittt	ge
 800803a:	6821      	ldrge	r1, [r4, #0]
 800803c:	f021 0104 	bicge.w	r1, r1, #4
 8008040:	6021      	strge	r1, [r4, #0]
 8008042:	b90e      	cbnz	r6, 8008048 <_printf_i+0x118>
 8008044:	2d00      	cmp	r5, #0
 8008046:	d04d      	beq.n	80080e4 <_printf_i+0x1b4>
 8008048:	4615      	mov	r5, r2
 800804a:	fbb6 f1f3 	udiv	r1, r6, r3
 800804e:	fb03 6711 	mls	r7, r3, r1, r6
 8008052:	5dc7      	ldrb	r7, [r0, r7]
 8008054:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008058:	4637      	mov	r7, r6
 800805a:	42bb      	cmp	r3, r7
 800805c:	460e      	mov	r6, r1
 800805e:	d9f4      	bls.n	800804a <_printf_i+0x11a>
 8008060:	2b08      	cmp	r3, #8
 8008062:	d10b      	bne.n	800807c <_printf_i+0x14c>
 8008064:	6823      	ldr	r3, [r4, #0]
 8008066:	07de      	lsls	r6, r3, #31
 8008068:	d508      	bpl.n	800807c <_printf_i+0x14c>
 800806a:	6923      	ldr	r3, [r4, #16]
 800806c:	6861      	ldr	r1, [r4, #4]
 800806e:	4299      	cmp	r1, r3
 8008070:	bfde      	ittt	le
 8008072:	2330      	movle	r3, #48	; 0x30
 8008074:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008078:	f105 35ff 	addle.w	r5, r5, #4294967295
 800807c:	1b52      	subs	r2, r2, r5
 800807e:	6122      	str	r2, [r4, #16]
 8008080:	f8cd a000 	str.w	sl, [sp]
 8008084:	464b      	mov	r3, r9
 8008086:	aa03      	add	r2, sp, #12
 8008088:	4621      	mov	r1, r4
 800808a:	4640      	mov	r0, r8
 800808c:	f7ff fee2 	bl	8007e54 <_printf_common>
 8008090:	3001      	adds	r0, #1
 8008092:	d14c      	bne.n	800812e <_printf_i+0x1fe>
 8008094:	f04f 30ff 	mov.w	r0, #4294967295
 8008098:	b004      	add	sp, #16
 800809a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800809e:	4835      	ldr	r0, [pc, #212]	; (8008174 <_printf_i+0x244>)
 80080a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80080a4:	6829      	ldr	r1, [r5, #0]
 80080a6:	6823      	ldr	r3, [r4, #0]
 80080a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80080ac:	6029      	str	r1, [r5, #0]
 80080ae:	061d      	lsls	r5, r3, #24
 80080b0:	d514      	bpl.n	80080dc <_printf_i+0x1ac>
 80080b2:	07df      	lsls	r7, r3, #31
 80080b4:	bf44      	itt	mi
 80080b6:	f043 0320 	orrmi.w	r3, r3, #32
 80080ba:	6023      	strmi	r3, [r4, #0]
 80080bc:	b91e      	cbnz	r6, 80080c6 <_printf_i+0x196>
 80080be:	6823      	ldr	r3, [r4, #0]
 80080c0:	f023 0320 	bic.w	r3, r3, #32
 80080c4:	6023      	str	r3, [r4, #0]
 80080c6:	2310      	movs	r3, #16
 80080c8:	e7b0      	b.n	800802c <_printf_i+0xfc>
 80080ca:	6823      	ldr	r3, [r4, #0]
 80080cc:	f043 0320 	orr.w	r3, r3, #32
 80080d0:	6023      	str	r3, [r4, #0]
 80080d2:	2378      	movs	r3, #120	; 0x78
 80080d4:	4828      	ldr	r0, [pc, #160]	; (8008178 <_printf_i+0x248>)
 80080d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80080da:	e7e3      	b.n	80080a4 <_printf_i+0x174>
 80080dc:	0659      	lsls	r1, r3, #25
 80080de:	bf48      	it	mi
 80080e0:	b2b6      	uxthmi	r6, r6
 80080e2:	e7e6      	b.n	80080b2 <_printf_i+0x182>
 80080e4:	4615      	mov	r5, r2
 80080e6:	e7bb      	b.n	8008060 <_printf_i+0x130>
 80080e8:	682b      	ldr	r3, [r5, #0]
 80080ea:	6826      	ldr	r6, [r4, #0]
 80080ec:	6961      	ldr	r1, [r4, #20]
 80080ee:	1d18      	adds	r0, r3, #4
 80080f0:	6028      	str	r0, [r5, #0]
 80080f2:	0635      	lsls	r5, r6, #24
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	d501      	bpl.n	80080fc <_printf_i+0x1cc>
 80080f8:	6019      	str	r1, [r3, #0]
 80080fa:	e002      	b.n	8008102 <_printf_i+0x1d2>
 80080fc:	0670      	lsls	r0, r6, #25
 80080fe:	d5fb      	bpl.n	80080f8 <_printf_i+0x1c8>
 8008100:	8019      	strh	r1, [r3, #0]
 8008102:	2300      	movs	r3, #0
 8008104:	6123      	str	r3, [r4, #16]
 8008106:	4615      	mov	r5, r2
 8008108:	e7ba      	b.n	8008080 <_printf_i+0x150>
 800810a:	682b      	ldr	r3, [r5, #0]
 800810c:	1d1a      	adds	r2, r3, #4
 800810e:	602a      	str	r2, [r5, #0]
 8008110:	681d      	ldr	r5, [r3, #0]
 8008112:	6862      	ldr	r2, [r4, #4]
 8008114:	2100      	movs	r1, #0
 8008116:	4628      	mov	r0, r5
 8008118:	f7f8 f89a 	bl	8000250 <memchr>
 800811c:	b108      	cbz	r0, 8008122 <_printf_i+0x1f2>
 800811e:	1b40      	subs	r0, r0, r5
 8008120:	6060      	str	r0, [r4, #4]
 8008122:	6863      	ldr	r3, [r4, #4]
 8008124:	6123      	str	r3, [r4, #16]
 8008126:	2300      	movs	r3, #0
 8008128:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800812c:	e7a8      	b.n	8008080 <_printf_i+0x150>
 800812e:	6923      	ldr	r3, [r4, #16]
 8008130:	462a      	mov	r2, r5
 8008132:	4649      	mov	r1, r9
 8008134:	4640      	mov	r0, r8
 8008136:	47d0      	blx	sl
 8008138:	3001      	adds	r0, #1
 800813a:	d0ab      	beq.n	8008094 <_printf_i+0x164>
 800813c:	6823      	ldr	r3, [r4, #0]
 800813e:	079b      	lsls	r3, r3, #30
 8008140:	d413      	bmi.n	800816a <_printf_i+0x23a>
 8008142:	68e0      	ldr	r0, [r4, #12]
 8008144:	9b03      	ldr	r3, [sp, #12]
 8008146:	4298      	cmp	r0, r3
 8008148:	bfb8      	it	lt
 800814a:	4618      	movlt	r0, r3
 800814c:	e7a4      	b.n	8008098 <_printf_i+0x168>
 800814e:	2301      	movs	r3, #1
 8008150:	4632      	mov	r2, r6
 8008152:	4649      	mov	r1, r9
 8008154:	4640      	mov	r0, r8
 8008156:	47d0      	blx	sl
 8008158:	3001      	adds	r0, #1
 800815a:	d09b      	beq.n	8008094 <_printf_i+0x164>
 800815c:	3501      	adds	r5, #1
 800815e:	68e3      	ldr	r3, [r4, #12]
 8008160:	9903      	ldr	r1, [sp, #12]
 8008162:	1a5b      	subs	r3, r3, r1
 8008164:	42ab      	cmp	r3, r5
 8008166:	dcf2      	bgt.n	800814e <_printf_i+0x21e>
 8008168:	e7eb      	b.n	8008142 <_printf_i+0x212>
 800816a:	2500      	movs	r5, #0
 800816c:	f104 0619 	add.w	r6, r4, #25
 8008170:	e7f5      	b.n	800815e <_printf_i+0x22e>
 8008172:	bf00      	nop
 8008174:	0800a7c2 	.word	0x0800a7c2
 8008178:	0800a7d3 	.word	0x0800a7d3

0800817c <siprintf>:
 800817c:	b40e      	push	{r1, r2, r3}
 800817e:	b500      	push	{lr}
 8008180:	b09c      	sub	sp, #112	; 0x70
 8008182:	ab1d      	add	r3, sp, #116	; 0x74
 8008184:	9002      	str	r0, [sp, #8]
 8008186:	9006      	str	r0, [sp, #24]
 8008188:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800818c:	4809      	ldr	r0, [pc, #36]	; (80081b4 <siprintf+0x38>)
 800818e:	9107      	str	r1, [sp, #28]
 8008190:	9104      	str	r1, [sp, #16]
 8008192:	4909      	ldr	r1, [pc, #36]	; (80081b8 <siprintf+0x3c>)
 8008194:	f853 2b04 	ldr.w	r2, [r3], #4
 8008198:	9105      	str	r1, [sp, #20]
 800819a:	6800      	ldr	r0, [r0, #0]
 800819c:	9301      	str	r3, [sp, #4]
 800819e:	a902      	add	r1, sp, #8
 80081a0:	f001 fb98 	bl	80098d4 <_svfiprintf_r>
 80081a4:	9b02      	ldr	r3, [sp, #8]
 80081a6:	2200      	movs	r2, #0
 80081a8:	701a      	strb	r2, [r3, #0]
 80081aa:	b01c      	add	sp, #112	; 0x70
 80081ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80081b0:	b003      	add	sp, #12
 80081b2:	4770      	bx	lr
 80081b4:	20000024 	.word	0x20000024
 80081b8:	ffff0208 	.word	0xffff0208

080081bc <strncmp>:
 80081bc:	b510      	push	{r4, lr}
 80081be:	b17a      	cbz	r2, 80081e0 <strncmp+0x24>
 80081c0:	4603      	mov	r3, r0
 80081c2:	3901      	subs	r1, #1
 80081c4:	1884      	adds	r4, r0, r2
 80081c6:	f813 0b01 	ldrb.w	r0, [r3], #1
 80081ca:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80081ce:	4290      	cmp	r0, r2
 80081d0:	d101      	bne.n	80081d6 <strncmp+0x1a>
 80081d2:	42a3      	cmp	r3, r4
 80081d4:	d101      	bne.n	80081da <strncmp+0x1e>
 80081d6:	1a80      	subs	r0, r0, r2
 80081d8:	bd10      	pop	{r4, pc}
 80081da:	2800      	cmp	r0, #0
 80081dc:	d1f3      	bne.n	80081c6 <strncmp+0xa>
 80081de:	e7fa      	b.n	80081d6 <strncmp+0x1a>
 80081e0:	4610      	mov	r0, r2
 80081e2:	e7f9      	b.n	80081d8 <strncmp+0x1c>

080081e4 <_strtol_l.constprop.0>:
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081ea:	d001      	beq.n	80081f0 <_strtol_l.constprop.0+0xc>
 80081ec:	2b24      	cmp	r3, #36	; 0x24
 80081ee:	d906      	bls.n	80081fe <_strtol_l.constprop.0+0x1a>
 80081f0:	f7ff fb4e 	bl	8007890 <__errno>
 80081f4:	2316      	movs	r3, #22
 80081f6:	6003      	str	r3, [r0, #0]
 80081f8:	2000      	movs	r0, #0
 80081fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081fe:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80082e4 <_strtol_l.constprop.0+0x100>
 8008202:	460d      	mov	r5, r1
 8008204:	462e      	mov	r6, r5
 8008206:	f815 4b01 	ldrb.w	r4, [r5], #1
 800820a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800820e:	f017 0708 	ands.w	r7, r7, #8
 8008212:	d1f7      	bne.n	8008204 <_strtol_l.constprop.0+0x20>
 8008214:	2c2d      	cmp	r4, #45	; 0x2d
 8008216:	d132      	bne.n	800827e <_strtol_l.constprop.0+0x9a>
 8008218:	782c      	ldrb	r4, [r5, #0]
 800821a:	2701      	movs	r7, #1
 800821c:	1cb5      	adds	r5, r6, #2
 800821e:	2b00      	cmp	r3, #0
 8008220:	d05b      	beq.n	80082da <_strtol_l.constprop.0+0xf6>
 8008222:	2b10      	cmp	r3, #16
 8008224:	d109      	bne.n	800823a <_strtol_l.constprop.0+0x56>
 8008226:	2c30      	cmp	r4, #48	; 0x30
 8008228:	d107      	bne.n	800823a <_strtol_l.constprop.0+0x56>
 800822a:	782c      	ldrb	r4, [r5, #0]
 800822c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008230:	2c58      	cmp	r4, #88	; 0x58
 8008232:	d14d      	bne.n	80082d0 <_strtol_l.constprop.0+0xec>
 8008234:	786c      	ldrb	r4, [r5, #1]
 8008236:	2310      	movs	r3, #16
 8008238:	3502      	adds	r5, #2
 800823a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800823e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008242:	f04f 0c00 	mov.w	ip, #0
 8008246:	fbb8 f9f3 	udiv	r9, r8, r3
 800824a:	4666      	mov	r6, ip
 800824c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008250:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008254:	f1be 0f09 	cmp.w	lr, #9
 8008258:	d816      	bhi.n	8008288 <_strtol_l.constprop.0+0xa4>
 800825a:	4674      	mov	r4, lr
 800825c:	42a3      	cmp	r3, r4
 800825e:	dd24      	ble.n	80082aa <_strtol_l.constprop.0+0xc6>
 8008260:	f1bc 0f00 	cmp.w	ip, #0
 8008264:	db1e      	blt.n	80082a4 <_strtol_l.constprop.0+0xc0>
 8008266:	45b1      	cmp	r9, r6
 8008268:	d31c      	bcc.n	80082a4 <_strtol_l.constprop.0+0xc0>
 800826a:	d101      	bne.n	8008270 <_strtol_l.constprop.0+0x8c>
 800826c:	45a2      	cmp	sl, r4
 800826e:	db19      	blt.n	80082a4 <_strtol_l.constprop.0+0xc0>
 8008270:	fb06 4603 	mla	r6, r6, r3, r4
 8008274:	f04f 0c01 	mov.w	ip, #1
 8008278:	f815 4b01 	ldrb.w	r4, [r5], #1
 800827c:	e7e8      	b.n	8008250 <_strtol_l.constprop.0+0x6c>
 800827e:	2c2b      	cmp	r4, #43	; 0x2b
 8008280:	bf04      	itt	eq
 8008282:	782c      	ldrbeq	r4, [r5, #0]
 8008284:	1cb5      	addeq	r5, r6, #2
 8008286:	e7ca      	b.n	800821e <_strtol_l.constprop.0+0x3a>
 8008288:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800828c:	f1be 0f19 	cmp.w	lr, #25
 8008290:	d801      	bhi.n	8008296 <_strtol_l.constprop.0+0xb2>
 8008292:	3c37      	subs	r4, #55	; 0x37
 8008294:	e7e2      	b.n	800825c <_strtol_l.constprop.0+0x78>
 8008296:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800829a:	f1be 0f19 	cmp.w	lr, #25
 800829e:	d804      	bhi.n	80082aa <_strtol_l.constprop.0+0xc6>
 80082a0:	3c57      	subs	r4, #87	; 0x57
 80082a2:	e7db      	b.n	800825c <_strtol_l.constprop.0+0x78>
 80082a4:	f04f 3cff 	mov.w	ip, #4294967295
 80082a8:	e7e6      	b.n	8008278 <_strtol_l.constprop.0+0x94>
 80082aa:	f1bc 0f00 	cmp.w	ip, #0
 80082ae:	da05      	bge.n	80082bc <_strtol_l.constprop.0+0xd8>
 80082b0:	2322      	movs	r3, #34	; 0x22
 80082b2:	6003      	str	r3, [r0, #0]
 80082b4:	4646      	mov	r6, r8
 80082b6:	b942      	cbnz	r2, 80082ca <_strtol_l.constprop.0+0xe6>
 80082b8:	4630      	mov	r0, r6
 80082ba:	e79e      	b.n	80081fa <_strtol_l.constprop.0+0x16>
 80082bc:	b107      	cbz	r7, 80082c0 <_strtol_l.constprop.0+0xdc>
 80082be:	4276      	negs	r6, r6
 80082c0:	2a00      	cmp	r2, #0
 80082c2:	d0f9      	beq.n	80082b8 <_strtol_l.constprop.0+0xd4>
 80082c4:	f1bc 0f00 	cmp.w	ip, #0
 80082c8:	d000      	beq.n	80082cc <_strtol_l.constprop.0+0xe8>
 80082ca:	1e69      	subs	r1, r5, #1
 80082cc:	6011      	str	r1, [r2, #0]
 80082ce:	e7f3      	b.n	80082b8 <_strtol_l.constprop.0+0xd4>
 80082d0:	2430      	movs	r4, #48	; 0x30
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d1b1      	bne.n	800823a <_strtol_l.constprop.0+0x56>
 80082d6:	2308      	movs	r3, #8
 80082d8:	e7af      	b.n	800823a <_strtol_l.constprop.0+0x56>
 80082da:	2c30      	cmp	r4, #48	; 0x30
 80082dc:	d0a5      	beq.n	800822a <_strtol_l.constprop.0+0x46>
 80082de:	230a      	movs	r3, #10
 80082e0:	e7ab      	b.n	800823a <_strtol_l.constprop.0+0x56>
 80082e2:	bf00      	nop
 80082e4:	0800a7e5 	.word	0x0800a7e5

080082e8 <strtol>:
 80082e8:	4613      	mov	r3, r2
 80082ea:	460a      	mov	r2, r1
 80082ec:	4601      	mov	r1, r0
 80082ee:	4802      	ldr	r0, [pc, #8]	; (80082f8 <strtol+0x10>)
 80082f0:	6800      	ldr	r0, [r0, #0]
 80082f2:	f7ff bf77 	b.w	80081e4 <_strtol_l.constprop.0>
 80082f6:	bf00      	nop
 80082f8:	20000024 	.word	0x20000024

080082fc <quorem>:
 80082fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008300:	6903      	ldr	r3, [r0, #16]
 8008302:	690c      	ldr	r4, [r1, #16]
 8008304:	42a3      	cmp	r3, r4
 8008306:	4607      	mov	r7, r0
 8008308:	f2c0 8081 	blt.w	800840e <quorem+0x112>
 800830c:	3c01      	subs	r4, #1
 800830e:	f101 0814 	add.w	r8, r1, #20
 8008312:	f100 0514 	add.w	r5, r0, #20
 8008316:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800831a:	9301      	str	r3, [sp, #4]
 800831c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008320:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008324:	3301      	adds	r3, #1
 8008326:	429a      	cmp	r2, r3
 8008328:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800832c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008330:	fbb2 f6f3 	udiv	r6, r2, r3
 8008334:	d331      	bcc.n	800839a <quorem+0x9e>
 8008336:	f04f 0e00 	mov.w	lr, #0
 800833a:	4640      	mov	r0, r8
 800833c:	46ac      	mov	ip, r5
 800833e:	46f2      	mov	sl, lr
 8008340:	f850 2b04 	ldr.w	r2, [r0], #4
 8008344:	b293      	uxth	r3, r2
 8008346:	fb06 e303 	mla	r3, r6, r3, lr
 800834a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800834e:	b29b      	uxth	r3, r3
 8008350:	ebaa 0303 	sub.w	r3, sl, r3
 8008354:	f8dc a000 	ldr.w	sl, [ip]
 8008358:	0c12      	lsrs	r2, r2, #16
 800835a:	fa13 f38a 	uxtah	r3, r3, sl
 800835e:	fb06 e202 	mla	r2, r6, r2, lr
 8008362:	9300      	str	r3, [sp, #0]
 8008364:	9b00      	ldr	r3, [sp, #0]
 8008366:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800836a:	b292      	uxth	r2, r2
 800836c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008370:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008374:	f8bd 3000 	ldrh.w	r3, [sp]
 8008378:	4581      	cmp	r9, r0
 800837a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800837e:	f84c 3b04 	str.w	r3, [ip], #4
 8008382:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008386:	d2db      	bcs.n	8008340 <quorem+0x44>
 8008388:	f855 300b 	ldr.w	r3, [r5, fp]
 800838c:	b92b      	cbnz	r3, 800839a <quorem+0x9e>
 800838e:	9b01      	ldr	r3, [sp, #4]
 8008390:	3b04      	subs	r3, #4
 8008392:	429d      	cmp	r5, r3
 8008394:	461a      	mov	r2, r3
 8008396:	d32e      	bcc.n	80083f6 <quorem+0xfa>
 8008398:	613c      	str	r4, [r7, #16]
 800839a:	4638      	mov	r0, r7
 800839c:	f001 f846 	bl	800942c <__mcmp>
 80083a0:	2800      	cmp	r0, #0
 80083a2:	db24      	blt.n	80083ee <quorem+0xf2>
 80083a4:	3601      	adds	r6, #1
 80083a6:	4628      	mov	r0, r5
 80083a8:	f04f 0c00 	mov.w	ip, #0
 80083ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80083b0:	f8d0 e000 	ldr.w	lr, [r0]
 80083b4:	b293      	uxth	r3, r2
 80083b6:	ebac 0303 	sub.w	r3, ip, r3
 80083ba:	0c12      	lsrs	r2, r2, #16
 80083bc:	fa13 f38e 	uxtah	r3, r3, lr
 80083c0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80083c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083ce:	45c1      	cmp	r9, r8
 80083d0:	f840 3b04 	str.w	r3, [r0], #4
 80083d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80083d8:	d2e8      	bcs.n	80083ac <quorem+0xb0>
 80083da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083e2:	b922      	cbnz	r2, 80083ee <quorem+0xf2>
 80083e4:	3b04      	subs	r3, #4
 80083e6:	429d      	cmp	r5, r3
 80083e8:	461a      	mov	r2, r3
 80083ea:	d30a      	bcc.n	8008402 <quorem+0x106>
 80083ec:	613c      	str	r4, [r7, #16]
 80083ee:	4630      	mov	r0, r6
 80083f0:	b003      	add	sp, #12
 80083f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083f6:	6812      	ldr	r2, [r2, #0]
 80083f8:	3b04      	subs	r3, #4
 80083fa:	2a00      	cmp	r2, #0
 80083fc:	d1cc      	bne.n	8008398 <quorem+0x9c>
 80083fe:	3c01      	subs	r4, #1
 8008400:	e7c7      	b.n	8008392 <quorem+0x96>
 8008402:	6812      	ldr	r2, [r2, #0]
 8008404:	3b04      	subs	r3, #4
 8008406:	2a00      	cmp	r2, #0
 8008408:	d1f0      	bne.n	80083ec <quorem+0xf0>
 800840a:	3c01      	subs	r4, #1
 800840c:	e7eb      	b.n	80083e6 <quorem+0xea>
 800840e:	2000      	movs	r0, #0
 8008410:	e7ee      	b.n	80083f0 <quorem+0xf4>
 8008412:	0000      	movs	r0, r0
 8008414:	0000      	movs	r0, r0
	...

08008418 <_dtoa_r>:
 8008418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800841c:	ed2d 8b02 	vpush	{d8}
 8008420:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008422:	b091      	sub	sp, #68	; 0x44
 8008424:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008428:	ec59 8b10 	vmov	r8, r9, d0
 800842c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800842e:	9106      	str	r1, [sp, #24]
 8008430:	4606      	mov	r6, r0
 8008432:	9208      	str	r2, [sp, #32]
 8008434:	930c      	str	r3, [sp, #48]	; 0x30
 8008436:	b975      	cbnz	r5, 8008456 <_dtoa_r+0x3e>
 8008438:	2010      	movs	r0, #16
 800843a:	f000 fd5f 	bl	8008efc <malloc>
 800843e:	4602      	mov	r2, r0
 8008440:	6270      	str	r0, [r6, #36]	; 0x24
 8008442:	b920      	cbnz	r0, 800844e <_dtoa_r+0x36>
 8008444:	4baa      	ldr	r3, [pc, #680]	; (80086f0 <_dtoa_r+0x2d8>)
 8008446:	21ea      	movs	r1, #234	; 0xea
 8008448:	48aa      	ldr	r0, [pc, #680]	; (80086f4 <_dtoa_r+0x2dc>)
 800844a:	f001 fb53 	bl	8009af4 <__assert_func>
 800844e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008452:	6005      	str	r5, [r0, #0]
 8008454:	60c5      	str	r5, [r0, #12]
 8008456:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008458:	6819      	ldr	r1, [r3, #0]
 800845a:	b151      	cbz	r1, 8008472 <_dtoa_r+0x5a>
 800845c:	685a      	ldr	r2, [r3, #4]
 800845e:	604a      	str	r2, [r1, #4]
 8008460:	2301      	movs	r3, #1
 8008462:	4093      	lsls	r3, r2
 8008464:	608b      	str	r3, [r1, #8]
 8008466:	4630      	mov	r0, r6
 8008468:	f000 fd9e 	bl	8008fa8 <_Bfree>
 800846c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800846e:	2200      	movs	r2, #0
 8008470:	601a      	str	r2, [r3, #0]
 8008472:	f1b9 0300 	subs.w	r3, r9, #0
 8008476:	bfbb      	ittet	lt
 8008478:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800847c:	9303      	strlt	r3, [sp, #12]
 800847e:	2300      	movge	r3, #0
 8008480:	2201      	movlt	r2, #1
 8008482:	bfac      	ite	ge
 8008484:	6023      	strge	r3, [r4, #0]
 8008486:	6022      	strlt	r2, [r4, #0]
 8008488:	4b9b      	ldr	r3, [pc, #620]	; (80086f8 <_dtoa_r+0x2e0>)
 800848a:	9c03      	ldr	r4, [sp, #12]
 800848c:	43a3      	bics	r3, r4
 800848e:	d11c      	bne.n	80084ca <_dtoa_r+0xb2>
 8008490:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008492:	f242 730f 	movw	r3, #9999	; 0x270f
 8008496:	6013      	str	r3, [r2, #0]
 8008498:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800849c:	ea53 0308 	orrs.w	r3, r3, r8
 80084a0:	f000 84fd 	beq.w	8008e9e <_dtoa_r+0xa86>
 80084a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084a6:	b963      	cbnz	r3, 80084c2 <_dtoa_r+0xaa>
 80084a8:	4b94      	ldr	r3, [pc, #592]	; (80086fc <_dtoa_r+0x2e4>)
 80084aa:	e01f      	b.n	80084ec <_dtoa_r+0xd4>
 80084ac:	4b94      	ldr	r3, [pc, #592]	; (8008700 <_dtoa_r+0x2e8>)
 80084ae:	9301      	str	r3, [sp, #4]
 80084b0:	3308      	adds	r3, #8
 80084b2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80084b4:	6013      	str	r3, [r2, #0]
 80084b6:	9801      	ldr	r0, [sp, #4]
 80084b8:	b011      	add	sp, #68	; 0x44
 80084ba:	ecbd 8b02 	vpop	{d8}
 80084be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c2:	4b8e      	ldr	r3, [pc, #568]	; (80086fc <_dtoa_r+0x2e4>)
 80084c4:	9301      	str	r3, [sp, #4]
 80084c6:	3303      	adds	r3, #3
 80084c8:	e7f3      	b.n	80084b2 <_dtoa_r+0x9a>
 80084ca:	ed9d 8b02 	vldr	d8, [sp, #8]
 80084ce:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80084d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084d6:	d10b      	bne.n	80084f0 <_dtoa_r+0xd8>
 80084d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80084da:	2301      	movs	r3, #1
 80084dc:	6013      	str	r3, [r2, #0]
 80084de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	f000 84d9 	beq.w	8008e98 <_dtoa_r+0xa80>
 80084e6:	4887      	ldr	r0, [pc, #540]	; (8008704 <_dtoa_r+0x2ec>)
 80084e8:	6018      	str	r0, [r3, #0]
 80084ea:	1e43      	subs	r3, r0, #1
 80084ec:	9301      	str	r3, [sp, #4]
 80084ee:	e7e2      	b.n	80084b6 <_dtoa_r+0x9e>
 80084f0:	a90f      	add	r1, sp, #60	; 0x3c
 80084f2:	aa0e      	add	r2, sp, #56	; 0x38
 80084f4:	4630      	mov	r0, r6
 80084f6:	eeb0 0b48 	vmov.f64	d0, d8
 80084fa:	f001 f83d 	bl	8009578 <__d2b>
 80084fe:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8008502:	4605      	mov	r5, r0
 8008504:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008506:	2900      	cmp	r1, #0
 8008508:	d046      	beq.n	8008598 <_dtoa_r+0x180>
 800850a:	ee18 4a90 	vmov	r4, s17
 800850e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008512:	ec53 2b18 	vmov	r2, r3, d8
 8008516:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800851a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800851e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8008522:	2400      	movs	r4, #0
 8008524:	ec43 2b16 	vmov	d6, r2, r3
 8008528:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800852c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80086d8 <_dtoa_r+0x2c0>
 8008530:	ee36 7b47 	vsub.f64	d7, d6, d7
 8008534:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80086e0 <_dtoa_r+0x2c8>
 8008538:	eea7 6b05 	vfma.f64	d6, d7, d5
 800853c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80086e8 <_dtoa_r+0x2d0>
 8008540:	ee07 1a90 	vmov	s15, r1
 8008544:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008548:	eeb0 7b46 	vmov.f64	d7, d6
 800854c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008550:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008554:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800855c:	ee16 ba90 	vmov	fp, s13
 8008560:	940a      	str	r4, [sp, #40]	; 0x28
 8008562:	d508      	bpl.n	8008576 <_dtoa_r+0x15e>
 8008564:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008568:	eeb4 6b47 	vcmp.f64	d6, d7
 800856c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008570:	bf18      	it	ne
 8008572:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8008576:	f1bb 0f16 	cmp.w	fp, #22
 800857a:	d82f      	bhi.n	80085dc <_dtoa_r+0x1c4>
 800857c:	4b62      	ldr	r3, [pc, #392]	; (8008708 <_dtoa_r+0x2f0>)
 800857e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008582:	ed93 7b00 	vldr	d7, [r3]
 8008586:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800858a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800858e:	d501      	bpl.n	8008594 <_dtoa_r+0x17c>
 8008590:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008594:	2300      	movs	r3, #0
 8008596:	e022      	b.n	80085de <_dtoa_r+0x1c6>
 8008598:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800859a:	4401      	add	r1, r0
 800859c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80085a0:	2b20      	cmp	r3, #32
 80085a2:	bfc1      	itttt	gt
 80085a4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80085a8:	fa04 f303 	lslgt.w	r3, r4, r3
 80085ac:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80085b0:	fa28 f804 	lsrgt.w	r8, r8, r4
 80085b4:	bfd6      	itet	le
 80085b6:	f1c3 0320 	rsble	r3, r3, #32
 80085ba:	ea43 0808 	orrgt.w	r8, r3, r8
 80085be:	fa08 f803 	lslle.w	r8, r8, r3
 80085c2:	ee07 8a90 	vmov	s15, r8
 80085c6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80085ca:	3901      	subs	r1, #1
 80085cc:	ee17 4a90 	vmov	r4, s15
 80085d0:	ec53 2b17 	vmov	r2, r3, d7
 80085d4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80085d8:	2401      	movs	r4, #1
 80085da:	e7a3      	b.n	8008524 <_dtoa_r+0x10c>
 80085dc:	2301      	movs	r3, #1
 80085de:	930b      	str	r3, [sp, #44]	; 0x2c
 80085e0:	1a43      	subs	r3, r0, r1
 80085e2:	1e5a      	subs	r2, r3, #1
 80085e4:	bf45      	ittet	mi
 80085e6:	f1c3 0301 	rsbmi	r3, r3, #1
 80085ea:	9304      	strmi	r3, [sp, #16]
 80085ec:	2300      	movpl	r3, #0
 80085ee:	2300      	movmi	r3, #0
 80085f0:	9205      	str	r2, [sp, #20]
 80085f2:	bf54      	ite	pl
 80085f4:	9304      	strpl	r3, [sp, #16]
 80085f6:	9305      	strmi	r3, [sp, #20]
 80085f8:	f1bb 0f00 	cmp.w	fp, #0
 80085fc:	db18      	blt.n	8008630 <_dtoa_r+0x218>
 80085fe:	9b05      	ldr	r3, [sp, #20]
 8008600:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8008604:	445b      	add	r3, fp
 8008606:	9305      	str	r3, [sp, #20]
 8008608:	2300      	movs	r3, #0
 800860a:	9a06      	ldr	r2, [sp, #24]
 800860c:	2a09      	cmp	r2, #9
 800860e:	d849      	bhi.n	80086a4 <_dtoa_r+0x28c>
 8008610:	2a05      	cmp	r2, #5
 8008612:	bfc4      	itt	gt
 8008614:	3a04      	subgt	r2, #4
 8008616:	9206      	strgt	r2, [sp, #24]
 8008618:	9a06      	ldr	r2, [sp, #24]
 800861a:	f1a2 0202 	sub.w	r2, r2, #2
 800861e:	bfcc      	ite	gt
 8008620:	2400      	movgt	r4, #0
 8008622:	2401      	movle	r4, #1
 8008624:	2a03      	cmp	r2, #3
 8008626:	d848      	bhi.n	80086ba <_dtoa_r+0x2a2>
 8008628:	e8df f002 	tbb	[pc, r2]
 800862c:	3a2c2e0b 	.word	0x3a2c2e0b
 8008630:	9b04      	ldr	r3, [sp, #16]
 8008632:	2200      	movs	r2, #0
 8008634:	eba3 030b 	sub.w	r3, r3, fp
 8008638:	9304      	str	r3, [sp, #16]
 800863a:	9209      	str	r2, [sp, #36]	; 0x24
 800863c:	f1cb 0300 	rsb	r3, fp, #0
 8008640:	e7e3      	b.n	800860a <_dtoa_r+0x1f2>
 8008642:	2200      	movs	r2, #0
 8008644:	9207      	str	r2, [sp, #28]
 8008646:	9a08      	ldr	r2, [sp, #32]
 8008648:	2a00      	cmp	r2, #0
 800864a:	dc39      	bgt.n	80086c0 <_dtoa_r+0x2a8>
 800864c:	f04f 0a01 	mov.w	sl, #1
 8008650:	46d1      	mov	r9, sl
 8008652:	4652      	mov	r2, sl
 8008654:	f8cd a020 	str.w	sl, [sp, #32]
 8008658:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800865a:	2100      	movs	r1, #0
 800865c:	6079      	str	r1, [r7, #4]
 800865e:	2004      	movs	r0, #4
 8008660:	f100 0c14 	add.w	ip, r0, #20
 8008664:	4594      	cmp	ip, r2
 8008666:	6879      	ldr	r1, [r7, #4]
 8008668:	d92f      	bls.n	80086ca <_dtoa_r+0x2b2>
 800866a:	4630      	mov	r0, r6
 800866c:	930d      	str	r3, [sp, #52]	; 0x34
 800866e:	f000 fc5b 	bl	8008f28 <_Balloc>
 8008672:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008674:	9001      	str	r0, [sp, #4]
 8008676:	4602      	mov	r2, r0
 8008678:	2800      	cmp	r0, #0
 800867a:	d149      	bne.n	8008710 <_dtoa_r+0x2f8>
 800867c:	4b23      	ldr	r3, [pc, #140]	; (800870c <_dtoa_r+0x2f4>)
 800867e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008682:	e6e1      	b.n	8008448 <_dtoa_r+0x30>
 8008684:	2201      	movs	r2, #1
 8008686:	e7dd      	b.n	8008644 <_dtoa_r+0x22c>
 8008688:	2200      	movs	r2, #0
 800868a:	9207      	str	r2, [sp, #28]
 800868c:	9a08      	ldr	r2, [sp, #32]
 800868e:	eb0b 0a02 	add.w	sl, fp, r2
 8008692:	f10a 0901 	add.w	r9, sl, #1
 8008696:	464a      	mov	r2, r9
 8008698:	2a01      	cmp	r2, #1
 800869a:	bfb8      	it	lt
 800869c:	2201      	movlt	r2, #1
 800869e:	e7db      	b.n	8008658 <_dtoa_r+0x240>
 80086a0:	2201      	movs	r2, #1
 80086a2:	e7f2      	b.n	800868a <_dtoa_r+0x272>
 80086a4:	2401      	movs	r4, #1
 80086a6:	2200      	movs	r2, #0
 80086a8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80086ac:	f04f 3aff 	mov.w	sl, #4294967295
 80086b0:	2100      	movs	r1, #0
 80086b2:	46d1      	mov	r9, sl
 80086b4:	2212      	movs	r2, #18
 80086b6:	9108      	str	r1, [sp, #32]
 80086b8:	e7ce      	b.n	8008658 <_dtoa_r+0x240>
 80086ba:	2201      	movs	r2, #1
 80086bc:	9207      	str	r2, [sp, #28]
 80086be:	e7f5      	b.n	80086ac <_dtoa_r+0x294>
 80086c0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80086c4:	46d1      	mov	r9, sl
 80086c6:	4652      	mov	r2, sl
 80086c8:	e7c6      	b.n	8008658 <_dtoa_r+0x240>
 80086ca:	3101      	adds	r1, #1
 80086cc:	6079      	str	r1, [r7, #4]
 80086ce:	0040      	lsls	r0, r0, #1
 80086d0:	e7c6      	b.n	8008660 <_dtoa_r+0x248>
 80086d2:	bf00      	nop
 80086d4:	f3af 8000 	nop.w
 80086d8:	636f4361 	.word	0x636f4361
 80086dc:	3fd287a7 	.word	0x3fd287a7
 80086e0:	8b60c8b3 	.word	0x8b60c8b3
 80086e4:	3fc68a28 	.word	0x3fc68a28
 80086e8:	509f79fb 	.word	0x509f79fb
 80086ec:	3fd34413 	.word	0x3fd34413
 80086f0:	0800a8f2 	.word	0x0800a8f2
 80086f4:	0800a909 	.word	0x0800a909
 80086f8:	7ff00000 	.word	0x7ff00000
 80086fc:	0800a8ee 	.word	0x0800a8ee
 8008700:	0800a8e5 	.word	0x0800a8e5
 8008704:	0800a7c1 	.word	0x0800a7c1
 8008708:	0800aa00 	.word	0x0800aa00
 800870c:	0800a964 	.word	0x0800a964
 8008710:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8008712:	9901      	ldr	r1, [sp, #4]
 8008714:	6011      	str	r1, [r2, #0]
 8008716:	f1b9 0f0e 	cmp.w	r9, #14
 800871a:	d86c      	bhi.n	80087f6 <_dtoa_r+0x3de>
 800871c:	2c00      	cmp	r4, #0
 800871e:	d06a      	beq.n	80087f6 <_dtoa_r+0x3de>
 8008720:	f1bb 0f00 	cmp.w	fp, #0
 8008724:	f340 80a0 	ble.w	8008868 <_dtoa_r+0x450>
 8008728:	49c1      	ldr	r1, [pc, #772]	; (8008a30 <_dtoa_r+0x618>)
 800872a:	f00b 020f 	and.w	r2, fp, #15
 800872e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008732:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008736:	ed92 7b00 	vldr	d7, [r2]
 800873a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800873e:	f000 8087 	beq.w	8008850 <_dtoa_r+0x438>
 8008742:	4abc      	ldr	r2, [pc, #752]	; (8008a34 <_dtoa_r+0x61c>)
 8008744:	ed92 6b08 	vldr	d6, [r2, #32]
 8008748:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800874c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008750:	f001 010f 	and.w	r1, r1, #15
 8008754:	2203      	movs	r2, #3
 8008756:	48b7      	ldr	r0, [pc, #732]	; (8008a34 <_dtoa_r+0x61c>)
 8008758:	2900      	cmp	r1, #0
 800875a:	d17b      	bne.n	8008854 <_dtoa_r+0x43c>
 800875c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008760:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008764:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008768:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800876a:	2900      	cmp	r1, #0
 800876c:	f000 80a2 	beq.w	80088b4 <_dtoa_r+0x49c>
 8008770:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8008774:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008778:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800877c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008780:	f140 8098 	bpl.w	80088b4 <_dtoa_r+0x49c>
 8008784:	f1b9 0f00 	cmp.w	r9, #0
 8008788:	f000 8094 	beq.w	80088b4 <_dtoa_r+0x49c>
 800878c:	f1ba 0f00 	cmp.w	sl, #0
 8008790:	dd2f      	ble.n	80087f2 <_dtoa_r+0x3da>
 8008792:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8008796:	ee27 7b06 	vmul.f64	d7, d7, d6
 800879a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800879e:	f10b 37ff 	add.w	r7, fp, #4294967295
 80087a2:	3201      	adds	r2, #1
 80087a4:	4650      	mov	r0, sl
 80087a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80087aa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80087ae:	ee07 2a90 	vmov	s15, r2
 80087b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80087b6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80087ba:	ee15 4a90 	vmov	r4, s11
 80087be:	ec52 1b15 	vmov	r1, r2, d5
 80087c2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80087c6:	2800      	cmp	r0, #0
 80087c8:	d177      	bne.n	80088ba <_dtoa_r+0x4a2>
 80087ca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80087ce:	ee36 6b47 	vsub.f64	d6, d6, d7
 80087d2:	ec42 1b17 	vmov	d7, r1, r2
 80087d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80087da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087de:	f300 8263 	bgt.w	8008ca8 <_dtoa_r+0x890>
 80087e2:	eeb1 7b47 	vneg.f64	d7, d7
 80087e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80087ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087ee:	f100 8258 	bmi.w	8008ca2 <_dtoa_r+0x88a>
 80087f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80087f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80087f8:	2a00      	cmp	r2, #0
 80087fa:	f2c0 811d 	blt.w	8008a38 <_dtoa_r+0x620>
 80087fe:	f1bb 0f0e 	cmp.w	fp, #14
 8008802:	f300 8119 	bgt.w	8008a38 <_dtoa_r+0x620>
 8008806:	4b8a      	ldr	r3, [pc, #552]	; (8008a30 <_dtoa_r+0x618>)
 8008808:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800880c:	ed93 6b00 	vldr	d6, [r3]
 8008810:	9b08      	ldr	r3, [sp, #32]
 8008812:	2b00      	cmp	r3, #0
 8008814:	f280 80b7 	bge.w	8008986 <_dtoa_r+0x56e>
 8008818:	f1b9 0f00 	cmp.w	r9, #0
 800881c:	f300 80b3 	bgt.w	8008986 <_dtoa_r+0x56e>
 8008820:	f040 823f 	bne.w	8008ca2 <_dtoa_r+0x88a>
 8008824:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008828:	ee26 6b07 	vmul.f64	d6, d6, d7
 800882c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008830:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008838:	464c      	mov	r4, r9
 800883a:	464f      	mov	r7, r9
 800883c:	f280 8215 	bge.w	8008c6a <_dtoa_r+0x852>
 8008840:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008844:	2331      	movs	r3, #49	; 0x31
 8008846:	f808 3b01 	strb.w	r3, [r8], #1
 800884a:	f10b 0b01 	add.w	fp, fp, #1
 800884e:	e211      	b.n	8008c74 <_dtoa_r+0x85c>
 8008850:	2202      	movs	r2, #2
 8008852:	e780      	b.n	8008756 <_dtoa_r+0x33e>
 8008854:	07cc      	lsls	r4, r1, #31
 8008856:	d504      	bpl.n	8008862 <_dtoa_r+0x44a>
 8008858:	ed90 6b00 	vldr	d6, [r0]
 800885c:	3201      	adds	r2, #1
 800885e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008862:	1049      	asrs	r1, r1, #1
 8008864:	3008      	adds	r0, #8
 8008866:	e777      	b.n	8008758 <_dtoa_r+0x340>
 8008868:	d022      	beq.n	80088b0 <_dtoa_r+0x498>
 800886a:	f1cb 0100 	rsb	r1, fp, #0
 800886e:	4a70      	ldr	r2, [pc, #448]	; (8008a30 <_dtoa_r+0x618>)
 8008870:	f001 000f 	and.w	r0, r1, #15
 8008874:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008878:	ed92 7b00 	vldr	d7, [r2]
 800887c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008880:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008884:	486b      	ldr	r0, [pc, #428]	; (8008a34 <_dtoa_r+0x61c>)
 8008886:	1109      	asrs	r1, r1, #4
 8008888:	2400      	movs	r4, #0
 800888a:	2202      	movs	r2, #2
 800888c:	b929      	cbnz	r1, 800889a <_dtoa_r+0x482>
 800888e:	2c00      	cmp	r4, #0
 8008890:	f43f af6a 	beq.w	8008768 <_dtoa_r+0x350>
 8008894:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008898:	e766      	b.n	8008768 <_dtoa_r+0x350>
 800889a:	07cf      	lsls	r7, r1, #31
 800889c:	d505      	bpl.n	80088aa <_dtoa_r+0x492>
 800889e:	ed90 6b00 	vldr	d6, [r0]
 80088a2:	3201      	adds	r2, #1
 80088a4:	2401      	movs	r4, #1
 80088a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80088aa:	1049      	asrs	r1, r1, #1
 80088ac:	3008      	adds	r0, #8
 80088ae:	e7ed      	b.n	800888c <_dtoa_r+0x474>
 80088b0:	2202      	movs	r2, #2
 80088b2:	e759      	b.n	8008768 <_dtoa_r+0x350>
 80088b4:	465f      	mov	r7, fp
 80088b6:	4648      	mov	r0, r9
 80088b8:	e775      	b.n	80087a6 <_dtoa_r+0x38e>
 80088ba:	ec42 1b17 	vmov	d7, r1, r2
 80088be:	4a5c      	ldr	r2, [pc, #368]	; (8008a30 <_dtoa_r+0x618>)
 80088c0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80088c4:	ed12 4b02 	vldr	d4, [r2, #-8]
 80088c8:	9a01      	ldr	r2, [sp, #4]
 80088ca:	1814      	adds	r4, r2, r0
 80088cc:	9a07      	ldr	r2, [sp, #28]
 80088ce:	b352      	cbz	r2, 8008926 <_dtoa_r+0x50e>
 80088d0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80088d4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80088d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80088dc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80088e0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80088e4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80088e8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80088ec:	ee14 2a90 	vmov	r2, s9
 80088f0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80088f4:	3230      	adds	r2, #48	; 0x30
 80088f6:	ee36 6b45 	vsub.f64	d6, d6, d5
 80088fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80088fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008902:	f808 2b01 	strb.w	r2, [r8], #1
 8008906:	d439      	bmi.n	800897c <_dtoa_r+0x564>
 8008908:	ee32 5b46 	vsub.f64	d5, d2, d6
 800890c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008914:	d472      	bmi.n	80089fc <_dtoa_r+0x5e4>
 8008916:	45a0      	cmp	r8, r4
 8008918:	f43f af6b 	beq.w	80087f2 <_dtoa_r+0x3da>
 800891c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008920:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008924:	e7e0      	b.n	80088e8 <_dtoa_r+0x4d0>
 8008926:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800892a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800892e:	4621      	mov	r1, r4
 8008930:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008934:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008938:	ee14 2a90 	vmov	r2, s9
 800893c:	3230      	adds	r2, #48	; 0x30
 800893e:	f808 2b01 	strb.w	r2, [r8], #1
 8008942:	45a0      	cmp	r8, r4
 8008944:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008948:	ee36 6b45 	vsub.f64	d6, d6, d5
 800894c:	d118      	bne.n	8008980 <_dtoa_r+0x568>
 800894e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8008952:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008956:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800895a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800895e:	dc4d      	bgt.n	80089fc <_dtoa_r+0x5e4>
 8008960:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008964:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800896c:	f57f af41 	bpl.w	80087f2 <_dtoa_r+0x3da>
 8008970:	4688      	mov	r8, r1
 8008972:	3901      	subs	r1, #1
 8008974:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8008978:	2b30      	cmp	r3, #48	; 0x30
 800897a:	d0f9      	beq.n	8008970 <_dtoa_r+0x558>
 800897c:	46bb      	mov	fp, r7
 800897e:	e02a      	b.n	80089d6 <_dtoa_r+0x5be>
 8008980:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008984:	e7d6      	b.n	8008934 <_dtoa_r+0x51c>
 8008986:	ed9d 7b02 	vldr	d7, [sp, #8]
 800898a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800898e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008992:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008996:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800899a:	ee15 3a10 	vmov	r3, s10
 800899e:	3330      	adds	r3, #48	; 0x30
 80089a0:	f808 3b01 	strb.w	r3, [r8], #1
 80089a4:	9b01      	ldr	r3, [sp, #4]
 80089a6:	eba8 0303 	sub.w	r3, r8, r3
 80089aa:	4599      	cmp	r9, r3
 80089ac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80089b0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80089b4:	d133      	bne.n	8008a1e <_dtoa_r+0x606>
 80089b6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80089ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80089be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089c2:	dc1a      	bgt.n	80089fa <_dtoa_r+0x5e2>
 80089c4:	eeb4 7b46 	vcmp.f64	d7, d6
 80089c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089cc:	d103      	bne.n	80089d6 <_dtoa_r+0x5be>
 80089ce:	ee15 3a10 	vmov	r3, s10
 80089d2:	07d9      	lsls	r1, r3, #31
 80089d4:	d411      	bmi.n	80089fa <_dtoa_r+0x5e2>
 80089d6:	4629      	mov	r1, r5
 80089d8:	4630      	mov	r0, r6
 80089da:	f000 fae5 	bl	8008fa8 <_Bfree>
 80089de:	2300      	movs	r3, #0
 80089e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80089e2:	f888 3000 	strb.w	r3, [r8]
 80089e6:	f10b 0301 	add.w	r3, fp, #1
 80089ea:	6013      	str	r3, [r2, #0]
 80089ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	f43f ad61 	beq.w	80084b6 <_dtoa_r+0x9e>
 80089f4:	f8c3 8000 	str.w	r8, [r3]
 80089f8:	e55d      	b.n	80084b6 <_dtoa_r+0x9e>
 80089fa:	465f      	mov	r7, fp
 80089fc:	4643      	mov	r3, r8
 80089fe:	4698      	mov	r8, r3
 8008a00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a04:	2a39      	cmp	r2, #57	; 0x39
 8008a06:	d106      	bne.n	8008a16 <_dtoa_r+0x5fe>
 8008a08:	9a01      	ldr	r2, [sp, #4]
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d1f7      	bne.n	80089fe <_dtoa_r+0x5e6>
 8008a0e:	9901      	ldr	r1, [sp, #4]
 8008a10:	2230      	movs	r2, #48	; 0x30
 8008a12:	3701      	adds	r7, #1
 8008a14:	700a      	strb	r2, [r1, #0]
 8008a16:	781a      	ldrb	r2, [r3, #0]
 8008a18:	3201      	adds	r2, #1
 8008a1a:	701a      	strb	r2, [r3, #0]
 8008a1c:	e7ae      	b.n	800897c <_dtoa_r+0x564>
 8008a1e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008a22:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a2a:	d1b2      	bne.n	8008992 <_dtoa_r+0x57a>
 8008a2c:	e7d3      	b.n	80089d6 <_dtoa_r+0x5be>
 8008a2e:	bf00      	nop
 8008a30:	0800aa00 	.word	0x0800aa00
 8008a34:	0800a9d8 	.word	0x0800a9d8
 8008a38:	9907      	ldr	r1, [sp, #28]
 8008a3a:	2900      	cmp	r1, #0
 8008a3c:	f000 80d0 	beq.w	8008be0 <_dtoa_r+0x7c8>
 8008a40:	9906      	ldr	r1, [sp, #24]
 8008a42:	2901      	cmp	r1, #1
 8008a44:	f300 80b4 	bgt.w	8008bb0 <_dtoa_r+0x798>
 8008a48:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a4a:	2900      	cmp	r1, #0
 8008a4c:	f000 80ac 	beq.w	8008ba8 <_dtoa_r+0x790>
 8008a50:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008a54:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008a58:	461c      	mov	r4, r3
 8008a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8008a5c:	9b04      	ldr	r3, [sp, #16]
 8008a5e:	4413      	add	r3, r2
 8008a60:	9304      	str	r3, [sp, #16]
 8008a62:	9b05      	ldr	r3, [sp, #20]
 8008a64:	2101      	movs	r1, #1
 8008a66:	4413      	add	r3, r2
 8008a68:	4630      	mov	r0, r6
 8008a6a:	9305      	str	r3, [sp, #20]
 8008a6c:	f000 fb54 	bl	8009118 <__i2b>
 8008a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a72:	4607      	mov	r7, r0
 8008a74:	f1b8 0f00 	cmp.w	r8, #0
 8008a78:	dd0d      	ble.n	8008a96 <_dtoa_r+0x67e>
 8008a7a:	9a05      	ldr	r2, [sp, #20]
 8008a7c:	2a00      	cmp	r2, #0
 8008a7e:	dd0a      	ble.n	8008a96 <_dtoa_r+0x67e>
 8008a80:	4542      	cmp	r2, r8
 8008a82:	9904      	ldr	r1, [sp, #16]
 8008a84:	bfa8      	it	ge
 8008a86:	4642      	movge	r2, r8
 8008a88:	1a89      	subs	r1, r1, r2
 8008a8a:	9104      	str	r1, [sp, #16]
 8008a8c:	9905      	ldr	r1, [sp, #20]
 8008a8e:	eba8 0802 	sub.w	r8, r8, r2
 8008a92:	1a8a      	subs	r2, r1, r2
 8008a94:	9205      	str	r2, [sp, #20]
 8008a96:	b303      	cbz	r3, 8008ada <_dtoa_r+0x6c2>
 8008a98:	9a07      	ldr	r2, [sp, #28]
 8008a9a:	2a00      	cmp	r2, #0
 8008a9c:	f000 80a5 	beq.w	8008bea <_dtoa_r+0x7d2>
 8008aa0:	2c00      	cmp	r4, #0
 8008aa2:	dd13      	ble.n	8008acc <_dtoa_r+0x6b4>
 8008aa4:	4639      	mov	r1, r7
 8008aa6:	4622      	mov	r2, r4
 8008aa8:	4630      	mov	r0, r6
 8008aaa:	930d      	str	r3, [sp, #52]	; 0x34
 8008aac:	f000 fbf4 	bl	8009298 <__pow5mult>
 8008ab0:	462a      	mov	r2, r5
 8008ab2:	4601      	mov	r1, r0
 8008ab4:	4607      	mov	r7, r0
 8008ab6:	4630      	mov	r0, r6
 8008ab8:	f000 fb44 	bl	8009144 <__multiply>
 8008abc:	4629      	mov	r1, r5
 8008abe:	900a      	str	r0, [sp, #40]	; 0x28
 8008ac0:	4630      	mov	r0, r6
 8008ac2:	f000 fa71 	bl	8008fa8 <_Bfree>
 8008ac6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ac8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008aca:	4615      	mov	r5, r2
 8008acc:	1b1a      	subs	r2, r3, r4
 8008ace:	d004      	beq.n	8008ada <_dtoa_r+0x6c2>
 8008ad0:	4629      	mov	r1, r5
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	f000 fbe0 	bl	8009298 <__pow5mult>
 8008ad8:	4605      	mov	r5, r0
 8008ada:	2101      	movs	r1, #1
 8008adc:	4630      	mov	r0, r6
 8008ade:	f000 fb1b 	bl	8009118 <__i2b>
 8008ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	4604      	mov	r4, r0
 8008ae8:	f340 8081 	ble.w	8008bee <_dtoa_r+0x7d6>
 8008aec:	461a      	mov	r2, r3
 8008aee:	4601      	mov	r1, r0
 8008af0:	4630      	mov	r0, r6
 8008af2:	f000 fbd1 	bl	8009298 <__pow5mult>
 8008af6:	9b06      	ldr	r3, [sp, #24]
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	4604      	mov	r4, r0
 8008afc:	dd7a      	ble.n	8008bf4 <_dtoa_r+0x7dc>
 8008afe:	2300      	movs	r3, #0
 8008b00:	930a      	str	r3, [sp, #40]	; 0x28
 8008b02:	6922      	ldr	r2, [r4, #16]
 8008b04:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008b08:	6910      	ldr	r0, [r2, #16]
 8008b0a:	f000 fab5 	bl	8009078 <__hi0bits>
 8008b0e:	f1c0 0020 	rsb	r0, r0, #32
 8008b12:	9b05      	ldr	r3, [sp, #20]
 8008b14:	4418      	add	r0, r3
 8008b16:	f010 001f 	ands.w	r0, r0, #31
 8008b1a:	f000 808c 	beq.w	8008c36 <_dtoa_r+0x81e>
 8008b1e:	f1c0 0220 	rsb	r2, r0, #32
 8008b22:	2a04      	cmp	r2, #4
 8008b24:	f340 8085 	ble.w	8008c32 <_dtoa_r+0x81a>
 8008b28:	f1c0 001c 	rsb	r0, r0, #28
 8008b2c:	9b04      	ldr	r3, [sp, #16]
 8008b2e:	4403      	add	r3, r0
 8008b30:	9304      	str	r3, [sp, #16]
 8008b32:	9b05      	ldr	r3, [sp, #20]
 8008b34:	4403      	add	r3, r0
 8008b36:	4480      	add	r8, r0
 8008b38:	9305      	str	r3, [sp, #20]
 8008b3a:	9b04      	ldr	r3, [sp, #16]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	dd05      	ble.n	8008b4c <_dtoa_r+0x734>
 8008b40:	4629      	mov	r1, r5
 8008b42:	461a      	mov	r2, r3
 8008b44:	4630      	mov	r0, r6
 8008b46:	f000 fc01 	bl	800934c <__lshift>
 8008b4a:	4605      	mov	r5, r0
 8008b4c:	9b05      	ldr	r3, [sp, #20]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	dd05      	ble.n	8008b5e <_dtoa_r+0x746>
 8008b52:	4621      	mov	r1, r4
 8008b54:	461a      	mov	r2, r3
 8008b56:	4630      	mov	r0, r6
 8008b58:	f000 fbf8 	bl	800934c <__lshift>
 8008b5c:	4604      	mov	r4, r0
 8008b5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d06a      	beq.n	8008c3a <_dtoa_r+0x822>
 8008b64:	4621      	mov	r1, r4
 8008b66:	4628      	mov	r0, r5
 8008b68:	f000 fc60 	bl	800942c <__mcmp>
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	da64      	bge.n	8008c3a <_dtoa_r+0x822>
 8008b70:	2300      	movs	r3, #0
 8008b72:	4629      	mov	r1, r5
 8008b74:	220a      	movs	r2, #10
 8008b76:	4630      	mov	r0, r6
 8008b78:	f000 fa38 	bl	8008fec <__multadd>
 8008b7c:	9b07      	ldr	r3, [sp, #28]
 8008b7e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b82:	4605      	mov	r5, r0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	f000 8191 	beq.w	8008eac <_dtoa_r+0xa94>
 8008b8a:	4639      	mov	r1, r7
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	220a      	movs	r2, #10
 8008b90:	4630      	mov	r0, r6
 8008b92:	f000 fa2b 	bl	8008fec <__multadd>
 8008b96:	f1ba 0f00 	cmp.w	sl, #0
 8008b9a:	4607      	mov	r7, r0
 8008b9c:	f300 808d 	bgt.w	8008cba <_dtoa_r+0x8a2>
 8008ba0:	9b06      	ldr	r3, [sp, #24]
 8008ba2:	2b02      	cmp	r3, #2
 8008ba4:	dc50      	bgt.n	8008c48 <_dtoa_r+0x830>
 8008ba6:	e088      	b.n	8008cba <_dtoa_r+0x8a2>
 8008ba8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008baa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008bae:	e751      	b.n	8008a54 <_dtoa_r+0x63c>
 8008bb0:	f109 34ff 	add.w	r4, r9, #4294967295
 8008bb4:	42a3      	cmp	r3, r4
 8008bb6:	bfbf      	itttt	lt
 8008bb8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8008bba:	1ae3      	sublt	r3, r4, r3
 8008bbc:	18d2      	addlt	r2, r2, r3
 8008bbe:	9209      	strlt	r2, [sp, #36]	; 0x24
 8008bc0:	bfb6      	itet	lt
 8008bc2:	4623      	movlt	r3, r4
 8008bc4:	1b1c      	subge	r4, r3, r4
 8008bc6:	2400      	movlt	r4, #0
 8008bc8:	f1b9 0f00 	cmp.w	r9, #0
 8008bcc:	bfb5      	itete	lt
 8008bce:	9a04      	ldrlt	r2, [sp, #16]
 8008bd0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8008bd4:	eba2 0809 	sublt.w	r8, r2, r9
 8008bd8:	464a      	movge	r2, r9
 8008bda:	bfb8      	it	lt
 8008bdc:	2200      	movlt	r2, #0
 8008bde:	e73c      	b.n	8008a5a <_dtoa_r+0x642>
 8008be0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008be4:	9f07      	ldr	r7, [sp, #28]
 8008be6:	461c      	mov	r4, r3
 8008be8:	e744      	b.n	8008a74 <_dtoa_r+0x65c>
 8008bea:	461a      	mov	r2, r3
 8008bec:	e770      	b.n	8008ad0 <_dtoa_r+0x6b8>
 8008bee:	9b06      	ldr	r3, [sp, #24]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	dc18      	bgt.n	8008c26 <_dtoa_r+0x80e>
 8008bf4:	9b02      	ldr	r3, [sp, #8]
 8008bf6:	b9b3      	cbnz	r3, 8008c26 <_dtoa_r+0x80e>
 8008bf8:	9b03      	ldr	r3, [sp, #12]
 8008bfa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008bfe:	b9a2      	cbnz	r2, 8008c2a <_dtoa_r+0x812>
 8008c00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008c04:	0d12      	lsrs	r2, r2, #20
 8008c06:	0512      	lsls	r2, r2, #20
 8008c08:	b18a      	cbz	r2, 8008c2e <_dtoa_r+0x816>
 8008c0a:	9b04      	ldr	r3, [sp, #16]
 8008c0c:	3301      	adds	r3, #1
 8008c0e:	9304      	str	r3, [sp, #16]
 8008c10:	9b05      	ldr	r3, [sp, #20]
 8008c12:	3301      	adds	r3, #1
 8008c14:	9305      	str	r3, [sp, #20]
 8008c16:	2301      	movs	r3, #1
 8008c18:	930a      	str	r3, [sp, #40]	; 0x28
 8008c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	f47f af70 	bne.w	8008b02 <_dtoa_r+0x6ea>
 8008c22:	2001      	movs	r0, #1
 8008c24:	e775      	b.n	8008b12 <_dtoa_r+0x6fa>
 8008c26:	2300      	movs	r3, #0
 8008c28:	e7f6      	b.n	8008c18 <_dtoa_r+0x800>
 8008c2a:	9b02      	ldr	r3, [sp, #8]
 8008c2c:	e7f4      	b.n	8008c18 <_dtoa_r+0x800>
 8008c2e:	920a      	str	r2, [sp, #40]	; 0x28
 8008c30:	e7f3      	b.n	8008c1a <_dtoa_r+0x802>
 8008c32:	d082      	beq.n	8008b3a <_dtoa_r+0x722>
 8008c34:	4610      	mov	r0, r2
 8008c36:	301c      	adds	r0, #28
 8008c38:	e778      	b.n	8008b2c <_dtoa_r+0x714>
 8008c3a:	f1b9 0f00 	cmp.w	r9, #0
 8008c3e:	dc37      	bgt.n	8008cb0 <_dtoa_r+0x898>
 8008c40:	9b06      	ldr	r3, [sp, #24]
 8008c42:	2b02      	cmp	r3, #2
 8008c44:	dd34      	ble.n	8008cb0 <_dtoa_r+0x898>
 8008c46:	46ca      	mov	sl, r9
 8008c48:	f1ba 0f00 	cmp.w	sl, #0
 8008c4c:	d10d      	bne.n	8008c6a <_dtoa_r+0x852>
 8008c4e:	4621      	mov	r1, r4
 8008c50:	4653      	mov	r3, sl
 8008c52:	2205      	movs	r2, #5
 8008c54:	4630      	mov	r0, r6
 8008c56:	f000 f9c9 	bl	8008fec <__multadd>
 8008c5a:	4601      	mov	r1, r0
 8008c5c:	4604      	mov	r4, r0
 8008c5e:	4628      	mov	r0, r5
 8008c60:	f000 fbe4 	bl	800942c <__mcmp>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	f73f adeb 	bgt.w	8008840 <_dtoa_r+0x428>
 8008c6a:	9b08      	ldr	r3, [sp, #32]
 8008c6c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008c70:	ea6f 0b03 	mvn.w	fp, r3
 8008c74:	f04f 0900 	mov.w	r9, #0
 8008c78:	4621      	mov	r1, r4
 8008c7a:	4630      	mov	r0, r6
 8008c7c:	f000 f994 	bl	8008fa8 <_Bfree>
 8008c80:	2f00      	cmp	r7, #0
 8008c82:	f43f aea8 	beq.w	80089d6 <_dtoa_r+0x5be>
 8008c86:	f1b9 0f00 	cmp.w	r9, #0
 8008c8a:	d005      	beq.n	8008c98 <_dtoa_r+0x880>
 8008c8c:	45b9      	cmp	r9, r7
 8008c8e:	d003      	beq.n	8008c98 <_dtoa_r+0x880>
 8008c90:	4649      	mov	r1, r9
 8008c92:	4630      	mov	r0, r6
 8008c94:	f000 f988 	bl	8008fa8 <_Bfree>
 8008c98:	4639      	mov	r1, r7
 8008c9a:	4630      	mov	r0, r6
 8008c9c:	f000 f984 	bl	8008fa8 <_Bfree>
 8008ca0:	e699      	b.n	80089d6 <_dtoa_r+0x5be>
 8008ca2:	2400      	movs	r4, #0
 8008ca4:	4627      	mov	r7, r4
 8008ca6:	e7e0      	b.n	8008c6a <_dtoa_r+0x852>
 8008ca8:	46bb      	mov	fp, r7
 8008caa:	4604      	mov	r4, r0
 8008cac:	4607      	mov	r7, r0
 8008cae:	e5c7      	b.n	8008840 <_dtoa_r+0x428>
 8008cb0:	9b07      	ldr	r3, [sp, #28]
 8008cb2:	46ca      	mov	sl, r9
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	f000 8100 	beq.w	8008eba <_dtoa_r+0xaa2>
 8008cba:	f1b8 0f00 	cmp.w	r8, #0
 8008cbe:	dd05      	ble.n	8008ccc <_dtoa_r+0x8b4>
 8008cc0:	4639      	mov	r1, r7
 8008cc2:	4642      	mov	r2, r8
 8008cc4:	4630      	mov	r0, r6
 8008cc6:	f000 fb41 	bl	800934c <__lshift>
 8008cca:	4607      	mov	r7, r0
 8008ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d05d      	beq.n	8008d8e <_dtoa_r+0x976>
 8008cd2:	6879      	ldr	r1, [r7, #4]
 8008cd4:	4630      	mov	r0, r6
 8008cd6:	f000 f927 	bl	8008f28 <_Balloc>
 8008cda:	4680      	mov	r8, r0
 8008cdc:	b928      	cbnz	r0, 8008cea <_dtoa_r+0x8d2>
 8008cde:	4b82      	ldr	r3, [pc, #520]	; (8008ee8 <_dtoa_r+0xad0>)
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008ce6:	f7ff bbaf 	b.w	8008448 <_dtoa_r+0x30>
 8008cea:	693a      	ldr	r2, [r7, #16]
 8008cec:	3202      	adds	r2, #2
 8008cee:	0092      	lsls	r2, r2, #2
 8008cf0:	f107 010c 	add.w	r1, r7, #12
 8008cf4:	300c      	adds	r0, #12
 8008cf6:	f000 f909 	bl	8008f0c <memcpy>
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	4641      	mov	r1, r8
 8008cfe:	4630      	mov	r0, r6
 8008d00:	f000 fb24 	bl	800934c <__lshift>
 8008d04:	9b01      	ldr	r3, [sp, #4]
 8008d06:	3301      	adds	r3, #1
 8008d08:	9304      	str	r3, [sp, #16]
 8008d0a:	9b01      	ldr	r3, [sp, #4]
 8008d0c:	4453      	add	r3, sl
 8008d0e:	9308      	str	r3, [sp, #32]
 8008d10:	9b02      	ldr	r3, [sp, #8]
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	46b9      	mov	r9, r7
 8008d18:	9307      	str	r3, [sp, #28]
 8008d1a:	4607      	mov	r7, r0
 8008d1c:	9b04      	ldr	r3, [sp, #16]
 8008d1e:	4621      	mov	r1, r4
 8008d20:	3b01      	subs	r3, #1
 8008d22:	4628      	mov	r0, r5
 8008d24:	9302      	str	r3, [sp, #8]
 8008d26:	f7ff fae9 	bl	80082fc <quorem>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	3330      	adds	r3, #48	; 0x30
 8008d2e:	9005      	str	r0, [sp, #20]
 8008d30:	4649      	mov	r1, r9
 8008d32:	4628      	mov	r0, r5
 8008d34:	9309      	str	r3, [sp, #36]	; 0x24
 8008d36:	f000 fb79 	bl	800942c <__mcmp>
 8008d3a:	463a      	mov	r2, r7
 8008d3c:	4682      	mov	sl, r0
 8008d3e:	4621      	mov	r1, r4
 8008d40:	4630      	mov	r0, r6
 8008d42:	f000 fb8f 	bl	8009464 <__mdiff>
 8008d46:	68c2      	ldr	r2, [r0, #12]
 8008d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d4a:	4680      	mov	r8, r0
 8008d4c:	bb0a      	cbnz	r2, 8008d92 <_dtoa_r+0x97a>
 8008d4e:	4601      	mov	r1, r0
 8008d50:	4628      	mov	r0, r5
 8008d52:	f000 fb6b 	bl	800942c <__mcmp>
 8008d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d58:	4602      	mov	r2, r0
 8008d5a:	4641      	mov	r1, r8
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8008d62:	f000 f921 	bl	8008fa8 <_Bfree>
 8008d66:	9b06      	ldr	r3, [sp, #24]
 8008d68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d6a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008d6e:	ea43 0102 	orr.w	r1, r3, r2
 8008d72:	9b07      	ldr	r3, [sp, #28]
 8008d74:	430b      	orrs	r3, r1
 8008d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d78:	d10d      	bne.n	8008d96 <_dtoa_r+0x97e>
 8008d7a:	2b39      	cmp	r3, #57	; 0x39
 8008d7c:	d029      	beq.n	8008dd2 <_dtoa_r+0x9ba>
 8008d7e:	f1ba 0f00 	cmp.w	sl, #0
 8008d82:	dd01      	ble.n	8008d88 <_dtoa_r+0x970>
 8008d84:	9b05      	ldr	r3, [sp, #20]
 8008d86:	3331      	adds	r3, #49	; 0x31
 8008d88:	9a02      	ldr	r2, [sp, #8]
 8008d8a:	7013      	strb	r3, [r2, #0]
 8008d8c:	e774      	b.n	8008c78 <_dtoa_r+0x860>
 8008d8e:	4638      	mov	r0, r7
 8008d90:	e7b8      	b.n	8008d04 <_dtoa_r+0x8ec>
 8008d92:	2201      	movs	r2, #1
 8008d94:	e7e1      	b.n	8008d5a <_dtoa_r+0x942>
 8008d96:	f1ba 0f00 	cmp.w	sl, #0
 8008d9a:	db06      	blt.n	8008daa <_dtoa_r+0x992>
 8008d9c:	9906      	ldr	r1, [sp, #24]
 8008d9e:	ea41 0a0a 	orr.w	sl, r1, sl
 8008da2:	9907      	ldr	r1, [sp, #28]
 8008da4:	ea5a 0101 	orrs.w	r1, sl, r1
 8008da8:	d120      	bne.n	8008dec <_dtoa_r+0x9d4>
 8008daa:	2a00      	cmp	r2, #0
 8008dac:	ddec      	ble.n	8008d88 <_dtoa_r+0x970>
 8008dae:	4629      	mov	r1, r5
 8008db0:	2201      	movs	r2, #1
 8008db2:	4630      	mov	r0, r6
 8008db4:	9304      	str	r3, [sp, #16]
 8008db6:	f000 fac9 	bl	800934c <__lshift>
 8008dba:	4621      	mov	r1, r4
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	f000 fb35 	bl	800942c <__mcmp>
 8008dc2:	2800      	cmp	r0, #0
 8008dc4:	9b04      	ldr	r3, [sp, #16]
 8008dc6:	dc02      	bgt.n	8008dce <_dtoa_r+0x9b6>
 8008dc8:	d1de      	bne.n	8008d88 <_dtoa_r+0x970>
 8008dca:	07da      	lsls	r2, r3, #31
 8008dcc:	d5dc      	bpl.n	8008d88 <_dtoa_r+0x970>
 8008dce:	2b39      	cmp	r3, #57	; 0x39
 8008dd0:	d1d8      	bne.n	8008d84 <_dtoa_r+0x96c>
 8008dd2:	9a02      	ldr	r2, [sp, #8]
 8008dd4:	2339      	movs	r3, #57	; 0x39
 8008dd6:	7013      	strb	r3, [r2, #0]
 8008dd8:	4643      	mov	r3, r8
 8008dda:	4698      	mov	r8, r3
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008de2:	2a39      	cmp	r2, #57	; 0x39
 8008de4:	d051      	beq.n	8008e8a <_dtoa_r+0xa72>
 8008de6:	3201      	adds	r2, #1
 8008de8:	701a      	strb	r2, [r3, #0]
 8008dea:	e745      	b.n	8008c78 <_dtoa_r+0x860>
 8008dec:	2a00      	cmp	r2, #0
 8008dee:	dd03      	ble.n	8008df8 <_dtoa_r+0x9e0>
 8008df0:	2b39      	cmp	r3, #57	; 0x39
 8008df2:	d0ee      	beq.n	8008dd2 <_dtoa_r+0x9ba>
 8008df4:	3301      	adds	r3, #1
 8008df6:	e7c7      	b.n	8008d88 <_dtoa_r+0x970>
 8008df8:	9a04      	ldr	r2, [sp, #16]
 8008dfa:	9908      	ldr	r1, [sp, #32]
 8008dfc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e00:	428a      	cmp	r2, r1
 8008e02:	d02b      	beq.n	8008e5c <_dtoa_r+0xa44>
 8008e04:	4629      	mov	r1, r5
 8008e06:	2300      	movs	r3, #0
 8008e08:	220a      	movs	r2, #10
 8008e0a:	4630      	mov	r0, r6
 8008e0c:	f000 f8ee 	bl	8008fec <__multadd>
 8008e10:	45b9      	cmp	r9, r7
 8008e12:	4605      	mov	r5, r0
 8008e14:	f04f 0300 	mov.w	r3, #0
 8008e18:	f04f 020a 	mov.w	r2, #10
 8008e1c:	4649      	mov	r1, r9
 8008e1e:	4630      	mov	r0, r6
 8008e20:	d107      	bne.n	8008e32 <_dtoa_r+0xa1a>
 8008e22:	f000 f8e3 	bl	8008fec <__multadd>
 8008e26:	4681      	mov	r9, r0
 8008e28:	4607      	mov	r7, r0
 8008e2a:	9b04      	ldr	r3, [sp, #16]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	9304      	str	r3, [sp, #16]
 8008e30:	e774      	b.n	8008d1c <_dtoa_r+0x904>
 8008e32:	f000 f8db 	bl	8008fec <__multadd>
 8008e36:	4639      	mov	r1, r7
 8008e38:	4681      	mov	r9, r0
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	220a      	movs	r2, #10
 8008e3e:	4630      	mov	r0, r6
 8008e40:	f000 f8d4 	bl	8008fec <__multadd>
 8008e44:	4607      	mov	r7, r0
 8008e46:	e7f0      	b.n	8008e2a <_dtoa_r+0xa12>
 8008e48:	f1ba 0f00 	cmp.w	sl, #0
 8008e4c:	9a01      	ldr	r2, [sp, #4]
 8008e4e:	bfcc      	ite	gt
 8008e50:	46d0      	movgt	r8, sl
 8008e52:	f04f 0801 	movle.w	r8, #1
 8008e56:	4490      	add	r8, r2
 8008e58:	f04f 0900 	mov.w	r9, #0
 8008e5c:	4629      	mov	r1, r5
 8008e5e:	2201      	movs	r2, #1
 8008e60:	4630      	mov	r0, r6
 8008e62:	9302      	str	r3, [sp, #8]
 8008e64:	f000 fa72 	bl	800934c <__lshift>
 8008e68:	4621      	mov	r1, r4
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	f000 fade 	bl	800942c <__mcmp>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	dcb1      	bgt.n	8008dd8 <_dtoa_r+0x9c0>
 8008e74:	d102      	bne.n	8008e7c <_dtoa_r+0xa64>
 8008e76:	9b02      	ldr	r3, [sp, #8]
 8008e78:	07db      	lsls	r3, r3, #31
 8008e7a:	d4ad      	bmi.n	8008dd8 <_dtoa_r+0x9c0>
 8008e7c:	4643      	mov	r3, r8
 8008e7e:	4698      	mov	r8, r3
 8008e80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e84:	2a30      	cmp	r2, #48	; 0x30
 8008e86:	d0fa      	beq.n	8008e7e <_dtoa_r+0xa66>
 8008e88:	e6f6      	b.n	8008c78 <_dtoa_r+0x860>
 8008e8a:	9a01      	ldr	r2, [sp, #4]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d1a4      	bne.n	8008dda <_dtoa_r+0x9c2>
 8008e90:	f10b 0b01 	add.w	fp, fp, #1
 8008e94:	2331      	movs	r3, #49	; 0x31
 8008e96:	e778      	b.n	8008d8a <_dtoa_r+0x972>
 8008e98:	4b14      	ldr	r3, [pc, #80]	; (8008eec <_dtoa_r+0xad4>)
 8008e9a:	f7ff bb27 	b.w	80084ec <_dtoa_r+0xd4>
 8008e9e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f47f ab03 	bne.w	80084ac <_dtoa_r+0x94>
 8008ea6:	4b12      	ldr	r3, [pc, #72]	; (8008ef0 <_dtoa_r+0xad8>)
 8008ea8:	f7ff bb20 	b.w	80084ec <_dtoa_r+0xd4>
 8008eac:	f1ba 0f00 	cmp.w	sl, #0
 8008eb0:	dc03      	bgt.n	8008eba <_dtoa_r+0xaa2>
 8008eb2:	9b06      	ldr	r3, [sp, #24]
 8008eb4:	2b02      	cmp	r3, #2
 8008eb6:	f73f aec7 	bgt.w	8008c48 <_dtoa_r+0x830>
 8008eba:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	f7ff fa1b 	bl	80082fc <quorem>
 8008ec6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008eca:	f808 3b01 	strb.w	r3, [r8], #1
 8008ece:	9a01      	ldr	r2, [sp, #4]
 8008ed0:	eba8 0202 	sub.w	r2, r8, r2
 8008ed4:	4592      	cmp	sl, r2
 8008ed6:	ddb7      	ble.n	8008e48 <_dtoa_r+0xa30>
 8008ed8:	4629      	mov	r1, r5
 8008eda:	2300      	movs	r3, #0
 8008edc:	220a      	movs	r2, #10
 8008ede:	4630      	mov	r0, r6
 8008ee0:	f000 f884 	bl	8008fec <__multadd>
 8008ee4:	4605      	mov	r5, r0
 8008ee6:	e7ea      	b.n	8008ebe <_dtoa_r+0xaa6>
 8008ee8:	0800a964 	.word	0x0800a964
 8008eec:	0800a7c0 	.word	0x0800a7c0
 8008ef0:	0800a8e5 	.word	0x0800a8e5

08008ef4 <_localeconv_r>:
 8008ef4:	4800      	ldr	r0, [pc, #0]	; (8008ef8 <_localeconv_r+0x4>)
 8008ef6:	4770      	bx	lr
 8008ef8:	20000178 	.word	0x20000178

08008efc <malloc>:
 8008efc:	4b02      	ldr	r3, [pc, #8]	; (8008f08 <malloc+0xc>)
 8008efe:	4601      	mov	r1, r0
 8008f00:	6818      	ldr	r0, [r3, #0]
 8008f02:	f000 bc17 	b.w	8009734 <_malloc_r>
 8008f06:	bf00      	nop
 8008f08:	20000024 	.word	0x20000024

08008f0c <memcpy>:
 8008f0c:	440a      	add	r2, r1
 8008f0e:	4291      	cmp	r1, r2
 8008f10:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f14:	d100      	bne.n	8008f18 <memcpy+0xc>
 8008f16:	4770      	bx	lr
 8008f18:	b510      	push	{r4, lr}
 8008f1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f22:	4291      	cmp	r1, r2
 8008f24:	d1f9      	bne.n	8008f1a <memcpy+0xe>
 8008f26:	bd10      	pop	{r4, pc}

08008f28 <_Balloc>:
 8008f28:	b570      	push	{r4, r5, r6, lr}
 8008f2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f2c:	4604      	mov	r4, r0
 8008f2e:	460d      	mov	r5, r1
 8008f30:	b976      	cbnz	r6, 8008f50 <_Balloc+0x28>
 8008f32:	2010      	movs	r0, #16
 8008f34:	f7ff ffe2 	bl	8008efc <malloc>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	6260      	str	r0, [r4, #36]	; 0x24
 8008f3c:	b920      	cbnz	r0, 8008f48 <_Balloc+0x20>
 8008f3e:	4b18      	ldr	r3, [pc, #96]	; (8008fa0 <_Balloc+0x78>)
 8008f40:	4818      	ldr	r0, [pc, #96]	; (8008fa4 <_Balloc+0x7c>)
 8008f42:	2166      	movs	r1, #102	; 0x66
 8008f44:	f000 fdd6 	bl	8009af4 <__assert_func>
 8008f48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f4c:	6006      	str	r6, [r0, #0]
 8008f4e:	60c6      	str	r6, [r0, #12]
 8008f50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f52:	68f3      	ldr	r3, [r6, #12]
 8008f54:	b183      	cbz	r3, 8008f78 <_Balloc+0x50>
 8008f56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f5e:	b9b8      	cbnz	r0, 8008f90 <_Balloc+0x68>
 8008f60:	2101      	movs	r1, #1
 8008f62:	fa01 f605 	lsl.w	r6, r1, r5
 8008f66:	1d72      	adds	r2, r6, #5
 8008f68:	0092      	lsls	r2, r2, #2
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	f000 fb60 	bl	8009630 <_calloc_r>
 8008f70:	b160      	cbz	r0, 8008f8c <_Balloc+0x64>
 8008f72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f76:	e00e      	b.n	8008f96 <_Balloc+0x6e>
 8008f78:	2221      	movs	r2, #33	; 0x21
 8008f7a:	2104      	movs	r1, #4
 8008f7c:	4620      	mov	r0, r4
 8008f7e:	f000 fb57 	bl	8009630 <_calloc_r>
 8008f82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f84:	60f0      	str	r0, [r6, #12]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1e4      	bne.n	8008f56 <_Balloc+0x2e>
 8008f8c:	2000      	movs	r0, #0
 8008f8e:	bd70      	pop	{r4, r5, r6, pc}
 8008f90:	6802      	ldr	r2, [r0, #0]
 8008f92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f96:	2300      	movs	r3, #0
 8008f98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f9c:	e7f7      	b.n	8008f8e <_Balloc+0x66>
 8008f9e:	bf00      	nop
 8008fa0:	0800a8f2 	.word	0x0800a8f2
 8008fa4:	0800a975 	.word	0x0800a975

08008fa8 <_Bfree>:
 8008fa8:	b570      	push	{r4, r5, r6, lr}
 8008faa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008fac:	4605      	mov	r5, r0
 8008fae:	460c      	mov	r4, r1
 8008fb0:	b976      	cbnz	r6, 8008fd0 <_Bfree+0x28>
 8008fb2:	2010      	movs	r0, #16
 8008fb4:	f7ff ffa2 	bl	8008efc <malloc>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	6268      	str	r0, [r5, #36]	; 0x24
 8008fbc:	b920      	cbnz	r0, 8008fc8 <_Bfree+0x20>
 8008fbe:	4b09      	ldr	r3, [pc, #36]	; (8008fe4 <_Bfree+0x3c>)
 8008fc0:	4809      	ldr	r0, [pc, #36]	; (8008fe8 <_Bfree+0x40>)
 8008fc2:	218a      	movs	r1, #138	; 0x8a
 8008fc4:	f000 fd96 	bl	8009af4 <__assert_func>
 8008fc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fcc:	6006      	str	r6, [r0, #0]
 8008fce:	60c6      	str	r6, [r0, #12]
 8008fd0:	b13c      	cbz	r4, 8008fe2 <_Bfree+0x3a>
 8008fd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fd4:	6862      	ldr	r2, [r4, #4]
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fdc:	6021      	str	r1, [r4, #0]
 8008fde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fe2:	bd70      	pop	{r4, r5, r6, pc}
 8008fe4:	0800a8f2 	.word	0x0800a8f2
 8008fe8:	0800a975 	.word	0x0800a975

08008fec <__multadd>:
 8008fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ff0:	690d      	ldr	r5, [r1, #16]
 8008ff2:	4607      	mov	r7, r0
 8008ff4:	460c      	mov	r4, r1
 8008ff6:	461e      	mov	r6, r3
 8008ff8:	f101 0c14 	add.w	ip, r1, #20
 8008ffc:	2000      	movs	r0, #0
 8008ffe:	f8dc 3000 	ldr.w	r3, [ip]
 8009002:	b299      	uxth	r1, r3
 8009004:	fb02 6101 	mla	r1, r2, r1, r6
 8009008:	0c1e      	lsrs	r6, r3, #16
 800900a:	0c0b      	lsrs	r3, r1, #16
 800900c:	fb02 3306 	mla	r3, r2, r6, r3
 8009010:	b289      	uxth	r1, r1
 8009012:	3001      	adds	r0, #1
 8009014:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009018:	4285      	cmp	r5, r0
 800901a:	f84c 1b04 	str.w	r1, [ip], #4
 800901e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009022:	dcec      	bgt.n	8008ffe <__multadd+0x12>
 8009024:	b30e      	cbz	r6, 800906a <__multadd+0x7e>
 8009026:	68a3      	ldr	r3, [r4, #8]
 8009028:	42ab      	cmp	r3, r5
 800902a:	dc19      	bgt.n	8009060 <__multadd+0x74>
 800902c:	6861      	ldr	r1, [r4, #4]
 800902e:	4638      	mov	r0, r7
 8009030:	3101      	adds	r1, #1
 8009032:	f7ff ff79 	bl	8008f28 <_Balloc>
 8009036:	4680      	mov	r8, r0
 8009038:	b928      	cbnz	r0, 8009046 <__multadd+0x5a>
 800903a:	4602      	mov	r2, r0
 800903c:	4b0c      	ldr	r3, [pc, #48]	; (8009070 <__multadd+0x84>)
 800903e:	480d      	ldr	r0, [pc, #52]	; (8009074 <__multadd+0x88>)
 8009040:	21b5      	movs	r1, #181	; 0xb5
 8009042:	f000 fd57 	bl	8009af4 <__assert_func>
 8009046:	6922      	ldr	r2, [r4, #16]
 8009048:	3202      	adds	r2, #2
 800904a:	f104 010c 	add.w	r1, r4, #12
 800904e:	0092      	lsls	r2, r2, #2
 8009050:	300c      	adds	r0, #12
 8009052:	f7ff ff5b 	bl	8008f0c <memcpy>
 8009056:	4621      	mov	r1, r4
 8009058:	4638      	mov	r0, r7
 800905a:	f7ff ffa5 	bl	8008fa8 <_Bfree>
 800905e:	4644      	mov	r4, r8
 8009060:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009064:	3501      	adds	r5, #1
 8009066:	615e      	str	r6, [r3, #20]
 8009068:	6125      	str	r5, [r4, #16]
 800906a:	4620      	mov	r0, r4
 800906c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009070:	0800a964 	.word	0x0800a964
 8009074:	0800a975 	.word	0x0800a975

08009078 <__hi0bits>:
 8009078:	0c03      	lsrs	r3, r0, #16
 800907a:	041b      	lsls	r3, r3, #16
 800907c:	b9d3      	cbnz	r3, 80090b4 <__hi0bits+0x3c>
 800907e:	0400      	lsls	r0, r0, #16
 8009080:	2310      	movs	r3, #16
 8009082:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009086:	bf04      	itt	eq
 8009088:	0200      	lsleq	r0, r0, #8
 800908a:	3308      	addeq	r3, #8
 800908c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009090:	bf04      	itt	eq
 8009092:	0100      	lsleq	r0, r0, #4
 8009094:	3304      	addeq	r3, #4
 8009096:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800909a:	bf04      	itt	eq
 800909c:	0080      	lsleq	r0, r0, #2
 800909e:	3302      	addeq	r3, #2
 80090a0:	2800      	cmp	r0, #0
 80090a2:	db05      	blt.n	80090b0 <__hi0bits+0x38>
 80090a4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80090a8:	f103 0301 	add.w	r3, r3, #1
 80090ac:	bf08      	it	eq
 80090ae:	2320      	moveq	r3, #32
 80090b0:	4618      	mov	r0, r3
 80090b2:	4770      	bx	lr
 80090b4:	2300      	movs	r3, #0
 80090b6:	e7e4      	b.n	8009082 <__hi0bits+0xa>

080090b8 <__lo0bits>:
 80090b8:	6803      	ldr	r3, [r0, #0]
 80090ba:	f013 0207 	ands.w	r2, r3, #7
 80090be:	4601      	mov	r1, r0
 80090c0:	d00b      	beq.n	80090da <__lo0bits+0x22>
 80090c2:	07da      	lsls	r2, r3, #31
 80090c4:	d423      	bmi.n	800910e <__lo0bits+0x56>
 80090c6:	0798      	lsls	r0, r3, #30
 80090c8:	bf49      	itett	mi
 80090ca:	085b      	lsrmi	r3, r3, #1
 80090cc:	089b      	lsrpl	r3, r3, #2
 80090ce:	2001      	movmi	r0, #1
 80090d0:	600b      	strmi	r3, [r1, #0]
 80090d2:	bf5c      	itt	pl
 80090d4:	600b      	strpl	r3, [r1, #0]
 80090d6:	2002      	movpl	r0, #2
 80090d8:	4770      	bx	lr
 80090da:	b298      	uxth	r0, r3
 80090dc:	b9a8      	cbnz	r0, 800910a <__lo0bits+0x52>
 80090de:	0c1b      	lsrs	r3, r3, #16
 80090e0:	2010      	movs	r0, #16
 80090e2:	b2da      	uxtb	r2, r3
 80090e4:	b90a      	cbnz	r2, 80090ea <__lo0bits+0x32>
 80090e6:	3008      	adds	r0, #8
 80090e8:	0a1b      	lsrs	r3, r3, #8
 80090ea:	071a      	lsls	r2, r3, #28
 80090ec:	bf04      	itt	eq
 80090ee:	091b      	lsreq	r3, r3, #4
 80090f0:	3004      	addeq	r0, #4
 80090f2:	079a      	lsls	r2, r3, #30
 80090f4:	bf04      	itt	eq
 80090f6:	089b      	lsreq	r3, r3, #2
 80090f8:	3002      	addeq	r0, #2
 80090fa:	07da      	lsls	r2, r3, #31
 80090fc:	d403      	bmi.n	8009106 <__lo0bits+0x4e>
 80090fe:	085b      	lsrs	r3, r3, #1
 8009100:	f100 0001 	add.w	r0, r0, #1
 8009104:	d005      	beq.n	8009112 <__lo0bits+0x5a>
 8009106:	600b      	str	r3, [r1, #0]
 8009108:	4770      	bx	lr
 800910a:	4610      	mov	r0, r2
 800910c:	e7e9      	b.n	80090e2 <__lo0bits+0x2a>
 800910e:	2000      	movs	r0, #0
 8009110:	4770      	bx	lr
 8009112:	2020      	movs	r0, #32
 8009114:	4770      	bx	lr
	...

08009118 <__i2b>:
 8009118:	b510      	push	{r4, lr}
 800911a:	460c      	mov	r4, r1
 800911c:	2101      	movs	r1, #1
 800911e:	f7ff ff03 	bl	8008f28 <_Balloc>
 8009122:	4602      	mov	r2, r0
 8009124:	b928      	cbnz	r0, 8009132 <__i2b+0x1a>
 8009126:	4b05      	ldr	r3, [pc, #20]	; (800913c <__i2b+0x24>)
 8009128:	4805      	ldr	r0, [pc, #20]	; (8009140 <__i2b+0x28>)
 800912a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800912e:	f000 fce1 	bl	8009af4 <__assert_func>
 8009132:	2301      	movs	r3, #1
 8009134:	6144      	str	r4, [r0, #20]
 8009136:	6103      	str	r3, [r0, #16]
 8009138:	bd10      	pop	{r4, pc}
 800913a:	bf00      	nop
 800913c:	0800a964 	.word	0x0800a964
 8009140:	0800a975 	.word	0x0800a975

08009144 <__multiply>:
 8009144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009148:	4691      	mov	r9, r2
 800914a:	690a      	ldr	r2, [r1, #16]
 800914c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009150:	429a      	cmp	r2, r3
 8009152:	bfb8      	it	lt
 8009154:	460b      	movlt	r3, r1
 8009156:	460c      	mov	r4, r1
 8009158:	bfbc      	itt	lt
 800915a:	464c      	movlt	r4, r9
 800915c:	4699      	movlt	r9, r3
 800915e:	6927      	ldr	r7, [r4, #16]
 8009160:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009164:	68a3      	ldr	r3, [r4, #8]
 8009166:	6861      	ldr	r1, [r4, #4]
 8009168:	eb07 060a 	add.w	r6, r7, sl
 800916c:	42b3      	cmp	r3, r6
 800916e:	b085      	sub	sp, #20
 8009170:	bfb8      	it	lt
 8009172:	3101      	addlt	r1, #1
 8009174:	f7ff fed8 	bl	8008f28 <_Balloc>
 8009178:	b930      	cbnz	r0, 8009188 <__multiply+0x44>
 800917a:	4602      	mov	r2, r0
 800917c:	4b44      	ldr	r3, [pc, #272]	; (8009290 <__multiply+0x14c>)
 800917e:	4845      	ldr	r0, [pc, #276]	; (8009294 <__multiply+0x150>)
 8009180:	f240 115d 	movw	r1, #349	; 0x15d
 8009184:	f000 fcb6 	bl	8009af4 <__assert_func>
 8009188:	f100 0514 	add.w	r5, r0, #20
 800918c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009190:	462b      	mov	r3, r5
 8009192:	2200      	movs	r2, #0
 8009194:	4543      	cmp	r3, r8
 8009196:	d321      	bcc.n	80091dc <__multiply+0x98>
 8009198:	f104 0314 	add.w	r3, r4, #20
 800919c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80091a0:	f109 0314 	add.w	r3, r9, #20
 80091a4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80091a8:	9202      	str	r2, [sp, #8]
 80091aa:	1b3a      	subs	r2, r7, r4
 80091ac:	3a15      	subs	r2, #21
 80091ae:	f022 0203 	bic.w	r2, r2, #3
 80091b2:	3204      	adds	r2, #4
 80091b4:	f104 0115 	add.w	r1, r4, #21
 80091b8:	428f      	cmp	r7, r1
 80091ba:	bf38      	it	cc
 80091bc:	2204      	movcc	r2, #4
 80091be:	9201      	str	r2, [sp, #4]
 80091c0:	9a02      	ldr	r2, [sp, #8]
 80091c2:	9303      	str	r3, [sp, #12]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d80c      	bhi.n	80091e2 <__multiply+0x9e>
 80091c8:	2e00      	cmp	r6, #0
 80091ca:	dd03      	ble.n	80091d4 <__multiply+0x90>
 80091cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d05a      	beq.n	800928a <__multiply+0x146>
 80091d4:	6106      	str	r6, [r0, #16]
 80091d6:	b005      	add	sp, #20
 80091d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091dc:	f843 2b04 	str.w	r2, [r3], #4
 80091e0:	e7d8      	b.n	8009194 <__multiply+0x50>
 80091e2:	f8b3 a000 	ldrh.w	sl, [r3]
 80091e6:	f1ba 0f00 	cmp.w	sl, #0
 80091ea:	d024      	beq.n	8009236 <__multiply+0xf2>
 80091ec:	f104 0e14 	add.w	lr, r4, #20
 80091f0:	46a9      	mov	r9, r5
 80091f2:	f04f 0c00 	mov.w	ip, #0
 80091f6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80091fa:	f8d9 1000 	ldr.w	r1, [r9]
 80091fe:	fa1f fb82 	uxth.w	fp, r2
 8009202:	b289      	uxth	r1, r1
 8009204:	fb0a 110b 	mla	r1, sl, fp, r1
 8009208:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800920c:	f8d9 2000 	ldr.w	r2, [r9]
 8009210:	4461      	add	r1, ip
 8009212:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009216:	fb0a c20b 	mla	r2, sl, fp, ip
 800921a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800921e:	b289      	uxth	r1, r1
 8009220:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009224:	4577      	cmp	r7, lr
 8009226:	f849 1b04 	str.w	r1, [r9], #4
 800922a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800922e:	d8e2      	bhi.n	80091f6 <__multiply+0xb2>
 8009230:	9a01      	ldr	r2, [sp, #4]
 8009232:	f845 c002 	str.w	ip, [r5, r2]
 8009236:	9a03      	ldr	r2, [sp, #12]
 8009238:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800923c:	3304      	adds	r3, #4
 800923e:	f1b9 0f00 	cmp.w	r9, #0
 8009242:	d020      	beq.n	8009286 <__multiply+0x142>
 8009244:	6829      	ldr	r1, [r5, #0]
 8009246:	f104 0c14 	add.w	ip, r4, #20
 800924a:	46ae      	mov	lr, r5
 800924c:	f04f 0a00 	mov.w	sl, #0
 8009250:	f8bc b000 	ldrh.w	fp, [ip]
 8009254:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009258:	fb09 220b 	mla	r2, r9, fp, r2
 800925c:	4492      	add	sl, r2
 800925e:	b289      	uxth	r1, r1
 8009260:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009264:	f84e 1b04 	str.w	r1, [lr], #4
 8009268:	f85c 2b04 	ldr.w	r2, [ip], #4
 800926c:	f8be 1000 	ldrh.w	r1, [lr]
 8009270:	0c12      	lsrs	r2, r2, #16
 8009272:	fb09 1102 	mla	r1, r9, r2, r1
 8009276:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800927a:	4567      	cmp	r7, ip
 800927c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009280:	d8e6      	bhi.n	8009250 <__multiply+0x10c>
 8009282:	9a01      	ldr	r2, [sp, #4]
 8009284:	50a9      	str	r1, [r5, r2]
 8009286:	3504      	adds	r5, #4
 8009288:	e79a      	b.n	80091c0 <__multiply+0x7c>
 800928a:	3e01      	subs	r6, #1
 800928c:	e79c      	b.n	80091c8 <__multiply+0x84>
 800928e:	bf00      	nop
 8009290:	0800a964 	.word	0x0800a964
 8009294:	0800a975 	.word	0x0800a975

08009298 <__pow5mult>:
 8009298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800929c:	4615      	mov	r5, r2
 800929e:	f012 0203 	ands.w	r2, r2, #3
 80092a2:	4606      	mov	r6, r0
 80092a4:	460f      	mov	r7, r1
 80092a6:	d007      	beq.n	80092b8 <__pow5mult+0x20>
 80092a8:	4c25      	ldr	r4, [pc, #148]	; (8009340 <__pow5mult+0xa8>)
 80092aa:	3a01      	subs	r2, #1
 80092ac:	2300      	movs	r3, #0
 80092ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092b2:	f7ff fe9b 	bl	8008fec <__multadd>
 80092b6:	4607      	mov	r7, r0
 80092b8:	10ad      	asrs	r5, r5, #2
 80092ba:	d03d      	beq.n	8009338 <__pow5mult+0xa0>
 80092bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80092be:	b97c      	cbnz	r4, 80092e0 <__pow5mult+0x48>
 80092c0:	2010      	movs	r0, #16
 80092c2:	f7ff fe1b 	bl	8008efc <malloc>
 80092c6:	4602      	mov	r2, r0
 80092c8:	6270      	str	r0, [r6, #36]	; 0x24
 80092ca:	b928      	cbnz	r0, 80092d8 <__pow5mult+0x40>
 80092cc:	4b1d      	ldr	r3, [pc, #116]	; (8009344 <__pow5mult+0xac>)
 80092ce:	481e      	ldr	r0, [pc, #120]	; (8009348 <__pow5mult+0xb0>)
 80092d0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80092d4:	f000 fc0e 	bl	8009af4 <__assert_func>
 80092d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092dc:	6004      	str	r4, [r0, #0]
 80092de:	60c4      	str	r4, [r0, #12]
 80092e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80092e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092e8:	b94c      	cbnz	r4, 80092fe <__pow5mult+0x66>
 80092ea:	f240 2171 	movw	r1, #625	; 0x271
 80092ee:	4630      	mov	r0, r6
 80092f0:	f7ff ff12 	bl	8009118 <__i2b>
 80092f4:	2300      	movs	r3, #0
 80092f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80092fa:	4604      	mov	r4, r0
 80092fc:	6003      	str	r3, [r0, #0]
 80092fe:	f04f 0900 	mov.w	r9, #0
 8009302:	07eb      	lsls	r3, r5, #31
 8009304:	d50a      	bpl.n	800931c <__pow5mult+0x84>
 8009306:	4639      	mov	r1, r7
 8009308:	4622      	mov	r2, r4
 800930a:	4630      	mov	r0, r6
 800930c:	f7ff ff1a 	bl	8009144 <__multiply>
 8009310:	4639      	mov	r1, r7
 8009312:	4680      	mov	r8, r0
 8009314:	4630      	mov	r0, r6
 8009316:	f7ff fe47 	bl	8008fa8 <_Bfree>
 800931a:	4647      	mov	r7, r8
 800931c:	106d      	asrs	r5, r5, #1
 800931e:	d00b      	beq.n	8009338 <__pow5mult+0xa0>
 8009320:	6820      	ldr	r0, [r4, #0]
 8009322:	b938      	cbnz	r0, 8009334 <__pow5mult+0x9c>
 8009324:	4622      	mov	r2, r4
 8009326:	4621      	mov	r1, r4
 8009328:	4630      	mov	r0, r6
 800932a:	f7ff ff0b 	bl	8009144 <__multiply>
 800932e:	6020      	str	r0, [r4, #0]
 8009330:	f8c0 9000 	str.w	r9, [r0]
 8009334:	4604      	mov	r4, r0
 8009336:	e7e4      	b.n	8009302 <__pow5mult+0x6a>
 8009338:	4638      	mov	r0, r7
 800933a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800933e:	bf00      	nop
 8009340:	0800aac8 	.word	0x0800aac8
 8009344:	0800a8f2 	.word	0x0800a8f2
 8009348:	0800a975 	.word	0x0800a975

0800934c <__lshift>:
 800934c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009350:	460c      	mov	r4, r1
 8009352:	6849      	ldr	r1, [r1, #4]
 8009354:	6923      	ldr	r3, [r4, #16]
 8009356:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800935a:	68a3      	ldr	r3, [r4, #8]
 800935c:	4607      	mov	r7, r0
 800935e:	4691      	mov	r9, r2
 8009360:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009364:	f108 0601 	add.w	r6, r8, #1
 8009368:	42b3      	cmp	r3, r6
 800936a:	db0b      	blt.n	8009384 <__lshift+0x38>
 800936c:	4638      	mov	r0, r7
 800936e:	f7ff fddb 	bl	8008f28 <_Balloc>
 8009372:	4605      	mov	r5, r0
 8009374:	b948      	cbnz	r0, 800938a <__lshift+0x3e>
 8009376:	4602      	mov	r2, r0
 8009378:	4b2a      	ldr	r3, [pc, #168]	; (8009424 <__lshift+0xd8>)
 800937a:	482b      	ldr	r0, [pc, #172]	; (8009428 <__lshift+0xdc>)
 800937c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009380:	f000 fbb8 	bl	8009af4 <__assert_func>
 8009384:	3101      	adds	r1, #1
 8009386:	005b      	lsls	r3, r3, #1
 8009388:	e7ee      	b.n	8009368 <__lshift+0x1c>
 800938a:	2300      	movs	r3, #0
 800938c:	f100 0114 	add.w	r1, r0, #20
 8009390:	f100 0210 	add.w	r2, r0, #16
 8009394:	4618      	mov	r0, r3
 8009396:	4553      	cmp	r3, sl
 8009398:	db37      	blt.n	800940a <__lshift+0xbe>
 800939a:	6920      	ldr	r0, [r4, #16]
 800939c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093a0:	f104 0314 	add.w	r3, r4, #20
 80093a4:	f019 091f 	ands.w	r9, r9, #31
 80093a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80093b0:	d02f      	beq.n	8009412 <__lshift+0xc6>
 80093b2:	f1c9 0e20 	rsb	lr, r9, #32
 80093b6:	468a      	mov	sl, r1
 80093b8:	f04f 0c00 	mov.w	ip, #0
 80093bc:	681a      	ldr	r2, [r3, #0]
 80093be:	fa02 f209 	lsl.w	r2, r2, r9
 80093c2:	ea42 020c 	orr.w	r2, r2, ip
 80093c6:	f84a 2b04 	str.w	r2, [sl], #4
 80093ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80093ce:	4298      	cmp	r0, r3
 80093d0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80093d4:	d8f2      	bhi.n	80093bc <__lshift+0x70>
 80093d6:	1b03      	subs	r3, r0, r4
 80093d8:	3b15      	subs	r3, #21
 80093da:	f023 0303 	bic.w	r3, r3, #3
 80093de:	3304      	adds	r3, #4
 80093e0:	f104 0215 	add.w	r2, r4, #21
 80093e4:	4290      	cmp	r0, r2
 80093e6:	bf38      	it	cc
 80093e8:	2304      	movcc	r3, #4
 80093ea:	f841 c003 	str.w	ip, [r1, r3]
 80093ee:	f1bc 0f00 	cmp.w	ip, #0
 80093f2:	d001      	beq.n	80093f8 <__lshift+0xac>
 80093f4:	f108 0602 	add.w	r6, r8, #2
 80093f8:	3e01      	subs	r6, #1
 80093fa:	4638      	mov	r0, r7
 80093fc:	612e      	str	r6, [r5, #16]
 80093fe:	4621      	mov	r1, r4
 8009400:	f7ff fdd2 	bl	8008fa8 <_Bfree>
 8009404:	4628      	mov	r0, r5
 8009406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800940a:	f842 0f04 	str.w	r0, [r2, #4]!
 800940e:	3301      	adds	r3, #1
 8009410:	e7c1      	b.n	8009396 <__lshift+0x4a>
 8009412:	3904      	subs	r1, #4
 8009414:	f853 2b04 	ldr.w	r2, [r3], #4
 8009418:	f841 2f04 	str.w	r2, [r1, #4]!
 800941c:	4298      	cmp	r0, r3
 800941e:	d8f9      	bhi.n	8009414 <__lshift+0xc8>
 8009420:	e7ea      	b.n	80093f8 <__lshift+0xac>
 8009422:	bf00      	nop
 8009424:	0800a964 	.word	0x0800a964
 8009428:	0800a975 	.word	0x0800a975

0800942c <__mcmp>:
 800942c:	b530      	push	{r4, r5, lr}
 800942e:	6902      	ldr	r2, [r0, #16]
 8009430:	690c      	ldr	r4, [r1, #16]
 8009432:	1b12      	subs	r2, r2, r4
 8009434:	d10e      	bne.n	8009454 <__mcmp+0x28>
 8009436:	f100 0314 	add.w	r3, r0, #20
 800943a:	3114      	adds	r1, #20
 800943c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009440:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009444:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009448:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800944c:	42a5      	cmp	r5, r4
 800944e:	d003      	beq.n	8009458 <__mcmp+0x2c>
 8009450:	d305      	bcc.n	800945e <__mcmp+0x32>
 8009452:	2201      	movs	r2, #1
 8009454:	4610      	mov	r0, r2
 8009456:	bd30      	pop	{r4, r5, pc}
 8009458:	4283      	cmp	r3, r0
 800945a:	d3f3      	bcc.n	8009444 <__mcmp+0x18>
 800945c:	e7fa      	b.n	8009454 <__mcmp+0x28>
 800945e:	f04f 32ff 	mov.w	r2, #4294967295
 8009462:	e7f7      	b.n	8009454 <__mcmp+0x28>

08009464 <__mdiff>:
 8009464:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009468:	460c      	mov	r4, r1
 800946a:	4606      	mov	r6, r0
 800946c:	4611      	mov	r1, r2
 800946e:	4620      	mov	r0, r4
 8009470:	4690      	mov	r8, r2
 8009472:	f7ff ffdb 	bl	800942c <__mcmp>
 8009476:	1e05      	subs	r5, r0, #0
 8009478:	d110      	bne.n	800949c <__mdiff+0x38>
 800947a:	4629      	mov	r1, r5
 800947c:	4630      	mov	r0, r6
 800947e:	f7ff fd53 	bl	8008f28 <_Balloc>
 8009482:	b930      	cbnz	r0, 8009492 <__mdiff+0x2e>
 8009484:	4b3a      	ldr	r3, [pc, #232]	; (8009570 <__mdiff+0x10c>)
 8009486:	4602      	mov	r2, r0
 8009488:	f240 2132 	movw	r1, #562	; 0x232
 800948c:	4839      	ldr	r0, [pc, #228]	; (8009574 <__mdiff+0x110>)
 800948e:	f000 fb31 	bl	8009af4 <__assert_func>
 8009492:	2301      	movs	r3, #1
 8009494:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009498:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800949c:	bfa4      	itt	ge
 800949e:	4643      	movge	r3, r8
 80094a0:	46a0      	movge	r8, r4
 80094a2:	4630      	mov	r0, r6
 80094a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80094a8:	bfa6      	itte	ge
 80094aa:	461c      	movge	r4, r3
 80094ac:	2500      	movge	r5, #0
 80094ae:	2501      	movlt	r5, #1
 80094b0:	f7ff fd3a 	bl	8008f28 <_Balloc>
 80094b4:	b920      	cbnz	r0, 80094c0 <__mdiff+0x5c>
 80094b6:	4b2e      	ldr	r3, [pc, #184]	; (8009570 <__mdiff+0x10c>)
 80094b8:	4602      	mov	r2, r0
 80094ba:	f44f 7110 	mov.w	r1, #576	; 0x240
 80094be:	e7e5      	b.n	800948c <__mdiff+0x28>
 80094c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80094c4:	6926      	ldr	r6, [r4, #16]
 80094c6:	60c5      	str	r5, [r0, #12]
 80094c8:	f104 0914 	add.w	r9, r4, #20
 80094cc:	f108 0514 	add.w	r5, r8, #20
 80094d0:	f100 0e14 	add.w	lr, r0, #20
 80094d4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80094d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80094dc:	f108 0210 	add.w	r2, r8, #16
 80094e0:	46f2      	mov	sl, lr
 80094e2:	2100      	movs	r1, #0
 80094e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80094e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80094ec:	fa1f f883 	uxth.w	r8, r3
 80094f0:	fa11 f18b 	uxtah	r1, r1, fp
 80094f4:	0c1b      	lsrs	r3, r3, #16
 80094f6:	eba1 0808 	sub.w	r8, r1, r8
 80094fa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80094fe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009502:	fa1f f888 	uxth.w	r8, r8
 8009506:	1419      	asrs	r1, r3, #16
 8009508:	454e      	cmp	r6, r9
 800950a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800950e:	f84a 3b04 	str.w	r3, [sl], #4
 8009512:	d8e7      	bhi.n	80094e4 <__mdiff+0x80>
 8009514:	1b33      	subs	r3, r6, r4
 8009516:	3b15      	subs	r3, #21
 8009518:	f023 0303 	bic.w	r3, r3, #3
 800951c:	3304      	adds	r3, #4
 800951e:	3415      	adds	r4, #21
 8009520:	42a6      	cmp	r6, r4
 8009522:	bf38      	it	cc
 8009524:	2304      	movcc	r3, #4
 8009526:	441d      	add	r5, r3
 8009528:	4473      	add	r3, lr
 800952a:	469e      	mov	lr, r3
 800952c:	462e      	mov	r6, r5
 800952e:	4566      	cmp	r6, ip
 8009530:	d30e      	bcc.n	8009550 <__mdiff+0xec>
 8009532:	f10c 0203 	add.w	r2, ip, #3
 8009536:	1b52      	subs	r2, r2, r5
 8009538:	f022 0203 	bic.w	r2, r2, #3
 800953c:	3d03      	subs	r5, #3
 800953e:	45ac      	cmp	ip, r5
 8009540:	bf38      	it	cc
 8009542:	2200      	movcc	r2, #0
 8009544:	441a      	add	r2, r3
 8009546:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800954a:	b17b      	cbz	r3, 800956c <__mdiff+0x108>
 800954c:	6107      	str	r7, [r0, #16]
 800954e:	e7a3      	b.n	8009498 <__mdiff+0x34>
 8009550:	f856 8b04 	ldr.w	r8, [r6], #4
 8009554:	fa11 f288 	uxtah	r2, r1, r8
 8009558:	1414      	asrs	r4, r2, #16
 800955a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800955e:	b292      	uxth	r2, r2
 8009560:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009564:	f84e 2b04 	str.w	r2, [lr], #4
 8009568:	1421      	asrs	r1, r4, #16
 800956a:	e7e0      	b.n	800952e <__mdiff+0xca>
 800956c:	3f01      	subs	r7, #1
 800956e:	e7ea      	b.n	8009546 <__mdiff+0xe2>
 8009570:	0800a964 	.word	0x0800a964
 8009574:	0800a975 	.word	0x0800a975

08009578 <__d2b>:
 8009578:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800957c:	4689      	mov	r9, r1
 800957e:	2101      	movs	r1, #1
 8009580:	ec57 6b10 	vmov	r6, r7, d0
 8009584:	4690      	mov	r8, r2
 8009586:	f7ff fccf 	bl	8008f28 <_Balloc>
 800958a:	4604      	mov	r4, r0
 800958c:	b930      	cbnz	r0, 800959c <__d2b+0x24>
 800958e:	4602      	mov	r2, r0
 8009590:	4b25      	ldr	r3, [pc, #148]	; (8009628 <__d2b+0xb0>)
 8009592:	4826      	ldr	r0, [pc, #152]	; (800962c <__d2b+0xb4>)
 8009594:	f240 310a 	movw	r1, #778	; 0x30a
 8009598:	f000 faac 	bl	8009af4 <__assert_func>
 800959c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80095a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80095a4:	bb35      	cbnz	r5, 80095f4 <__d2b+0x7c>
 80095a6:	2e00      	cmp	r6, #0
 80095a8:	9301      	str	r3, [sp, #4]
 80095aa:	d028      	beq.n	80095fe <__d2b+0x86>
 80095ac:	4668      	mov	r0, sp
 80095ae:	9600      	str	r6, [sp, #0]
 80095b0:	f7ff fd82 	bl	80090b8 <__lo0bits>
 80095b4:	9900      	ldr	r1, [sp, #0]
 80095b6:	b300      	cbz	r0, 80095fa <__d2b+0x82>
 80095b8:	9a01      	ldr	r2, [sp, #4]
 80095ba:	f1c0 0320 	rsb	r3, r0, #32
 80095be:	fa02 f303 	lsl.w	r3, r2, r3
 80095c2:	430b      	orrs	r3, r1
 80095c4:	40c2      	lsrs	r2, r0
 80095c6:	6163      	str	r3, [r4, #20]
 80095c8:	9201      	str	r2, [sp, #4]
 80095ca:	9b01      	ldr	r3, [sp, #4]
 80095cc:	61a3      	str	r3, [r4, #24]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	bf14      	ite	ne
 80095d2:	2202      	movne	r2, #2
 80095d4:	2201      	moveq	r2, #1
 80095d6:	6122      	str	r2, [r4, #16]
 80095d8:	b1d5      	cbz	r5, 8009610 <__d2b+0x98>
 80095da:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80095de:	4405      	add	r5, r0
 80095e0:	f8c9 5000 	str.w	r5, [r9]
 80095e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80095e8:	f8c8 0000 	str.w	r0, [r8]
 80095ec:	4620      	mov	r0, r4
 80095ee:	b003      	add	sp, #12
 80095f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80095f8:	e7d5      	b.n	80095a6 <__d2b+0x2e>
 80095fa:	6161      	str	r1, [r4, #20]
 80095fc:	e7e5      	b.n	80095ca <__d2b+0x52>
 80095fe:	a801      	add	r0, sp, #4
 8009600:	f7ff fd5a 	bl	80090b8 <__lo0bits>
 8009604:	9b01      	ldr	r3, [sp, #4]
 8009606:	6163      	str	r3, [r4, #20]
 8009608:	2201      	movs	r2, #1
 800960a:	6122      	str	r2, [r4, #16]
 800960c:	3020      	adds	r0, #32
 800960e:	e7e3      	b.n	80095d8 <__d2b+0x60>
 8009610:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009614:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009618:	f8c9 0000 	str.w	r0, [r9]
 800961c:	6918      	ldr	r0, [r3, #16]
 800961e:	f7ff fd2b 	bl	8009078 <__hi0bits>
 8009622:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009626:	e7df      	b.n	80095e8 <__d2b+0x70>
 8009628:	0800a964 	.word	0x0800a964
 800962c:	0800a975 	.word	0x0800a975

08009630 <_calloc_r>:
 8009630:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009632:	fba1 2402 	umull	r2, r4, r1, r2
 8009636:	b94c      	cbnz	r4, 800964c <_calloc_r+0x1c>
 8009638:	4611      	mov	r1, r2
 800963a:	9201      	str	r2, [sp, #4]
 800963c:	f000 f87a 	bl	8009734 <_malloc_r>
 8009640:	9a01      	ldr	r2, [sp, #4]
 8009642:	4605      	mov	r5, r0
 8009644:	b930      	cbnz	r0, 8009654 <_calloc_r+0x24>
 8009646:	4628      	mov	r0, r5
 8009648:	b003      	add	sp, #12
 800964a:	bd30      	pop	{r4, r5, pc}
 800964c:	220c      	movs	r2, #12
 800964e:	6002      	str	r2, [r0, #0]
 8009650:	2500      	movs	r5, #0
 8009652:	e7f8      	b.n	8009646 <_calloc_r+0x16>
 8009654:	4621      	mov	r1, r4
 8009656:	f7fe f945 	bl	80078e4 <memset>
 800965a:	e7f4      	b.n	8009646 <_calloc_r+0x16>

0800965c <_free_r>:
 800965c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800965e:	2900      	cmp	r1, #0
 8009660:	d044      	beq.n	80096ec <_free_r+0x90>
 8009662:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009666:	9001      	str	r0, [sp, #4]
 8009668:	2b00      	cmp	r3, #0
 800966a:	f1a1 0404 	sub.w	r4, r1, #4
 800966e:	bfb8      	it	lt
 8009670:	18e4      	addlt	r4, r4, r3
 8009672:	f000 fa9b 	bl	8009bac <__malloc_lock>
 8009676:	4a1e      	ldr	r2, [pc, #120]	; (80096f0 <_free_r+0x94>)
 8009678:	9801      	ldr	r0, [sp, #4]
 800967a:	6813      	ldr	r3, [r2, #0]
 800967c:	b933      	cbnz	r3, 800968c <_free_r+0x30>
 800967e:	6063      	str	r3, [r4, #4]
 8009680:	6014      	str	r4, [r2, #0]
 8009682:	b003      	add	sp, #12
 8009684:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009688:	f000 ba96 	b.w	8009bb8 <__malloc_unlock>
 800968c:	42a3      	cmp	r3, r4
 800968e:	d908      	bls.n	80096a2 <_free_r+0x46>
 8009690:	6825      	ldr	r5, [r4, #0]
 8009692:	1961      	adds	r1, r4, r5
 8009694:	428b      	cmp	r3, r1
 8009696:	bf01      	itttt	eq
 8009698:	6819      	ldreq	r1, [r3, #0]
 800969a:	685b      	ldreq	r3, [r3, #4]
 800969c:	1949      	addeq	r1, r1, r5
 800969e:	6021      	streq	r1, [r4, #0]
 80096a0:	e7ed      	b.n	800967e <_free_r+0x22>
 80096a2:	461a      	mov	r2, r3
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	b10b      	cbz	r3, 80096ac <_free_r+0x50>
 80096a8:	42a3      	cmp	r3, r4
 80096aa:	d9fa      	bls.n	80096a2 <_free_r+0x46>
 80096ac:	6811      	ldr	r1, [r2, #0]
 80096ae:	1855      	adds	r5, r2, r1
 80096b0:	42a5      	cmp	r5, r4
 80096b2:	d10b      	bne.n	80096cc <_free_r+0x70>
 80096b4:	6824      	ldr	r4, [r4, #0]
 80096b6:	4421      	add	r1, r4
 80096b8:	1854      	adds	r4, r2, r1
 80096ba:	42a3      	cmp	r3, r4
 80096bc:	6011      	str	r1, [r2, #0]
 80096be:	d1e0      	bne.n	8009682 <_free_r+0x26>
 80096c0:	681c      	ldr	r4, [r3, #0]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	6053      	str	r3, [r2, #4]
 80096c6:	4421      	add	r1, r4
 80096c8:	6011      	str	r1, [r2, #0]
 80096ca:	e7da      	b.n	8009682 <_free_r+0x26>
 80096cc:	d902      	bls.n	80096d4 <_free_r+0x78>
 80096ce:	230c      	movs	r3, #12
 80096d0:	6003      	str	r3, [r0, #0]
 80096d2:	e7d6      	b.n	8009682 <_free_r+0x26>
 80096d4:	6825      	ldr	r5, [r4, #0]
 80096d6:	1961      	adds	r1, r4, r5
 80096d8:	428b      	cmp	r3, r1
 80096da:	bf04      	itt	eq
 80096dc:	6819      	ldreq	r1, [r3, #0]
 80096de:	685b      	ldreq	r3, [r3, #4]
 80096e0:	6063      	str	r3, [r4, #4]
 80096e2:	bf04      	itt	eq
 80096e4:	1949      	addeq	r1, r1, r5
 80096e6:	6021      	streq	r1, [r4, #0]
 80096e8:	6054      	str	r4, [r2, #4]
 80096ea:	e7ca      	b.n	8009682 <_free_r+0x26>
 80096ec:	b003      	add	sp, #12
 80096ee:	bd30      	pop	{r4, r5, pc}
 80096f0:	20000928 	.word	0x20000928

080096f4 <sbrk_aligned>:
 80096f4:	b570      	push	{r4, r5, r6, lr}
 80096f6:	4e0e      	ldr	r6, [pc, #56]	; (8009730 <sbrk_aligned+0x3c>)
 80096f8:	460c      	mov	r4, r1
 80096fa:	6831      	ldr	r1, [r6, #0]
 80096fc:	4605      	mov	r5, r0
 80096fe:	b911      	cbnz	r1, 8009706 <sbrk_aligned+0x12>
 8009700:	f000 f9e8 	bl	8009ad4 <_sbrk_r>
 8009704:	6030      	str	r0, [r6, #0]
 8009706:	4621      	mov	r1, r4
 8009708:	4628      	mov	r0, r5
 800970a:	f000 f9e3 	bl	8009ad4 <_sbrk_r>
 800970e:	1c43      	adds	r3, r0, #1
 8009710:	d00a      	beq.n	8009728 <sbrk_aligned+0x34>
 8009712:	1cc4      	adds	r4, r0, #3
 8009714:	f024 0403 	bic.w	r4, r4, #3
 8009718:	42a0      	cmp	r0, r4
 800971a:	d007      	beq.n	800972c <sbrk_aligned+0x38>
 800971c:	1a21      	subs	r1, r4, r0
 800971e:	4628      	mov	r0, r5
 8009720:	f000 f9d8 	bl	8009ad4 <_sbrk_r>
 8009724:	3001      	adds	r0, #1
 8009726:	d101      	bne.n	800972c <sbrk_aligned+0x38>
 8009728:	f04f 34ff 	mov.w	r4, #4294967295
 800972c:	4620      	mov	r0, r4
 800972e:	bd70      	pop	{r4, r5, r6, pc}
 8009730:	2000092c 	.word	0x2000092c

08009734 <_malloc_r>:
 8009734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009738:	1ccd      	adds	r5, r1, #3
 800973a:	f025 0503 	bic.w	r5, r5, #3
 800973e:	3508      	adds	r5, #8
 8009740:	2d0c      	cmp	r5, #12
 8009742:	bf38      	it	cc
 8009744:	250c      	movcc	r5, #12
 8009746:	2d00      	cmp	r5, #0
 8009748:	4607      	mov	r7, r0
 800974a:	db01      	blt.n	8009750 <_malloc_r+0x1c>
 800974c:	42a9      	cmp	r1, r5
 800974e:	d905      	bls.n	800975c <_malloc_r+0x28>
 8009750:	230c      	movs	r3, #12
 8009752:	603b      	str	r3, [r7, #0]
 8009754:	2600      	movs	r6, #0
 8009756:	4630      	mov	r0, r6
 8009758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800975c:	4e2e      	ldr	r6, [pc, #184]	; (8009818 <_malloc_r+0xe4>)
 800975e:	f000 fa25 	bl	8009bac <__malloc_lock>
 8009762:	6833      	ldr	r3, [r6, #0]
 8009764:	461c      	mov	r4, r3
 8009766:	bb34      	cbnz	r4, 80097b6 <_malloc_r+0x82>
 8009768:	4629      	mov	r1, r5
 800976a:	4638      	mov	r0, r7
 800976c:	f7ff ffc2 	bl	80096f4 <sbrk_aligned>
 8009770:	1c43      	adds	r3, r0, #1
 8009772:	4604      	mov	r4, r0
 8009774:	d14d      	bne.n	8009812 <_malloc_r+0xde>
 8009776:	6834      	ldr	r4, [r6, #0]
 8009778:	4626      	mov	r6, r4
 800977a:	2e00      	cmp	r6, #0
 800977c:	d140      	bne.n	8009800 <_malloc_r+0xcc>
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	4631      	mov	r1, r6
 8009782:	4638      	mov	r0, r7
 8009784:	eb04 0803 	add.w	r8, r4, r3
 8009788:	f000 f9a4 	bl	8009ad4 <_sbrk_r>
 800978c:	4580      	cmp	r8, r0
 800978e:	d13a      	bne.n	8009806 <_malloc_r+0xd2>
 8009790:	6821      	ldr	r1, [r4, #0]
 8009792:	3503      	adds	r5, #3
 8009794:	1a6d      	subs	r5, r5, r1
 8009796:	f025 0503 	bic.w	r5, r5, #3
 800979a:	3508      	adds	r5, #8
 800979c:	2d0c      	cmp	r5, #12
 800979e:	bf38      	it	cc
 80097a0:	250c      	movcc	r5, #12
 80097a2:	4629      	mov	r1, r5
 80097a4:	4638      	mov	r0, r7
 80097a6:	f7ff ffa5 	bl	80096f4 <sbrk_aligned>
 80097aa:	3001      	adds	r0, #1
 80097ac:	d02b      	beq.n	8009806 <_malloc_r+0xd2>
 80097ae:	6823      	ldr	r3, [r4, #0]
 80097b0:	442b      	add	r3, r5
 80097b2:	6023      	str	r3, [r4, #0]
 80097b4:	e00e      	b.n	80097d4 <_malloc_r+0xa0>
 80097b6:	6822      	ldr	r2, [r4, #0]
 80097b8:	1b52      	subs	r2, r2, r5
 80097ba:	d41e      	bmi.n	80097fa <_malloc_r+0xc6>
 80097bc:	2a0b      	cmp	r2, #11
 80097be:	d916      	bls.n	80097ee <_malloc_r+0xba>
 80097c0:	1961      	adds	r1, r4, r5
 80097c2:	42a3      	cmp	r3, r4
 80097c4:	6025      	str	r5, [r4, #0]
 80097c6:	bf18      	it	ne
 80097c8:	6059      	strne	r1, [r3, #4]
 80097ca:	6863      	ldr	r3, [r4, #4]
 80097cc:	bf08      	it	eq
 80097ce:	6031      	streq	r1, [r6, #0]
 80097d0:	5162      	str	r2, [r4, r5]
 80097d2:	604b      	str	r3, [r1, #4]
 80097d4:	4638      	mov	r0, r7
 80097d6:	f104 060b 	add.w	r6, r4, #11
 80097da:	f000 f9ed 	bl	8009bb8 <__malloc_unlock>
 80097de:	f026 0607 	bic.w	r6, r6, #7
 80097e2:	1d23      	adds	r3, r4, #4
 80097e4:	1af2      	subs	r2, r6, r3
 80097e6:	d0b6      	beq.n	8009756 <_malloc_r+0x22>
 80097e8:	1b9b      	subs	r3, r3, r6
 80097ea:	50a3      	str	r3, [r4, r2]
 80097ec:	e7b3      	b.n	8009756 <_malloc_r+0x22>
 80097ee:	6862      	ldr	r2, [r4, #4]
 80097f0:	42a3      	cmp	r3, r4
 80097f2:	bf0c      	ite	eq
 80097f4:	6032      	streq	r2, [r6, #0]
 80097f6:	605a      	strne	r2, [r3, #4]
 80097f8:	e7ec      	b.n	80097d4 <_malloc_r+0xa0>
 80097fa:	4623      	mov	r3, r4
 80097fc:	6864      	ldr	r4, [r4, #4]
 80097fe:	e7b2      	b.n	8009766 <_malloc_r+0x32>
 8009800:	4634      	mov	r4, r6
 8009802:	6876      	ldr	r6, [r6, #4]
 8009804:	e7b9      	b.n	800977a <_malloc_r+0x46>
 8009806:	230c      	movs	r3, #12
 8009808:	603b      	str	r3, [r7, #0]
 800980a:	4638      	mov	r0, r7
 800980c:	f000 f9d4 	bl	8009bb8 <__malloc_unlock>
 8009810:	e7a1      	b.n	8009756 <_malloc_r+0x22>
 8009812:	6025      	str	r5, [r4, #0]
 8009814:	e7de      	b.n	80097d4 <_malloc_r+0xa0>
 8009816:	bf00      	nop
 8009818:	20000928 	.word	0x20000928

0800981c <__ssputs_r>:
 800981c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009820:	688e      	ldr	r6, [r1, #8]
 8009822:	429e      	cmp	r6, r3
 8009824:	4682      	mov	sl, r0
 8009826:	460c      	mov	r4, r1
 8009828:	4690      	mov	r8, r2
 800982a:	461f      	mov	r7, r3
 800982c:	d838      	bhi.n	80098a0 <__ssputs_r+0x84>
 800982e:	898a      	ldrh	r2, [r1, #12]
 8009830:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009834:	d032      	beq.n	800989c <__ssputs_r+0x80>
 8009836:	6825      	ldr	r5, [r4, #0]
 8009838:	6909      	ldr	r1, [r1, #16]
 800983a:	eba5 0901 	sub.w	r9, r5, r1
 800983e:	6965      	ldr	r5, [r4, #20]
 8009840:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009844:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009848:	3301      	adds	r3, #1
 800984a:	444b      	add	r3, r9
 800984c:	106d      	asrs	r5, r5, #1
 800984e:	429d      	cmp	r5, r3
 8009850:	bf38      	it	cc
 8009852:	461d      	movcc	r5, r3
 8009854:	0553      	lsls	r3, r2, #21
 8009856:	d531      	bpl.n	80098bc <__ssputs_r+0xa0>
 8009858:	4629      	mov	r1, r5
 800985a:	f7ff ff6b 	bl	8009734 <_malloc_r>
 800985e:	4606      	mov	r6, r0
 8009860:	b950      	cbnz	r0, 8009878 <__ssputs_r+0x5c>
 8009862:	230c      	movs	r3, #12
 8009864:	f8ca 3000 	str.w	r3, [sl]
 8009868:	89a3      	ldrh	r3, [r4, #12]
 800986a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800986e:	81a3      	strh	r3, [r4, #12]
 8009870:	f04f 30ff 	mov.w	r0, #4294967295
 8009874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009878:	6921      	ldr	r1, [r4, #16]
 800987a:	464a      	mov	r2, r9
 800987c:	f7ff fb46 	bl	8008f0c <memcpy>
 8009880:	89a3      	ldrh	r3, [r4, #12]
 8009882:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009886:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800988a:	81a3      	strh	r3, [r4, #12]
 800988c:	6126      	str	r6, [r4, #16]
 800988e:	6165      	str	r5, [r4, #20]
 8009890:	444e      	add	r6, r9
 8009892:	eba5 0509 	sub.w	r5, r5, r9
 8009896:	6026      	str	r6, [r4, #0]
 8009898:	60a5      	str	r5, [r4, #8]
 800989a:	463e      	mov	r6, r7
 800989c:	42be      	cmp	r6, r7
 800989e:	d900      	bls.n	80098a2 <__ssputs_r+0x86>
 80098a0:	463e      	mov	r6, r7
 80098a2:	6820      	ldr	r0, [r4, #0]
 80098a4:	4632      	mov	r2, r6
 80098a6:	4641      	mov	r1, r8
 80098a8:	f000 f966 	bl	8009b78 <memmove>
 80098ac:	68a3      	ldr	r3, [r4, #8]
 80098ae:	1b9b      	subs	r3, r3, r6
 80098b0:	60a3      	str	r3, [r4, #8]
 80098b2:	6823      	ldr	r3, [r4, #0]
 80098b4:	4433      	add	r3, r6
 80098b6:	6023      	str	r3, [r4, #0]
 80098b8:	2000      	movs	r0, #0
 80098ba:	e7db      	b.n	8009874 <__ssputs_r+0x58>
 80098bc:	462a      	mov	r2, r5
 80098be:	f000 f981 	bl	8009bc4 <_realloc_r>
 80098c2:	4606      	mov	r6, r0
 80098c4:	2800      	cmp	r0, #0
 80098c6:	d1e1      	bne.n	800988c <__ssputs_r+0x70>
 80098c8:	6921      	ldr	r1, [r4, #16]
 80098ca:	4650      	mov	r0, sl
 80098cc:	f7ff fec6 	bl	800965c <_free_r>
 80098d0:	e7c7      	b.n	8009862 <__ssputs_r+0x46>
	...

080098d4 <_svfiprintf_r>:
 80098d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098d8:	4698      	mov	r8, r3
 80098da:	898b      	ldrh	r3, [r1, #12]
 80098dc:	061b      	lsls	r3, r3, #24
 80098de:	b09d      	sub	sp, #116	; 0x74
 80098e0:	4607      	mov	r7, r0
 80098e2:	460d      	mov	r5, r1
 80098e4:	4614      	mov	r4, r2
 80098e6:	d50e      	bpl.n	8009906 <_svfiprintf_r+0x32>
 80098e8:	690b      	ldr	r3, [r1, #16]
 80098ea:	b963      	cbnz	r3, 8009906 <_svfiprintf_r+0x32>
 80098ec:	2140      	movs	r1, #64	; 0x40
 80098ee:	f7ff ff21 	bl	8009734 <_malloc_r>
 80098f2:	6028      	str	r0, [r5, #0]
 80098f4:	6128      	str	r0, [r5, #16]
 80098f6:	b920      	cbnz	r0, 8009902 <_svfiprintf_r+0x2e>
 80098f8:	230c      	movs	r3, #12
 80098fa:	603b      	str	r3, [r7, #0]
 80098fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009900:	e0d1      	b.n	8009aa6 <_svfiprintf_r+0x1d2>
 8009902:	2340      	movs	r3, #64	; 0x40
 8009904:	616b      	str	r3, [r5, #20]
 8009906:	2300      	movs	r3, #0
 8009908:	9309      	str	r3, [sp, #36]	; 0x24
 800990a:	2320      	movs	r3, #32
 800990c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009910:	f8cd 800c 	str.w	r8, [sp, #12]
 8009914:	2330      	movs	r3, #48	; 0x30
 8009916:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009ac0 <_svfiprintf_r+0x1ec>
 800991a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800991e:	f04f 0901 	mov.w	r9, #1
 8009922:	4623      	mov	r3, r4
 8009924:	469a      	mov	sl, r3
 8009926:	f813 2b01 	ldrb.w	r2, [r3], #1
 800992a:	b10a      	cbz	r2, 8009930 <_svfiprintf_r+0x5c>
 800992c:	2a25      	cmp	r2, #37	; 0x25
 800992e:	d1f9      	bne.n	8009924 <_svfiprintf_r+0x50>
 8009930:	ebba 0b04 	subs.w	fp, sl, r4
 8009934:	d00b      	beq.n	800994e <_svfiprintf_r+0x7a>
 8009936:	465b      	mov	r3, fp
 8009938:	4622      	mov	r2, r4
 800993a:	4629      	mov	r1, r5
 800993c:	4638      	mov	r0, r7
 800993e:	f7ff ff6d 	bl	800981c <__ssputs_r>
 8009942:	3001      	adds	r0, #1
 8009944:	f000 80aa 	beq.w	8009a9c <_svfiprintf_r+0x1c8>
 8009948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800994a:	445a      	add	r2, fp
 800994c:	9209      	str	r2, [sp, #36]	; 0x24
 800994e:	f89a 3000 	ldrb.w	r3, [sl]
 8009952:	2b00      	cmp	r3, #0
 8009954:	f000 80a2 	beq.w	8009a9c <_svfiprintf_r+0x1c8>
 8009958:	2300      	movs	r3, #0
 800995a:	f04f 32ff 	mov.w	r2, #4294967295
 800995e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009962:	f10a 0a01 	add.w	sl, sl, #1
 8009966:	9304      	str	r3, [sp, #16]
 8009968:	9307      	str	r3, [sp, #28]
 800996a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800996e:	931a      	str	r3, [sp, #104]	; 0x68
 8009970:	4654      	mov	r4, sl
 8009972:	2205      	movs	r2, #5
 8009974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009978:	4851      	ldr	r0, [pc, #324]	; (8009ac0 <_svfiprintf_r+0x1ec>)
 800997a:	f7f6 fc69 	bl	8000250 <memchr>
 800997e:	9a04      	ldr	r2, [sp, #16]
 8009980:	b9d8      	cbnz	r0, 80099ba <_svfiprintf_r+0xe6>
 8009982:	06d0      	lsls	r0, r2, #27
 8009984:	bf44      	itt	mi
 8009986:	2320      	movmi	r3, #32
 8009988:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800998c:	0711      	lsls	r1, r2, #28
 800998e:	bf44      	itt	mi
 8009990:	232b      	movmi	r3, #43	; 0x2b
 8009992:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009996:	f89a 3000 	ldrb.w	r3, [sl]
 800999a:	2b2a      	cmp	r3, #42	; 0x2a
 800999c:	d015      	beq.n	80099ca <_svfiprintf_r+0xf6>
 800999e:	9a07      	ldr	r2, [sp, #28]
 80099a0:	4654      	mov	r4, sl
 80099a2:	2000      	movs	r0, #0
 80099a4:	f04f 0c0a 	mov.w	ip, #10
 80099a8:	4621      	mov	r1, r4
 80099aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099ae:	3b30      	subs	r3, #48	; 0x30
 80099b0:	2b09      	cmp	r3, #9
 80099b2:	d94e      	bls.n	8009a52 <_svfiprintf_r+0x17e>
 80099b4:	b1b0      	cbz	r0, 80099e4 <_svfiprintf_r+0x110>
 80099b6:	9207      	str	r2, [sp, #28]
 80099b8:	e014      	b.n	80099e4 <_svfiprintf_r+0x110>
 80099ba:	eba0 0308 	sub.w	r3, r0, r8
 80099be:	fa09 f303 	lsl.w	r3, r9, r3
 80099c2:	4313      	orrs	r3, r2
 80099c4:	9304      	str	r3, [sp, #16]
 80099c6:	46a2      	mov	sl, r4
 80099c8:	e7d2      	b.n	8009970 <_svfiprintf_r+0x9c>
 80099ca:	9b03      	ldr	r3, [sp, #12]
 80099cc:	1d19      	adds	r1, r3, #4
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	9103      	str	r1, [sp, #12]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	bfbb      	ittet	lt
 80099d6:	425b      	neglt	r3, r3
 80099d8:	f042 0202 	orrlt.w	r2, r2, #2
 80099dc:	9307      	strge	r3, [sp, #28]
 80099de:	9307      	strlt	r3, [sp, #28]
 80099e0:	bfb8      	it	lt
 80099e2:	9204      	strlt	r2, [sp, #16]
 80099e4:	7823      	ldrb	r3, [r4, #0]
 80099e6:	2b2e      	cmp	r3, #46	; 0x2e
 80099e8:	d10c      	bne.n	8009a04 <_svfiprintf_r+0x130>
 80099ea:	7863      	ldrb	r3, [r4, #1]
 80099ec:	2b2a      	cmp	r3, #42	; 0x2a
 80099ee:	d135      	bne.n	8009a5c <_svfiprintf_r+0x188>
 80099f0:	9b03      	ldr	r3, [sp, #12]
 80099f2:	1d1a      	adds	r2, r3, #4
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	9203      	str	r2, [sp, #12]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	bfb8      	it	lt
 80099fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a00:	3402      	adds	r4, #2
 8009a02:	9305      	str	r3, [sp, #20]
 8009a04:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009ad0 <_svfiprintf_r+0x1fc>
 8009a08:	7821      	ldrb	r1, [r4, #0]
 8009a0a:	2203      	movs	r2, #3
 8009a0c:	4650      	mov	r0, sl
 8009a0e:	f7f6 fc1f 	bl	8000250 <memchr>
 8009a12:	b140      	cbz	r0, 8009a26 <_svfiprintf_r+0x152>
 8009a14:	2340      	movs	r3, #64	; 0x40
 8009a16:	eba0 000a 	sub.w	r0, r0, sl
 8009a1a:	fa03 f000 	lsl.w	r0, r3, r0
 8009a1e:	9b04      	ldr	r3, [sp, #16]
 8009a20:	4303      	orrs	r3, r0
 8009a22:	3401      	adds	r4, #1
 8009a24:	9304      	str	r3, [sp, #16]
 8009a26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a2a:	4826      	ldr	r0, [pc, #152]	; (8009ac4 <_svfiprintf_r+0x1f0>)
 8009a2c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a30:	2206      	movs	r2, #6
 8009a32:	f7f6 fc0d 	bl	8000250 <memchr>
 8009a36:	2800      	cmp	r0, #0
 8009a38:	d038      	beq.n	8009aac <_svfiprintf_r+0x1d8>
 8009a3a:	4b23      	ldr	r3, [pc, #140]	; (8009ac8 <_svfiprintf_r+0x1f4>)
 8009a3c:	bb1b      	cbnz	r3, 8009a86 <_svfiprintf_r+0x1b2>
 8009a3e:	9b03      	ldr	r3, [sp, #12]
 8009a40:	3307      	adds	r3, #7
 8009a42:	f023 0307 	bic.w	r3, r3, #7
 8009a46:	3308      	adds	r3, #8
 8009a48:	9303      	str	r3, [sp, #12]
 8009a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a4c:	4433      	add	r3, r6
 8009a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a50:	e767      	b.n	8009922 <_svfiprintf_r+0x4e>
 8009a52:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a56:	460c      	mov	r4, r1
 8009a58:	2001      	movs	r0, #1
 8009a5a:	e7a5      	b.n	80099a8 <_svfiprintf_r+0xd4>
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	3401      	adds	r4, #1
 8009a60:	9305      	str	r3, [sp, #20]
 8009a62:	4619      	mov	r1, r3
 8009a64:	f04f 0c0a 	mov.w	ip, #10
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a6e:	3a30      	subs	r2, #48	; 0x30
 8009a70:	2a09      	cmp	r2, #9
 8009a72:	d903      	bls.n	8009a7c <_svfiprintf_r+0x1a8>
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d0c5      	beq.n	8009a04 <_svfiprintf_r+0x130>
 8009a78:	9105      	str	r1, [sp, #20]
 8009a7a:	e7c3      	b.n	8009a04 <_svfiprintf_r+0x130>
 8009a7c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a80:	4604      	mov	r4, r0
 8009a82:	2301      	movs	r3, #1
 8009a84:	e7f0      	b.n	8009a68 <_svfiprintf_r+0x194>
 8009a86:	ab03      	add	r3, sp, #12
 8009a88:	9300      	str	r3, [sp, #0]
 8009a8a:	462a      	mov	r2, r5
 8009a8c:	4b0f      	ldr	r3, [pc, #60]	; (8009acc <_svfiprintf_r+0x1f8>)
 8009a8e:	a904      	add	r1, sp, #16
 8009a90:	4638      	mov	r0, r7
 8009a92:	f7fd ffc1 	bl	8007a18 <_printf_float>
 8009a96:	1c42      	adds	r2, r0, #1
 8009a98:	4606      	mov	r6, r0
 8009a9a:	d1d6      	bne.n	8009a4a <_svfiprintf_r+0x176>
 8009a9c:	89ab      	ldrh	r3, [r5, #12]
 8009a9e:	065b      	lsls	r3, r3, #25
 8009aa0:	f53f af2c 	bmi.w	80098fc <_svfiprintf_r+0x28>
 8009aa4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009aa6:	b01d      	add	sp, #116	; 0x74
 8009aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aac:	ab03      	add	r3, sp, #12
 8009aae:	9300      	str	r3, [sp, #0]
 8009ab0:	462a      	mov	r2, r5
 8009ab2:	4b06      	ldr	r3, [pc, #24]	; (8009acc <_svfiprintf_r+0x1f8>)
 8009ab4:	a904      	add	r1, sp, #16
 8009ab6:	4638      	mov	r0, r7
 8009ab8:	f7fe fa3a 	bl	8007f30 <_printf_i>
 8009abc:	e7eb      	b.n	8009a96 <_svfiprintf_r+0x1c2>
 8009abe:	bf00      	nop
 8009ac0:	0800aad4 	.word	0x0800aad4
 8009ac4:	0800aade 	.word	0x0800aade
 8009ac8:	08007a19 	.word	0x08007a19
 8009acc:	0800981d 	.word	0x0800981d
 8009ad0:	0800aada 	.word	0x0800aada

08009ad4 <_sbrk_r>:
 8009ad4:	b538      	push	{r3, r4, r5, lr}
 8009ad6:	4d06      	ldr	r5, [pc, #24]	; (8009af0 <_sbrk_r+0x1c>)
 8009ad8:	2300      	movs	r3, #0
 8009ada:	4604      	mov	r4, r0
 8009adc:	4608      	mov	r0, r1
 8009ade:	602b      	str	r3, [r5, #0]
 8009ae0:	f7f8 fae8 	bl	80020b4 <_sbrk>
 8009ae4:	1c43      	adds	r3, r0, #1
 8009ae6:	d102      	bne.n	8009aee <_sbrk_r+0x1a>
 8009ae8:	682b      	ldr	r3, [r5, #0]
 8009aea:	b103      	cbz	r3, 8009aee <_sbrk_r+0x1a>
 8009aec:	6023      	str	r3, [r4, #0]
 8009aee:	bd38      	pop	{r3, r4, r5, pc}
 8009af0:	20000930 	.word	0x20000930

08009af4 <__assert_func>:
 8009af4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009af6:	4614      	mov	r4, r2
 8009af8:	461a      	mov	r2, r3
 8009afa:	4b09      	ldr	r3, [pc, #36]	; (8009b20 <__assert_func+0x2c>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4605      	mov	r5, r0
 8009b00:	68d8      	ldr	r0, [r3, #12]
 8009b02:	b14c      	cbz	r4, 8009b18 <__assert_func+0x24>
 8009b04:	4b07      	ldr	r3, [pc, #28]	; (8009b24 <__assert_func+0x30>)
 8009b06:	9100      	str	r1, [sp, #0]
 8009b08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b0c:	4906      	ldr	r1, [pc, #24]	; (8009b28 <__assert_func+0x34>)
 8009b0e:	462b      	mov	r3, r5
 8009b10:	f000 f80e 	bl	8009b30 <fiprintf>
 8009b14:	f000 faac 	bl	800a070 <abort>
 8009b18:	4b04      	ldr	r3, [pc, #16]	; (8009b2c <__assert_func+0x38>)
 8009b1a:	461c      	mov	r4, r3
 8009b1c:	e7f3      	b.n	8009b06 <__assert_func+0x12>
 8009b1e:	bf00      	nop
 8009b20:	20000024 	.word	0x20000024
 8009b24:	0800aae5 	.word	0x0800aae5
 8009b28:	0800aaf2 	.word	0x0800aaf2
 8009b2c:	0800ab20 	.word	0x0800ab20

08009b30 <fiprintf>:
 8009b30:	b40e      	push	{r1, r2, r3}
 8009b32:	b503      	push	{r0, r1, lr}
 8009b34:	4601      	mov	r1, r0
 8009b36:	ab03      	add	r3, sp, #12
 8009b38:	4805      	ldr	r0, [pc, #20]	; (8009b50 <fiprintf+0x20>)
 8009b3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b3e:	6800      	ldr	r0, [r0, #0]
 8009b40:	9301      	str	r3, [sp, #4]
 8009b42:	f000 f897 	bl	8009c74 <_vfiprintf_r>
 8009b46:	b002      	add	sp, #8
 8009b48:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b4c:	b003      	add	sp, #12
 8009b4e:	4770      	bx	lr
 8009b50:	20000024 	.word	0x20000024

08009b54 <__ascii_mbtowc>:
 8009b54:	b082      	sub	sp, #8
 8009b56:	b901      	cbnz	r1, 8009b5a <__ascii_mbtowc+0x6>
 8009b58:	a901      	add	r1, sp, #4
 8009b5a:	b142      	cbz	r2, 8009b6e <__ascii_mbtowc+0x1a>
 8009b5c:	b14b      	cbz	r3, 8009b72 <__ascii_mbtowc+0x1e>
 8009b5e:	7813      	ldrb	r3, [r2, #0]
 8009b60:	600b      	str	r3, [r1, #0]
 8009b62:	7812      	ldrb	r2, [r2, #0]
 8009b64:	1e10      	subs	r0, r2, #0
 8009b66:	bf18      	it	ne
 8009b68:	2001      	movne	r0, #1
 8009b6a:	b002      	add	sp, #8
 8009b6c:	4770      	bx	lr
 8009b6e:	4610      	mov	r0, r2
 8009b70:	e7fb      	b.n	8009b6a <__ascii_mbtowc+0x16>
 8009b72:	f06f 0001 	mvn.w	r0, #1
 8009b76:	e7f8      	b.n	8009b6a <__ascii_mbtowc+0x16>

08009b78 <memmove>:
 8009b78:	4288      	cmp	r0, r1
 8009b7a:	b510      	push	{r4, lr}
 8009b7c:	eb01 0402 	add.w	r4, r1, r2
 8009b80:	d902      	bls.n	8009b88 <memmove+0x10>
 8009b82:	4284      	cmp	r4, r0
 8009b84:	4623      	mov	r3, r4
 8009b86:	d807      	bhi.n	8009b98 <memmove+0x20>
 8009b88:	1e43      	subs	r3, r0, #1
 8009b8a:	42a1      	cmp	r1, r4
 8009b8c:	d008      	beq.n	8009ba0 <memmove+0x28>
 8009b8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b96:	e7f8      	b.n	8009b8a <memmove+0x12>
 8009b98:	4402      	add	r2, r0
 8009b9a:	4601      	mov	r1, r0
 8009b9c:	428a      	cmp	r2, r1
 8009b9e:	d100      	bne.n	8009ba2 <memmove+0x2a>
 8009ba0:	bd10      	pop	{r4, pc}
 8009ba2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ba6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009baa:	e7f7      	b.n	8009b9c <memmove+0x24>

08009bac <__malloc_lock>:
 8009bac:	4801      	ldr	r0, [pc, #4]	; (8009bb4 <__malloc_lock+0x8>)
 8009bae:	f000 bc1f 	b.w	800a3f0 <__retarget_lock_acquire_recursive>
 8009bb2:	bf00      	nop
 8009bb4:	20000934 	.word	0x20000934

08009bb8 <__malloc_unlock>:
 8009bb8:	4801      	ldr	r0, [pc, #4]	; (8009bc0 <__malloc_unlock+0x8>)
 8009bba:	f000 bc1a 	b.w	800a3f2 <__retarget_lock_release_recursive>
 8009bbe:	bf00      	nop
 8009bc0:	20000934 	.word	0x20000934

08009bc4 <_realloc_r>:
 8009bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bc8:	4680      	mov	r8, r0
 8009bca:	4614      	mov	r4, r2
 8009bcc:	460e      	mov	r6, r1
 8009bce:	b921      	cbnz	r1, 8009bda <_realloc_r+0x16>
 8009bd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd4:	4611      	mov	r1, r2
 8009bd6:	f7ff bdad 	b.w	8009734 <_malloc_r>
 8009bda:	b92a      	cbnz	r2, 8009be8 <_realloc_r+0x24>
 8009bdc:	f7ff fd3e 	bl	800965c <_free_r>
 8009be0:	4625      	mov	r5, r4
 8009be2:	4628      	mov	r0, r5
 8009be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009be8:	f000 fc6a 	bl	800a4c0 <_malloc_usable_size_r>
 8009bec:	4284      	cmp	r4, r0
 8009bee:	4607      	mov	r7, r0
 8009bf0:	d802      	bhi.n	8009bf8 <_realloc_r+0x34>
 8009bf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009bf6:	d812      	bhi.n	8009c1e <_realloc_r+0x5a>
 8009bf8:	4621      	mov	r1, r4
 8009bfa:	4640      	mov	r0, r8
 8009bfc:	f7ff fd9a 	bl	8009734 <_malloc_r>
 8009c00:	4605      	mov	r5, r0
 8009c02:	2800      	cmp	r0, #0
 8009c04:	d0ed      	beq.n	8009be2 <_realloc_r+0x1e>
 8009c06:	42bc      	cmp	r4, r7
 8009c08:	4622      	mov	r2, r4
 8009c0a:	4631      	mov	r1, r6
 8009c0c:	bf28      	it	cs
 8009c0e:	463a      	movcs	r2, r7
 8009c10:	f7ff f97c 	bl	8008f0c <memcpy>
 8009c14:	4631      	mov	r1, r6
 8009c16:	4640      	mov	r0, r8
 8009c18:	f7ff fd20 	bl	800965c <_free_r>
 8009c1c:	e7e1      	b.n	8009be2 <_realloc_r+0x1e>
 8009c1e:	4635      	mov	r5, r6
 8009c20:	e7df      	b.n	8009be2 <_realloc_r+0x1e>

08009c22 <__sfputc_r>:
 8009c22:	6893      	ldr	r3, [r2, #8]
 8009c24:	3b01      	subs	r3, #1
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	b410      	push	{r4}
 8009c2a:	6093      	str	r3, [r2, #8]
 8009c2c:	da08      	bge.n	8009c40 <__sfputc_r+0x1e>
 8009c2e:	6994      	ldr	r4, [r2, #24]
 8009c30:	42a3      	cmp	r3, r4
 8009c32:	db01      	blt.n	8009c38 <__sfputc_r+0x16>
 8009c34:	290a      	cmp	r1, #10
 8009c36:	d103      	bne.n	8009c40 <__sfputc_r+0x1e>
 8009c38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c3c:	f000 b94a 	b.w	8009ed4 <__swbuf_r>
 8009c40:	6813      	ldr	r3, [r2, #0]
 8009c42:	1c58      	adds	r0, r3, #1
 8009c44:	6010      	str	r0, [r2, #0]
 8009c46:	7019      	strb	r1, [r3, #0]
 8009c48:	4608      	mov	r0, r1
 8009c4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <__sfputs_r>:
 8009c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c52:	4606      	mov	r6, r0
 8009c54:	460f      	mov	r7, r1
 8009c56:	4614      	mov	r4, r2
 8009c58:	18d5      	adds	r5, r2, r3
 8009c5a:	42ac      	cmp	r4, r5
 8009c5c:	d101      	bne.n	8009c62 <__sfputs_r+0x12>
 8009c5e:	2000      	movs	r0, #0
 8009c60:	e007      	b.n	8009c72 <__sfputs_r+0x22>
 8009c62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c66:	463a      	mov	r2, r7
 8009c68:	4630      	mov	r0, r6
 8009c6a:	f7ff ffda 	bl	8009c22 <__sfputc_r>
 8009c6e:	1c43      	adds	r3, r0, #1
 8009c70:	d1f3      	bne.n	8009c5a <__sfputs_r+0xa>
 8009c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c74 <_vfiprintf_r>:
 8009c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c78:	460d      	mov	r5, r1
 8009c7a:	b09d      	sub	sp, #116	; 0x74
 8009c7c:	4614      	mov	r4, r2
 8009c7e:	4698      	mov	r8, r3
 8009c80:	4606      	mov	r6, r0
 8009c82:	b118      	cbz	r0, 8009c8c <_vfiprintf_r+0x18>
 8009c84:	6983      	ldr	r3, [r0, #24]
 8009c86:	b90b      	cbnz	r3, 8009c8c <_vfiprintf_r+0x18>
 8009c88:	f000 fb14 	bl	800a2b4 <__sinit>
 8009c8c:	4b89      	ldr	r3, [pc, #548]	; (8009eb4 <_vfiprintf_r+0x240>)
 8009c8e:	429d      	cmp	r5, r3
 8009c90:	d11b      	bne.n	8009cca <_vfiprintf_r+0x56>
 8009c92:	6875      	ldr	r5, [r6, #4]
 8009c94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c96:	07d9      	lsls	r1, r3, #31
 8009c98:	d405      	bmi.n	8009ca6 <_vfiprintf_r+0x32>
 8009c9a:	89ab      	ldrh	r3, [r5, #12]
 8009c9c:	059a      	lsls	r2, r3, #22
 8009c9e:	d402      	bmi.n	8009ca6 <_vfiprintf_r+0x32>
 8009ca0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ca2:	f000 fba5 	bl	800a3f0 <__retarget_lock_acquire_recursive>
 8009ca6:	89ab      	ldrh	r3, [r5, #12]
 8009ca8:	071b      	lsls	r3, r3, #28
 8009caa:	d501      	bpl.n	8009cb0 <_vfiprintf_r+0x3c>
 8009cac:	692b      	ldr	r3, [r5, #16]
 8009cae:	b9eb      	cbnz	r3, 8009cec <_vfiprintf_r+0x78>
 8009cb0:	4629      	mov	r1, r5
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	f000 f96e 	bl	8009f94 <__swsetup_r>
 8009cb8:	b1c0      	cbz	r0, 8009cec <_vfiprintf_r+0x78>
 8009cba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009cbc:	07dc      	lsls	r4, r3, #31
 8009cbe:	d50e      	bpl.n	8009cde <_vfiprintf_r+0x6a>
 8009cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc4:	b01d      	add	sp, #116	; 0x74
 8009cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cca:	4b7b      	ldr	r3, [pc, #492]	; (8009eb8 <_vfiprintf_r+0x244>)
 8009ccc:	429d      	cmp	r5, r3
 8009cce:	d101      	bne.n	8009cd4 <_vfiprintf_r+0x60>
 8009cd0:	68b5      	ldr	r5, [r6, #8]
 8009cd2:	e7df      	b.n	8009c94 <_vfiprintf_r+0x20>
 8009cd4:	4b79      	ldr	r3, [pc, #484]	; (8009ebc <_vfiprintf_r+0x248>)
 8009cd6:	429d      	cmp	r5, r3
 8009cd8:	bf08      	it	eq
 8009cda:	68f5      	ldreq	r5, [r6, #12]
 8009cdc:	e7da      	b.n	8009c94 <_vfiprintf_r+0x20>
 8009cde:	89ab      	ldrh	r3, [r5, #12]
 8009ce0:	0598      	lsls	r0, r3, #22
 8009ce2:	d4ed      	bmi.n	8009cc0 <_vfiprintf_r+0x4c>
 8009ce4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ce6:	f000 fb84 	bl	800a3f2 <__retarget_lock_release_recursive>
 8009cea:	e7e9      	b.n	8009cc0 <_vfiprintf_r+0x4c>
 8009cec:	2300      	movs	r3, #0
 8009cee:	9309      	str	r3, [sp, #36]	; 0x24
 8009cf0:	2320      	movs	r3, #32
 8009cf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009cf6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cfa:	2330      	movs	r3, #48	; 0x30
 8009cfc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009ec0 <_vfiprintf_r+0x24c>
 8009d00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d04:	f04f 0901 	mov.w	r9, #1
 8009d08:	4623      	mov	r3, r4
 8009d0a:	469a      	mov	sl, r3
 8009d0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d10:	b10a      	cbz	r2, 8009d16 <_vfiprintf_r+0xa2>
 8009d12:	2a25      	cmp	r2, #37	; 0x25
 8009d14:	d1f9      	bne.n	8009d0a <_vfiprintf_r+0x96>
 8009d16:	ebba 0b04 	subs.w	fp, sl, r4
 8009d1a:	d00b      	beq.n	8009d34 <_vfiprintf_r+0xc0>
 8009d1c:	465b      	mov	r3, fp
 8009d1e:	4622      	mov	r2, r4
 8009d20:	4629      	mov	r1, r5
 8009d22:	4630      	mov	r0, r6
 8009d24:	f7ff ff94 	bl	8009c50 <__sfputs_r>
 8009d28:	3001      	adds	r0, #1
 8009d2a:	f000 80aa 	beq.w	8009e82 <_vfiprintf_r+0x20e>
 8009d2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d30:	445a      	add	r2, fp
 8009d32:	9209      	str	r2, [sp, #36]	; 0x24
 8009d34:	f89a 3000 	ldrb.w	r3, [sl]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	f000 80a2 	beq.w	8009e82 <_vfiprintf_r+0x20e>
 8009d3e:	2300      	movs	r3, #0
 8009d40:	f04f 32ff 	mov.w	r2, #4294967295
 8009d44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d48:	f10a 0a01 	add.w	sl, sl, #1
 8009d4c:	9304      	str	r3, [sp, #16]
 8009d4e:	9307      	str	r3, [sp, #28]
 8009d50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d54:	931a      	str	r3, [sp, #104]	; 0x68
 8009d56:	4654      	mov	r4, sl
 8009d58:	2205      	movs	r2, #5
 8009d5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d5e:	4858      	ldr	r0, [pc, #352]	; (8009ec0 <_vfiprintf_r+0x24c>)
 8009d60:	f7f6 fa76 	bl	8000250 <memchr>
 8009d64:	9a04      	ldr	r2, [sp, #16]
 8009d66:	b9d8      	cbnz	r0, 8009da0 <_vfiprintf_r+0x12c>
 8009d68:	06d1      	lsls	r1, r2, #27
 8009d6a:	bf44      	itt	mi
 8009d6c:	2320      	movmi	r3, #32
 8009d6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d72:	0713      	lsls	r3, r2, #28
 8009d74:	bf44      	itt	mi
 8009d76:	232b      	movmi	r3, #43	; 0x2b
 8009d78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d80:	2b2a      	cmp	r3, #42	; 0x2a
 8009d82:	d015      	beq.n	8009db0 <_vfiprintf_r+0x13c>
 8009d84:	9a07      	ldr	r2, [sp, #28]
 8009d86:	4654      	mov	r4, sl
 8009d88:	2000      	movs	r0, #0
 8009d8a:	f04f 0c0a 	mov.w	ip, #10
 8009d8e:	4621      	mov	r1, r4
 8009d90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d94:	3b30      	subs	r3, #48	; 0x30
 8009d96:	2b09      	cmp	r3, #9
 8009d98:	d94e      	bls.n	8009e38 <_vfiprintf_r+0x1c4>
 8009d9a:	b1b0      	cbz	r0, 8009dca <_vfiprintf_r+0x156>
 8009d9c:	9207      	str	r2, [sp, #28]
 8009d9e:	e014      	b.n	8009dca <_vfiprintf_r+0x156>
 8009da0:	eba0 0308 	sub.w	r3, r0, r8
 8009da4:	fa09 f303 	lsl.w	r3, r9, r3
 8009da8:	4313      	orrs	r3, r2
 8009daa:	9304      	str	r3, [sp, #16]
 8009dac:	46a2      	mov	sl, r4
 8009dae:	e7d2      	b.n	8009d56 <_vfiprintf_r+0xe2>
 8009db0:	9b03      	ldr	r3, [sp, #12]
 8009db2:	1d19      	adds	r1, r3, #4
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	9103      	str	r1, [sp, #12]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	bfbb      	ittet	lt
 8009dbc:	425b      	neglt	r3, r3
 8009dbe:	f042 0202 	orrlt.w	r2, r2, #2
 8009dc2:	9307      	strge	r3, [sp, #28]
 8009dc4:	9307      	strlt	r3, [sp, #28]
 8009dc6:	bfb8      	it	lt
 8009dc8:	9204      	strlt	r2, [sp, #16]
 8009dca:	7823      	ldrb	r3, [r4, #0]
 8009dcc:	2b2e      	cmp	r3, #46	; 0x2e
 8009dce:	d10c      	bne.n	8009dea <_vfiprintf_r+0x176>
 8009dd0:	7863      	ldrb	r3, [r4, #1]
 8009dd2:	2b2a      	cmp	r3, #42	; 0x2a
 8009dd4:	d135      	bne.n	8009e42 <_vfiprintf_r+0x1ce>
 8009dd6:	9b03      	ldr	r3, [sp, #12]
 8009dd8:	1d1a      	adds	r2, r3, #4
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	9203      	str	r2, [sp, #12]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	bfb8      	it	lt
 8009de2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009de6:	3402      	adds	r4, #2
 8009de8:	9305      	str	r3, [sp, #20]
 8009dea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009ed0 <_vfiprintf_r+0x25c>
 8009dee:	7821      	ldrb	r1, [r4, #0]
 8009df0:	2203      	movs	r2, #3
 8009df2:	4650      	mov	r0, sl
 8009df4:	f7f6 fa2c 	bl	8000250 <memchr>
 8009df8:	b140      	cbz	r0, 8009e0c <_vfiprintf_r+0x198>
 8009dfa:	2340      	movs	r3, #64	; 0x40
 8009dfc:	eba0 000a 	sub.w	r0, r0, sl
 8009e00:	fa03 f000 	lsl.w	r0, r3, r0
 8009e04:	9b04      	ldr	r3, [sp, #16]
 8009e06:	4303      	orrs	r3, r0
 8009e08:	3401      	adds	r4, #1
 8009e0a:	9304      	str	r3, [sp, #16]
 8009e0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e10:	482c      	ldr	r0, [pc, #176]	; (8009ec4 <_vfiprintf_r+0x250>)
 8009e12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e16:	2206      	movs	r2, #6
 8009e18:	f7f6 fa1a 	bl	8000250 <memchr>
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	d03f      	beq.n	8009ea0 <_vfiprintf_r+0x22c>
 8009e20:	4b29      	ldr	r3, [pc, #164]	; (8009ec8 <_vfiprintf_r+0x254>)
 8009e22:	bb1b      	cbnz	r3, 8009e6c <_vfiprintf_r+0x1f8>
 8009e24:	9b03      	ldr	r3, [sp, #12]
 8009e26:	3307      	adds	r3, #7
 8009e28:	f023 0307 	bic.w	r3, r3, #7
 8009e2c:	3308      	adds	r3, #8
 8009e2e:	9303      	str	r3, [sp, #12]
 8009e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e32:	443b      	add	r3, r7
 8009e34:	9309      	str	r3, [sp, #36]	; 0x24
 8009e36:	e767      	b.n	8009d08 <_vfiprintf_r+0x94>
 8009e38:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e3c:	460c      	mov	r4, r1
 8009e3e:	2001      	movs	r0, #1
 8009e40:	e7a5      	b.n	8009d8e <_vfiprintf_r+0x11a>
 8009e42:	2300      	movs	r3, #0
 8009e44:	3401      	adds	r4, #1
 8009e46:	9305      	str	r3, [sp, #20]
 8009e48:	4619      	mov	r1, r3
 8009e4a:	f04f 0c0a 	mov.w	ip, #10
 8009e4e:	4620      	mov	r0, r4
 8009e50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e54:	3a30      	subs	r2, #48	; 0x30
 8009e56:	2a09      	cmp	r2, #9
 8009e58:	d903      	bls.n	8009e62 <_vfiprintf_r+0x1ee>
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d0c5      	beq.n	8009dea <_vfiprintf_r+0x176>
 8009e5e:	9105      	str	r1, [sp, #20]
 8009e60:	e7c3      	b.n	8009dea <_vfiprintf_r+0x176>
 8009e62:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e66:	4604      	mov	r4, r0
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e7f0      	b.n	8009e4e <_vfiprintf_r+0x1da>
 8009e6c:	ab03      	add	r3, sp, #12
 8009e6e:	9300      	str	r3, [sp, #0]
 8009e70:	462a      	mov	r2, r5
 8009e72:	4b16      	ldr	r3, [pc, #88]	; (8009ecc <_vfiprintf_r+0x258>)
 8009e74:	a904      	add	r1, sp, #16
 8009e76:	4630      	mov	r0, r6
 8009e78:	f7fd fdce 	bl	8007a18 <_printf_float>
 8009e7c:	4607      	mov	r7, r0
 8009e7e:	1c78      	adds	r0, r7, #1
 8009e80:	d1d6      	bne.n	8009e30 <_vfiprintf_r+0x1bc>
 8009e82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e84:	07d9      	lsls	r1, r3, #31
 8009e86:	d405      	bmi.n	8009e94 <_vfiprintf_r+0x220>
 8009e88:	89ab      	ldrh	r3, [r5, #12]
 8009e8a:	059a      	lsls	r2, r3, #22
 8009e8c:	d402      	bmi.n	8009e94 <_vfiprintf_r+0x220>
 8009e8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e90:	f000 faaf 	bl	800a3f2 <__retarget_lock_release_recursive>
 8009e94:	89ab      	ldrh	r3, [r5, #12]
 8009e96:	065b      	lsls	r3, r3, #25
 8009e98:	f53f af12 	bmi.w	8009cc0 <_vfiprintf_r+0x4c>
 8009e9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e9e:	e711      	b.n	8009cc4 <_vfiprintf_r+0x50>
 8009ea0:	ab03      	add	r3, sp, #12
 8009ea2:	9300      	str	r3, [sp, #0]
 8009ea4:	462a      	mov	r2, r5
 8009ea6:	4b09      	ldr	r3, [pc, #36]	; (8009ecc <_vfiprintf_r+0x258>)
 8009ea8:	a904      	add	r1, sp, #16
 8009eaa:	4630      	mov	r0, r6
 8009eac:	f7fe f840 	bl	8007f30 <_printf_i>
 8009eb0:	e7e4      	b.n	8009e7c <_vfiprintf_r+0x208>
 8009eb2:	bf00      	nop
 8009eb4:	0800ab4c 	.word	0x0800ab4c
 8009eb8:	0800ab6c 	.word	0x0800ab6c
 8009ebc:	0800ab2c 	.word	0x0800ab2c
 8009ec0:	0800aad4 	.word	0x0800aad4
 8009ec4:	0800aade 	.word	0x0800aade
 8009ec8:	08007a19 	.word	0x08007a19
 8009ecc:	08009c51 	.word	0x08009c51
 8009ed0:	0800aada 	.word	0x0800aada

08009ed4 <__swbuf_r>:
 8009ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ed6:	460e      	mov	r6, r1
 8009ed8:	4614      	mov	r4, r2
 8009eda:	4605      	mov	r5, r0
 8009edc:	b118      	cbz	r0, 8009ee6 <__swbuf_r+0x12>
 8009ede:	6983      	ldr	r3, [r0, #24]
 8009ee0:	b90b      	cbnz	r3, 8009ee6 <__swbuf_r+0x12>
 8009ee2:	f000 f9e7 	bl	800a2b4 <__sinit>
 8009ee6:	4b21      	ldr	r3, [pc, #132]	; (8009f6c <__swbuf_r+0x98>)
 8009ee8:	429c      	cmp	r4, r3
 8009eea:	d12b      	bne.n	8009f44 <__swbuf_r+0x70>
 8009eec:	686c      	ldr	r4, [r5, #4]
 8009eee:	69a3      	ldr	r3, [r4, #24]
 8009ef0:	60a3      	str	r3, [r4, #8]
 8009ef2:	89a3      	ldrh	r3, [r4, #12]
 8009ef4:	071a      	lsls	r2, r3, #28
 8009ef6:	d52f      	bpl.n	8009f58 <__swbuf_r+0x84>
 8009ef8:	6923      	ldr	r3, [r4, #16]
 8009efa:	b36b      	cbz	r3, 8009f58 <__swbuf_r+0x84>
 8009efc:	6923      	ldr	r3, [r4, #16]
 8009efe:	6820      	ldr	r0, [r4, #0]
 8009f00:	1ac0      	subs	r0, r0, r3
 8009f02:	6963      	ldr	r3, [r4, #20]
 8009f04:	b2f6      	uxtb	r6, r6
 8009f06:	4283      	cmp	r3, r0
 8009f08:	4637      	mov	r7, r6
 8009f0a:	dc04      	bgt.n	8009f16 <__swbuf_r+0x42>
 8009f0c:	4621      	mov	r1, r4
 8009f0e:	4628      	mov	r0, r5
 8009f10:	f000 f93c 	bl	800a18c <_fflush_r>
 8009f14:	bb30      	cbnz	r0, 8009f64 <__swbuf_r+0x90>
 8009f16:	68a3      	ldr	r3, [r4, #8]
 8009f18:	3b01      	subs	r3, #1
 8009f1a:	60a3      	str	r3, [r4, #8]
 8009f1c:	6823      	ldr	r3, [r4, #0]
 8009f1e:	1c5a      	adds	r2, r3, #1
 8009f20:	6022      	str	r2, [r4, #0]
 8009f22:	701e      	strb	r6, [r3, #0]
 8009f24:	6963      	ldr	r3, [r4, #20]
 8009f26:	3001      	adds	r0, #1
 8009f28:	4283      	cmp	r3, r0
 8009f2a:	d004      	beq.n	8009f36 <__swbuf_r+0x62>
 8009f2c:	89a3      	ldrh	r3, [r4, #12]
 8009f2e:	07db      	lsls	r3, r3, #31
 8009f30:	d506      	bpl.n	8009f40 <__swbuf_r+0x6c>
 8009f32:	2e0a      	cmp	r6, #10
 8009f34:	d104      	bne.n	8009f40 <__swbuf_r+0x6c>
 8009f36:	4621      	mov	r1, r4
 8009f38:	4628      	mov	r0, r5
 8009f3a:	f000 f927 	bl	800a18c <_fflush_r>
 8009f3e:	b988      	cbnz	r0, 8009f64 <__swbuf_r+0x90>
 8009f40:	4638      	mov	r0, r7
 8009f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f44:	4b0a      	ldr	r3, [pc, #40]	; (8009f70 <__swbuf_r+0x9c>)
 8009f46:	429c      	cmp	r4, r3
 8009f48:	d101      	bne.n	8009f4e <__swbuf_r+0x7a>
 8009f4a:	68ac      	ldr	r4, [r5, #8]
 8009f4c:	e7cf      	b.n	8009eee <__swbuf_r+0x1a>
 8009f4e:	4b09      	ldr	r3, [pc, #36]	; (8009f74 <__swbuf_r+0xa0>)
 8009f50:	429c      	cmp	r4, r3
 8009f52:	bf08      	it	eq
 8009f54:	68ec      	ldreq	r4, [r5, #12]
 8009f56:	e7ca      	b.n	8009eee <__swbuf_r+0x1a>
 8009f58:	4621      	mov	r1, r4
 8009f5a:	4628      	mov	r0, r5
 8009f5c:	f000 f81a 	bl	8009f94 <__swsetup_r>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	d0cb      	beq.n	8009efc <__swbuf_r+0x28>
 8009f64:	f04f 37ff 	mov.w	r7, #4294967295
 8009f68:	e7ea      	b.n	8009f40 <__swbuf_r+0x6c>
 8009f6a:	bf00      	nop
 8009f6c:	0800ab4c 	.word	0x0800ab4c
 8009f70:	0800ab6c 	.word	0x0800ab6c
 8009f74:	0800ab2c 	.word	0x0800ab2c

08009f78 <__ascii_wctomb>:
 8009f78:	b149      	cbz	r1, 8009f8e <__ascii_wctomb+0x16>
 8009f7a:	2aff      	cmp	r2, #255	; 0xff
 8009f7c:	bf85      	ittet	hi
 8009f7e:	238a      	movhi	r3, #138	; 0x8a
 8009f80:	6003      	strhi	r3, [r0, #0]
 8009f82:	700a      	strbls	r2, [r1, #0]
 8009f84:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f88:	bf98      	it	ls
 8009f8a:	2001      	movls	r0, #1
 8009f8c:	4770      	bx	lr
 8009f8e:	4608      	mov	r0, r1
 8009f90:	4770      	bx	lr
	...

08009f94 <__swsetup_r>:
 8009f94:	4b32      	ldr	r3, [pc, #200]	; (800a060 <__swsetup_r+0xcc>)
 8009f96:	b570      	push	{r4, r5, r6, lr}
 8009f98:	681d      	ldr	r5, [r3, #0]
 8009f9a:	4606      	mov	r6, r0
 8009f9c:	460c      	mov	r4, r1
 8009f9e:	b125      	cbz	r5, 8009faa <__swsetup_r+0x16>
 8009fa0:	69ab      	ldr	r3, [r5, #24]
 8009fa2:	b913      	cbnz	r3, 8009faa <__swsetup_r+0x16>
 8009fa4:	4628      	mov	r0, r5
 8009fa6:	f000 f985 	bl	800a2b4 <__sinit>
 8009faa:	4b2e      	ldr	r3, [pc, #184]	; (800a064 <__swsetup_r+0xd0>)
 8009fac:	429c      	cmp	r4, r3
 8009fae:	d10f      	bne.n	8009fd0 <__swsetup_r+0x3c>
 8009fb0:	686c      	ldr	r4, [r5, #4]
 8009fb2:	89a3      	ldrh	r3, [r4, #12]
 8009fb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fb8:	0719      	lsls	r1, r3, #28
 8009fba:	d42c      	bmi.n	800a016 <__swsetup_r+0x82>
 8009fbc:	06dd      	lsls	r5, r3, #27
 8009fbe:	d411      	bmi.n	8009fe4 <__swsetup_r+0x50>
 8009fc0:	2309      	movs	r3, #9
 8009fc2:	6033      	str	r3, [r6, #0]
 8009fc4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009fc8:	81a3      	strh	r3, [r4, #12]
 8009fca:	f04f 30ff 	mov.w	r0, #4294967295
 8009fce:	e03e      	b.n	800a04e <__swsetup_r+0xba>
 8009fd0:	4b25      	ldr	r3, [pc, #148]	; (800a068 <__swsetup_r+0xd4>)
 8009fd2:	429c      	cmp	r4, r3
 8009fd4:	d101      	bne.n	8009fda <__swsetup_r+0x46>
 8009fd6:	68ac      	ldr	r4, [r5, #8]
 8009fd8:	e7eb      	b.n	8009fb2 <__swsetup_r+0x1e>
 8009fda:	4b24      	ldr	r3, [pc, #144]	; (800a06c <__swsetup_r+0xd8>)
 8009fdc:	429c      	cmp	r4, r3
 8009fde:	bf08      	it	eq
 8009fe0:	68ec      	ldreq	r4, [r5, #12]
 8009fe2:	e7e6      	b.n	8009fb2 <__swsetup_r+0x1e>
 8009fe4:	0758      	lsls	r0, r3, #29
 8009fe6:	d512      	bpl.n	800a00e <__swsetup_r+0x7a>
 8009fe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fea:	b141      	cbz	r1, 8009ffe <__swsetup_r+0x6a>
 8009fec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ff0:	4299      	cmp	r1, r3
 8009ff2:	d002      	beq.n	8009ffa <__swsetup_r+0x66>
 8009ff4:	4630      	mov	r0, r6
 8009ff6:	f7ff fb31 	bl	800965c <_free_r>
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	6363      	str	r3, [r4, #52]	; 0x34
 8009ffe:	89a3      	ldrh	r3, [r4, #12]
 800a000:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a004:	81a3      	strh	r3, [r4, #12]
 800a006:	2300      	movs	r3, #0
 800a008:	6063      	str	r3, [r4, #4]
 800a00a:	6923      	ldr	r3, [r4, #16]
 800a00c:	6023      	str	r3, [r4, #0]
 800a00e:	89a3      	ldrh	r3, [r4, #12]
 800a010:	f043 0308 	orr.w	r3, r3, #8
 800a014:	81a3      	strh	r3, [r4, #12]
 800a016:	6923      	ldr	r3, [r4, #16]
 800a018:	b94b      	cbnz	r3, 800a02e <__swsetup_r+0x9a>
 800a01a:	89a3      	ldrh	r3, [r4, #12]
 800a01c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a024:	d003      	beq.n	800a02e <__swsetup_r+0x9a>
 800a026:	4621      	mov	r1, r4
 800a028:	4630      	mov	r0, r6
 800a02a:	f000 fa09 	bl	800a440 <__smakebuf_r>
 800a02e:	89a0      	ldrh	r0, [r4, #12]
 800a030:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a034:	f010 0301 	ands.w	r3, r0, #1
 800a038:	d00a      	beq.n	800a050 <__swsetup_r+0xbc>
 800a03a:	2300      	movs	r3, #0
 800a03c:	60a3      	str	r3, [r4, #8]
 800a03e:	6963      	ldr	r3, [r4, #20]
 800a040:	425b      	negs	r3, r3
 800a042:	61a3      	str	r3, [r4, #24]
 800a044:	6923      	ldr	r3, [r4, #16]
 800a046:	b943      	cbnz	r3, 800a05a <__swsetup_r+0xc6>
 800a048:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a04c:	d1ba      	bne.n	8009fc4 <__swsetup_r+0x30>
 800a04e:	bd70      	pop	{r4, r5, r6, pc}
 800a050:	0781      	lsls	r1, r0, #30
 800a052:	bf58      	it	pl
 800a054:	6963      	ldrpl	r3, [r4, #20]
 800a056:	60a3      	str	r3, [r4, #8]
 800a058:	e7f4      	b.n	800a044 <__swsetup_r+0xb0>
 800a05a:	2000      	movs	r0, #0
 800a05c:	e7f7      	b.n	800a04e <__swsetup_r+0xba>
 800a05e:	bf00      	nop
 800a060:	20000024 	.word	0x20000024
 800a064:	0800ab4c 	.word	0x0800ab4c
 800a068:	0800ab6c 	.word	0x0800ab6c
 800a06c:	0800ab2c 	.word	0x0800ab2c

0800a070 <abort>:
 800a070:	b508      	push	{r3, lr}
 800a072:	2006      	movs	r0, #6
 800a074:	f000 fa54 	bl	800a520 <raise>
 800a078:	2001      	movs	r0, #1
 800a07a:	f7f7 ffa3 	bl	8001fc4 <_exit>
	...

0800a080 <__sflush_r>:
 800a080:	898a      	ldrh	r2, [r1, #12]
 800a082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a086:	4605      	mov	r5, r0
 800a088:	0710      	lsls	r0, r2, #28
 800a08a:	460c      	mov	r4, r1
 800a08c:	d458      	bmi.n	800a140 <__sflush_r+0xc0>
 800a08e:	684b      	ldr	r3, [r1, #4]
 800a090:	2b00      	cmp	r3, #0
 800a092:	dc05      	bgt.n	800a0a0 <__sflush_r+0x20>
 800a094:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a096:	2b00      	cmp	r3, #0
 800a098:	dc02      	bgt.n	800a0a0 <__sflush_r+0x20>
 800a09a:	2000      	movs	r0, #0
 800a09c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0a2:	2e00      	cmp	r6, #0
 800a0a4:	d0f9      	beq.n	800a09a <__sflush_r+0x1a>
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a0ac:	682f      	ldr	r7, [r5, #0]
 800a0ae:	602b      	str	r3, [r5, #0]
 800a0b0:	d032      	beq.n	800a118 <__sflush_r+0x98>
 800a0b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a0b4:	89a3      	ldrh	r3, [r4, #12]
 800a0b6:	075a      	lsls	r2, r3, #29
 800a0b8:	d505      	bpl.n	800a0c6 <__sflush_r+0x46>
 800a0ba:	6863      	ldr	r3, [r4, #4]
 800a0bc:	1ac0      	subs	r0, r0, r3
 800a0be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a0c0:	b10b      	cbz	r3, 800a0c6 <__sflush_r+0x46>
 800a0c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a0c4:	1ac0      	subs	r0, r0, r3
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0cc:	6a21      	ldr	r1, [r4, #32]
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	47b0      	blx	r6
 800a0d2:	1c43      	adds	r3, r0, #1
 800a0d4:	89a3      	ldrh	r3, [r4, #12]
 800a0d6:	d106      	bne.n	800a0e6 <__sflush_r+0x66>
 800a0d8:	6829      	ldr	r1, [r5, #0]
 800a0da:	291d      	cmp	r1, #29
 800a0dc:	d82c      	bhi.n	800a138 <__sflush_r+0xb8>
 800a0de:	4a2a      	ldr	r2, [pc, #168]	; (800a188 <__sflush_r+0x108>)
 800a0e0:	40ca      	lsrs	r2, r1
 800a0e2:	07d6      	lsls	r6, r2, #31
 800a0e4:	d528      	bpl.n	800a138 <__sflush_r+0xb8>
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	6062      	str	r2, [r4, #4]
 800a0ea:	04d9      	lsls	r1, r3, #19
 800a0ec:	6922      	ldr	r2, [r4, #16]
 800a0ee:	6022      	str	r2, [r4, #0]
 800a0f0:	d504      	bpl.n	800a0fc <__sflush_r+0x7c>
 800a0f2:	1c42      	adds	r2, r0, #1
 800a0f4:	d101      	bne.n	800a0fa <__sflush_r+0x7a>
 800a0f6:	682b      	ldr	r3, [r5, #0]
 800a0f8:	b903      	cbnz	r3, 800a0fc <__sflush_r+0x7c>
 800a0fa:	6560      	str	r0, [r4, #84]	; 0x54
 800a0fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0fe:	602f      	str	r7, [r5, #0]
 800a100:	2900      	cmp	r1, #0
 800a102:	d0ca      	beq.n	800a09a <__sflush_r+0x1a>
 800a104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a108:	4299      	cmp	r1, r3
 800a10a:	d002      	beq.n	800a112 <__sflush_r+0x92>
 800a10c:	4628      	mov	r0, r5
 800a10e:	f7ff faa5 	bl	800965c <_free_r>
 800a112:	2000      	movs	r0, #0
 800a114:	6360      	str	r0, [r4, #52]	; 0x34
 800a116:	e7c1      	b.n	800a09c <__sflush_r+0x1c>
 800a118:	6a21      	ldr	r1, [r4, #32]
 800a11a:	2301      	movs	r3, #1
 800a11c:	4628      	mov	r0, r5
 800a11e:	47b0      	blx	r6
 800a120:	1c41      	adds	r1, r0, #1
 800a122:	d1c7      	bne.n	800a0b4 <__sflush_r+0x34>
 800a124:	682b      	ldr	r3, [r5, #0]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d0c4      	beq.n	800a0b4 <__sflush_r+0x34>
 800a12a:	2b1d      	cmp	r3, #29
 800a12c:	d001      	beq.n	800a132 <__sflush_r+0xb2>
 800a12e:	2b16      	cmp	r3, #22
 800a130:	d101      	bne.n	800a136 <__sflush_r+0xb6>
 800a132:	602f      	str	r7, [r5, #0]
 800a134:	e7b1      	b.n	800a09a <__sflush_r+0x1a>
 800a136:	89a3      	ldrh	r3, [r4, #12]
 800a138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a13c:	81a3      	strh	r3, [r4, #12]
 800a13e:	e7ad      	b.n	800a09c <__sflush_r+0x1c>
 800a140:	690f      	ldr	r7, [r1, #16]
 800a142:	2f00      	cmp	r7, #0
 800a144:	d0a9      	beq.n	800a09a <__sflush_r+0x1a>
 800a146:	0793      	lsls	r3, r2, #30
 800a148:	680e      	ldr	r6, [r1, #0]
 800a14a:	bf08      	it	eq
 800a14c:	694b      	ldreq	r3, [r1, #20]
 800a14e:	600f      	str	r7, [r1, #0]
 800a150:	bf18      	it	ne
 800a152:	2300      	movne	r3, #0
 800a154:	eba6 0807 	sub.w	r8, r6, r7
 800a158:	608b      	str	r3, [r1, #8]
 800a15a:	f1b8 0f00 	cmp.w	r8, #0
 800a15e:	dd9c      	ble.n	800a09a <__sflush_r+0x1a>
 800a160:	6a21      	ldr	r1, [r4, #32]
 800a162:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a164:	4643      	mov	r3, r8
 800a166:	463a      	mov	r2, r7
 800a168:	4628      	mov	r0, r5
 800a16a:	47b0      	blx	r6
 800a16c:	2800      	cmp	r0, #0
 800a16e:	dc06      	bgt.n	800a17e <__sflush_r+0xfe>
 800a170:	89a3      	ldrh	r3, [r4, #12]
 800a172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a176:	81a3      	strh	r3, [r4, #12]
 800a178:	f04f 30ff 	mov.w	r0, #4294967295
 800a17c:	e78e      	b.n	800a09c <__sflush_r+0x1c>
 800a17e:	4407      	add	r7, r0
 800a180:	eba8 0800 	sub.w	r8, r8, r0
 800a184:	e7e9      	b.n	800a15a <__sflush_r+0xda>
 800a186:	bf00      	nop
 800a188:	20400001 	.word	0x20400001

0800a18c <_fflush_r>:
 800a18c:	b538      	push	{r3, r4, r5, lr}
 800a18e:	690b      	ldr	r3, [r1, #16]
 800a190:	4605      	mov	r5, r0
 800a192:	460c      	mov	r4, r1
 800a194:	b913      	cbnz	r3, 800a19c <_fflush_r+0x10>
 800a196:	2500      	movs	r5, #0
 800a198:	4628      	mov	r0, r5
 800a19a:	bd38      	pop	{r3, r4, r5, pc}
 800a19c:	b118      	cbz	r0, 800a1a6 <_fflush_r+0x1a>
 800a19e:	6983      	ldr	r3, [r0, #24]
 800a1a0:	b90b      	cbnz	r3, 800a1a6 <_fflush_r+0x1a>
 800a1a2:	f000 f887 	bl	800a2b4 <__sinit>
 800a1a6:	4b14      	ldr	r3, [pc, #80]	; (800a1f8 <_fflush_r+0x6c>)
 800a1a8:	429c      	cmp	r4, r3
 800a1aa:	d11b      	bne.n	800a1e4 <_fflush_r+0x58>
 800a1ac:	686c      	ldr	r4, [r5, #4]
 800a1ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d0ef      	beq.n	800a196 <_fflush_r+0xa>
 800a1b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a1b8:	07d0      	lsls	r0, r2, #31
 800a1ba:	d404      	bmi.n	800a1c6 <_fflush_r+0x3a>
 800a1bc:	0599      	lsls	r1, r3, #22
 800a1be:	d402      	bmi.n	800a1c6 <_fflush_r+0x3a>
 800a1c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1c2:	f000 f915 	bl	800a3f0 <__retarget_lock_acquire_recursive>
 800a1c6:	4628      	mov	r0, r5
 800a1c8:	4621      	mov	r1, r4
 800a1ca:	f7ff ff59 	bl	800a080 <__sflush_r>
 800a1ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1d0:	07da      	lsls	r2, r3, #31
 800a1d2:	4605      	mov	r5, r0
 800a1d4:	d4e0      	bmi.n	800a198 <_fflush_r+0xc>
 800a1d6:	89a3      	ldrh	r3, [r4, #12]
 800a1d8:	059b      	lsls	r3, r3, #22
 800a1da:	d4dd      	bmi.n	800a198 <_fflush_r+0xc>
 800a1dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1de:	f000 f908 	bl	800a3f2 <__retarget_lock_release_recursive>
 800a1e2:	e7d9      	b.n	800a198 <_fflush_r+0xc>
 800a1e4:	4b05      	ldr	r3, [pc, #20]	; (800a1fc <_fflush_r+0x70>)
 800a1e6:	429c      	cmp	r4, r3
 800a1e8:	d101      	bne.n	800a1ee <_fflush_r+0x62>
 800a1ea:	68ac      	ldr	r4, [r5, #8]
 800a1ec:	e7df      	b.n	800a1ae <_fflush_r+0x22>
 800a1ee:	4b04      	ldr	r3, [pc, #16]	; (800a200 <_fflush_r+0x74>)
 800a1f0:	429c      	cmp	r4, r3
 800a1f2:	bf08      	it	eq
 800a1f4:	68ec      	ldreq	r4, [r5, #12]
 800a1f6:	e7da      	b.n	800a1ae <_fflush_r+0x22>
 800a1f8:	0800ab4c 	.word	0x0800ab4c
 800a1fc:	0800ab6c 	.word	0x0800ab6c
 800a200:	0800ab2c 	.word	0x0800ab2c

0800a204 <std>:
 800a204:	2300      	movs	r3, #0
 800a206:	b510      	push	{r4, lr}
 800a208:	4604      	mov	r4, r0
 800a20a:	e9c0 3300 	strd	r3, r3, [r0]
 800a20e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a212:	6083      	str	r3, [r0, #8]
 800a214:	8181      	strh	r1, [r0, #12]
 800a216:	6643      	str	r3, [r0, #100]	; 0x64
 800a218:	81c2      	strh	r2, [r0, #14]
 800a21a:	6183      	str	r3, [r0, #24]
 800a21c:	4619      	mov	r1, r3
 800a21e:	2208      	movs	r2, #8
 800a220:	305c      	adds	r0, #92	; 0x5c
 800a222:	f7fd fb5f 	bl	80078e4 <memset>
 800a226:	4b05      	ldr	r3, [pc, #20]	; (800a23c <std+0x38>)
 800a228:	6263      	str	r3, [r4, #36]	; 0x24
 800a22a:	4b05      	ldr	r3, [pc, #20]	; (800a240 <std+0x3c>)
 800a22c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a22e:	4b05      	ldr	r3, [pc, #20]	; (800a244 <std+0x40>)
 800a230:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a232:	4b05      	ldr	r3, [pc, #20]	; (800a248 <std+0x44>)
 800a234:	6224      	str	r4, [r4, #32]
 800a236:	6323      	str	r3, [r4, #48]	; 0x30
 800a238:	bd10      	pop	{r4, pc}
 800a23a:	bf00      	nop
 800a23c:	0800a559 	.word	0x0800a559
 800a240:	0800a57b 	.word	0x0800a57b
 800a244:	0800a5b3 	.word	0x0800a5b3
 800a248:	0800a5d7 	.word	0x0800a5d7

0800a24c <_cleanup_r>:
 800a24c:	4901      	ldr	r1, [pc, #4]	; (800a254 <_cleanup_r+0x8>)
 800a24e:	f000 b8af 	b.w	800a3b0 <_fwalk_reent>
 800a252:	bf00      	nop
 800a254:	0800a18d 	.word	0x0800a18d

0800a258 <__sfmoreglue>:
 800a258:	b570      	push	{r4, r5, r6, lr}
 800a25a:	2268      	movs	r2, #104	; 0x68
 800a25c:	1e4d      	subs	r5, r1, #1
 800a25e:	4355      	muls	r5, r2
 800a260:	460e      	mov	r6, r1
 800a262:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a266:	f7ff fa65 	bl	8009734 <_malloc_r>
 800a26a:	4604      	mov	r4, r0
 800a26c:	b140      	cbz	r0, 800a280 <__sfmoreglue+0x28>
 800a26e:	2100      	movs	r1, #0
 800a270:	e9c0 1600 	strd	r1, r6, [r0]
 800a274:	300c      	adds	r0, #12
 800a276:	60a0      	str	r0, [r4, #8]
 800a278:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a27c:	f7fd fb32 	bl	80078e4 <memset>
 800a280:	4620      	mov	r0, r4
 800a282:	bd70      	pop	{r4, r5, r6, pc}

0800a284 <__sfp_lock_acquire>:
 800a284:	4801      	ldr	r0, [pc, #4]	; (800a28c <__sfp_lock_acquire+0x8>)
 800a286:	f000 b8b3 	b.w	800a3f0 <__retarget_lock_acquire_recursive>
 800a28a:	bf00      	nop
 800a28c:	20000935 	.word	0x20000935

0800a290 <__sfp_lock_release>:
 800a290:	4801      	ldr	r0, [pc, #4]	; (800a298 <__sfp_lock_release+0x8>)
 800a292:	f000 b8ae 	b.w	800a3f2 <__retarget_lock_release_recursive>
 800a296:	bf00      	nop
 800a298:	20000935 	.word	0x20000935

0800a29c <__sinit_lock_acquire>:
 800a29c:	4801      	ldr	r0, [pc, #4]	; (800a2a4 <__sinit_lock_acquire+0x8>)
 800a29e:	f000 b8a7 	b.w	800a3f0 <__retarget_lock_acquire_recursive>
 800a2a2:	bf00      	nop
 800a2a4:	20000936 	.word	0x20000936

0800a2a8 <__sinit_lock_release>:
 800a2a8:	4801      	ldr	r0, [pc, #4]	; (800a2b0 <__sinit_lock_release+0x8>)
 800a2aa:	f000 b8a2 	b.w	800a3f2 <__retarget_lock_release_recursive>
 800a2ae:	bf00      	nop
 800a2b0:	20000936 	.word	0x20000936

0800a2b4 <__sinit>:
 800a2b4:	b510      	push	{r4, lr}
 800a2b6:	4604      	mov	r4, r0
 800a2b8:	f7ff fff0 	bl	800a29c <__sinit_lock_acquire>
 800a2bc:	69a3      	ldr	r3, [r4, #24]
 800a2be:	b11b      	cbz	r3, 800a2c8 <__sinit+0x14>
 800a2c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2c4:	f7ff bff0 	b.w	800a2a8 <__sinit_lock_release>
 800a2c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a2cc:	6523      	str	r3, [r4, #80]	; 0x50
 800a2ce:	4b13      	ldr	r3, [pc, #76]	; (800a31c <__sinit+0x68>)
 800a2d0:	4a13      	ldr	r2, [pc, #76]	; (800a320 <__sinit+0x6c>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	62a2      	str	r2, [r4, #40]	; 0x28
 800a2d6:	42a3      	cmp	r3, r4
 800a2d8:	bf04      	itt	eq
 800a2da:	2301      	moveq	r3, #1
 800a2dc:	61a3      	streq	r3, [r4, #24]
 800a2de:	4620      	mov	r0, r4
 800a2e0:	f000 f820 	bl	800a324 <__sfp>
 800a2e4:	6060      	str	r0, [r4, #4]
 800a2e6:	4620      	mov	r0, r4
 800a2e8:	f000 f81c 	bl	800a324 <__sfp>
 800a2ec:	60a0      	str	r0, [r4, #8]
 800a2ee:	4620      	mov	r0, r4
 800a2f0:	f000 f818 	bl	800a324 <__sfp>
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	60e0      	str	r0, [r4, #12]
 800a2f8:	2104      	movs	r1, #4
 800a2fa:	6860      	ldr	r0, [r4, #4]
 800a2fc:	f7ff ff82 	bl	800a204 <std>
 800a300:	68a0      	ldr	r0, [r4, #8]
 800a302:	2201      	movs	r2, #1
 800a304:	2109      	movs	r1, #9
 800a306:	f7ff ff7d 	bl	800a204 <std>
 800a30a:	68e0      	ldr	r0, [r4, #12]
 800a30c:	2202      	movs	r2, #2
 800a30e:	2112      	movs	r1, #18
 800a310:	f7ff ff78 	bl	800a204 <std>
 800a314:	2301      	movs	r3, #1
 800a316:	61a3      	str	r3, [r4, #24]
 800a318:	e7d2      	b.n	800a2c0 <__sinit+0xc>
 800a31a:	bf00      	nop
 800a31c:	0800a7ac 	.word	0x0800a7ac
 800a320:	0800a24d 	.word	0x0800a24d

0800a324 <__sfp>:
 800a324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a326:	4607      	mov	r7, r0
 800a328:	f7ff ffac 	bl	800a284 <__sfp_lock_acquire>
 800a32c:	4b1e      	ldr	r3, [pc, #120]	; (800a3a8 <__sfp+0x84>)
 800a32e:	681e      	ldr	r6, [r3, #0]
 800a330:	69b3      	ldr	r3, [r6, #24]
 800a332:	b913      	cbnz	r3, 800a33a <__sfp+0x16>
 800a334:	4630      	mov	r0, r6
 800a336:	f7ff ffbd 	bl	800a2b4 <__sinit>
 800a33a:	3648      	adds	r6, #72	; 0x48
 800a33c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a340:	3b01      	subs	r3, #1
 800a342:	d503      	bpl.n	800a34c <__sfp+0x28>
 800a344:	6833      	ldr	r3, [r6, #0]
 800a346:	b30b      	cbz	r3, 800a38c <__sfp+0x68>
 800a348:	6836      	ldr	r6, [r6, #0]
 800a34a:	e7f7      	b.n	800a33c <__sfp+0x18>
 800a34c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a350:	b9d5      	cbnz	r5, 800a388 <__sfp+0x64>
 800a352:	4b16      	ldr	r3, [pc, #88]	; (800a3ac <__sfp+0x88>)
 800a354:	60e3      	str	r3, [r4, #12]
 800a356:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a35a:	6665      	str	r5, [r4, #100]	; 0x64
 800a35c:	f000 f847 	bl	800a3ee <__retarget_lock_init_recursive>
 800a360:	f7ff ff96 	bl	800a290 <__sfp_lock_release>
 800a364:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a368:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a36c:	6025      	str	r5, [r4, #0]
 800a36e:	61a5      	str	r5, [r4, #24]
 800a370:	2208      	movs	r2, #8
 800a372:	4629      	mov	r1, r5
 800a374:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a378:	f7fd fab4 	bl	80078e4 <memset>
 800a37c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a380:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a384:	4620      	mov	r0, r4
 800a386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a388:	3468      	adds	r4, #104	; 0x68
 800a38a:	e7d9      	b.n	800a340 <__sfp+0x1c>
 800a38c:	2104      	movs	r1, #4
 800a38e:	4638      	mov	r0, r7
 800a390:	f7ff ff62 	bl	800a258 <__sfmoreglue>
 800a394:	4604      	mov	r4, r0
 800a396:	6030      	str	r0, [r6, #0]
 800a398:	2800      	cmp	r0, #0
 800a39a:	d1d5      	bne.n	800a348 <__sfp+0x24>
 800a39c:	f7ff ff78 	bl	800a290 <__sfp_lock_release>
 800a3a0:	230c      	movs	r3, #12
 800a3a2:	603b      	str	r3, [r7, #0]
 800a3a4:	e7ee      	b.n	800a384 <__sfp+0x60>
 800a3a6:	bf00      	nop
 800a3a8:	0800a7ac 	.word	0x0800a7ac
 800a3ac:	ffff0001 	.word	0xffff0001

0800a3b0 <_fwalk_reent>:
 800a3b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3b4:	4606      	mov	r6, r0
 800a3b6:	4688      	mov	r8, r1
 800a3b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a3bc:	2700      	movs	r7, #0
 800a3be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a3c2:	f1b9 0901 	subs.w	r9, r9, #1
 800a3c6:	d505      	bpl.n	800a3d4 <_fwalk_reent+0x24>
 800a3c8:	6824      	ldr	r4, [r4, #0]
 800a3ca:	2c00      	cmp	r4, #0
 800a3cc:	d1f7      	bne.n	800a3be <_fwalk_reent+0xe>
 800a3ce:	4638      	mov	r0, r7
 800a3d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3d4:	89ab      	ldrh	r3, [r5, #12]
 800a3d6:	2b01      	cmp	r3, #1
 800a3d8:	d907      	bls.n	800a3ea <_fwalk_reent+0x3a>
 800a3da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3de:	3301      	adds	r3, #1
 800a3e0:	d003      	beq.n	800a3ea <_fwalk_reent+0x3a>
 800a3e2:	4629      	mov	r1, r5
 800a3e4:	4630      	mov	r0, r6
 800a3e6:	47c0      	blx	r8
 800a3e8:	4307      	orrs	r7, r0
 800a3ea:	3568      	adds	r5, #104	; 0x68
 800a3ec:	e7e9      	b.n	800a3c2 <_fwalk_reent+0x12>

0800a3ee <__retarget_lock_init_recursive>:
 800a3ee:	4770      	bx	lr

0800a3f0 <__retarget_lock_acquire_recursive>:
 800a3f0:	4770      	bx	lr

0800a3f2 <__retarget_lock_release_recursive>:
 800a3f2:	4770      	bx	lr

0800a3f4 <__swhatbuf_r>:
 800a3f4:	b570      	push	{r4, r5, r6, lr}
 800a3f6:	460e      	mov	r6, r1
 800a3f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3fc:	2900      	cmp	r1, #0
 800a3fe:	b096      	sub	sp, #88	; 0x58
 800a400:	4614      	mov	r4, r2
 800a402:	461d      	mov	r5, r3
 800a404:	da08      	bge.n	800a418 <__swhatbuf_r+0x24>
 800a406:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a40a:	2200      	movs	r2, #0
 800a40c:	602a      	str	r2, [r5, #0]
 800a40e:	061a      	lsls	r2, r3, #24
 800a410:	d410      	bmi.n	800a434 <__swhatbuf_r+0x40>
 800a412:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a416:	e00e      	b.n	800a436 <__swhatbuf_r+0x42>
 800a418:	466a      	mov	r2, sp
 800a41a:	f000 f903 	bl	800a624 <_fstat_r>
 800a41e:	2800      	cmp	r0, #0
 800a420:	dbf1      	blt.n	800a406 <__swhatbuf_r+0x12>
 800a422:	9a01      	ldr	r2, [sp, #4]
 800a424:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a428:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a42c:	425a      	negs	r2, r3
 800a42e:	415a      	adcs	r2, r3
 800a430:	602a      	str	r2, [r5, #0]
 800a432:	e7ee      	b.n	800a412 <__swhatbuf_r+0x1e>
 800a434:	2340      	movs	r3, #64	; 0x40
 800a436:	2000      	movs	r0, #0
 800a438:	6023      	str	r3, [r4, #0]
 800a43a:	b016      	add	sp, #88	; 0x58
 800a43c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a440 <__smakebuf_r>:
 800a440:	898b      	ldrh	r3, [r1, #12]
 800a442:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a444:	079d      	lsls	r5, r3, #30
 800a446:	4606      	mov	r6, r0
 800a448:	460c      	mov	r4, r1
 800a44a:	d507      	bpl.n	800a45c <__smakebuf_r+0x1c>
 800a44c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a450:	6023      	str	r3, [r4, #0]
 800a452:	6123      	str	r3, [r4, #16]
 800a454:	2301      	movs	r3, #1
 800a456:	6163      	str	r3, [r4, #20]
 800a458:	b002      	add	sp, #8
 800a45a:	bd70      	pop	{r4, r5, r6, pc}
 800a45c:	ab01      	add	r3, sp, #4
 800a45e:	466a      	mov	r2, sp
 800a460:	f7ff ffc8 	bl	800a3f4 <__swhatbuf_r>
 800a464:	9900      	ldr	r1, [sp, #0]
 800a466:	4605      	mov	r5, r0
 800a468:	4630      	mov	r0, r6
 800a46a:	f7ff f963 	bl	8009734 <_malloc_r>
 800a46e:	b948      	cbnz	r0, 800a484 <__smakebuf_r+0x44>
 800a470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a474:	059a      	lsls	r2, r3, #22
 800a476:	d4ef      	bmi.n	800a458 <__smakebuf_r+0x18>
 800a478:	f023 0303 	bic.w	r3, r3, #3
 800a47c:	f043 0302 	orr.w	r3, r3, #2
 800a480:	81a3      	strh	r3, [r4, #12]
 800a482:	e7e3      	b.n	800a44c <__smakebuf_r+0xc>
 800a484:	4b0d      	ldr	r3, [pc, #52]	; (800a4bc <__smakebuf_r+0x7c>)
 800a486:	62b3      	str	r3, [r6, #40]	; 0x28
 800a488:	89a3      	ldrh	r3, [r4, #12]
 800a48a:	6020      	str	r0, [r4, #0]
 800a48c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a490:	81a3      	strh	r3, [r4, #12]
 800a492:	9b00      	ldr	r3, [sp, #0]
 800a494:	6163      	str	r3, [r4, #20]
 800a496:	9b01      	ldr	r3, [sp, #4]
 800a498:	6120      	str	r0, [r4, #16]
 800a49a:	b15b      	cbz	r3, 800a4b4 <__smakebuf_r+0x74>
 800a49c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4a0:	4630      	mov	r0, r6
 800a4a2:	f000 f8d1 	bl	800a648 <_isatty_r>
 800a4a6:	b128      	cbz	r0, 800a4b4 <__smakebuf_r+0x74>
 800a4a8:	89a3      	ldrh	r3, [r4, #12]
 800a4aa:	f023 0303 	bic.w	r3, r3, #3
 800a4ae:	f043 0301 	orr.w	r3, r3, #1
 800a4b2:	81a3      	strh	r3, [r4, #12]
 800a4b4:	89a0      	ldrh	r0, [r4, #12]
 800a4b6:	4305      	orrs	r5, r0
 800a4b8:	81a5      	strh	r5, [r4, #12]
 800a4ba:	e7cd      	b.n	800a458 <__smakebuf_r+0x18>
 800a4bc:	0800a24d 	.word	0x0800a24d

0800a4c0 <_malloc_usable_size_r>:
 800a4c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4c4:	1f18      	subs	r0, r3, #4
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	bfbc      	itt	lt
 800a4ca:	580b      	ldrlt	r3, [r1, r0]
 800a4cc:	18c0      	addlt	r0, r0, r3
 800a4ce:	4770      	bx	lr

0800a4d0 <_raise_r>:
 800a4d0:	291f      	cmp	r1, #31
 800a4d2:	b538      	push	{r3, r4, r5, lr}
 800a4d4:	4604      	mov	r4, r0
 800a4d6:	460d      	mov	r5, r1
 800a4d8:	d904      	bls.n	800a4e4 <_raise_r+0x14>
 800a4da:	2316      	movs	r3, #22
 800a4dc:	6003      	str	r3, [r0, #0]
 800a4de:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e2:	bd38      	pop	{r3, r4, r5, pc}
 800a4e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a4e6:	b112      	cbz	r2, 800a4ee <_raise_r+0x1e>
 800a4e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4ec:	b94b      	cbnz	r3, 800a502 <_raise_r+0x32>
 800a4ee:	4620      	mov	r0, r4
 800a4f0:	f000 f830 	bl	800a554 <_getpid_r>
 800a4f4:	462a      	mov	r2, r5
 800a4f6:	4601      	mov	r1, r0
 800a4f8:	4620      	mov	r0, r4
 800a4fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4fe:	f000 b817 	b.w	800a530 <_kill_r>
 800a502:	2b01      	cmp	r3, #1
 800a504:	d00a      	beq.n	800a51c <_raise_r+0x4c>
 800a506:	1c59      	adds	r1, r3, #1
 800a508:	d103      	bne.n	800a512 <_raise_r+0x42>
 800a50a:	2316      	movs	r3, #22
 800a50c:	6003      	str	r3, [r0, #0]
 800a50e:	2001      	movs	r0, #1
 800a510:	e7e7      	b.n	800a4e2 <_raise_r+0x12>
 800a512:	2400      	movs	r4, #0
 800a514:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a518:	4628      	mov	r0, r5
 800a51a:	4798      	blx	r3
 800a51c:	2000      	movs	r0, #0
 800a51e:	e7e0      	b.n	800a4e2 <_raise_r+0x12>

0800a520 <raise>:
 800a520:	4b02      	ldr	r3, [pc, #8]	; (800a52c <raise+0xc>)
 800a522:	4601      	mov	r1, r0
 800a524:	6818      	ldr	r0, [r3, #0]
 800a526:	f7ff bfd3 	b.w	800a4d0 <_raise_r>
 800a52a:	bf00      	nop
 800a52c:	20000024 	.word	0x20000024

0800a530 <_kill_r>:
 800a530:	b538      	push	{r3, r4, r5, lr}
 800a532:	4d07      	ldr	r5, [pc, #28]	; (800a550 <_kill_r+0x20>)
 800a534:	2300      	movs	r3, #0
 800a536:	4604      	mov	r4, r0
 800a538:	4608      	mov	r0, r1
 800a53a:	4611      	mov	r1, r2
 800a53c:	602b      	str	r3, [r5, #0]
 800a53e:	f7f7 fd31 	bl	8001fa4 <_kill>
 800a542:	1c43      	adds	r3, r0, #1
 800a544:	d102      	bne.n	800a54c <_kill_r+0x1c>
 800a546:	682b      	ldr	r3, [r5, #0]
 800a548:	b103      	cbz	r3, 800a54c <_kill_r+0x1c>
 800a54a:	6023      	str	r3, [r4, #0]
 800a54c:	bd38      	pop	{r3, r4, r5, pc}
 800a54e:	bf00      	nop
 800a550:	20000930 	.word	0x20000930

0800a554 <_getpid_r>:
 800a554:	f7f7 bd1e 	b.w	8001f94 <_getpid>

0800a558 <__sread>:
 800a558:	b510      	push	{r4, lr}
 800a55a:	460c      	mov	r4, r1
 800a55c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a560:	f000 f894 	bl	800a68c <_read_r>
 800a564:	2800      	cmp	r0, #0
 800a566:	bfab      	itete	ge
 800a568:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a56a:	89a3      	ldrhlt	r3, [r4, #12]
 800a56c:	181b      	addge	r3, r3, r0
 800a56e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a572:	bfac      	ite	ge
 800a574:	6563      	strge	r3, [r4, #84]	; 0x54
 800a576:	81a3      	strhlt	r3, [r4, #12]
 800a578:	bd10      	pop	{r4, pc}

0800a57a <__swrite>:
 800a57a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a57e:	461f      	mov	r7, r3
 800a580:	898b      	ldrh	r3, [r1, #12]
 800a582:	05db      	lsls	r3, r3, #23
 800a584:	4605      	mov	r5, r0
 800a586:	460c      	mov	r4, r1
 800a588:	4616      	mov	r6, r2
 800a58a:	d505      	bpl.n	800a598 <__swrite+0x1e>
 800a58c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a590:	2302      	movs	r3, #2
 800a592:	2200      	movs	r2, #0
 800a594:	f000 f868 	bl	800a668 <_lseek_r>
 800a598:	89a3      	ldrh	r3, [r4, #12]
 800a59a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a59e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5a2:	81a3      	strh	r3, [r4, #12]
 800a5a4:	4632      	mov	r2, r6
 800a5a6:	463b      	mov	r3, r7
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5ae:	f000 b817 	b.w	800a5e0 <_write_r>

0800a5b2 <__sseek>:
 800a5b2:	b510      	push	{r4, lr}
 800a5b4:	460c      	mov	r4, r1
 800a5b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5ba:	f000 f855 	bl	800a668 <_lseek_r>
 800a5be:	1c43      	adds	r3, r0, #1
 800a5c0:	89a3      	ldrh	r3, [r4, #12]
 800a5c2:	bf15      	itete	ne
 800a5c4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a5c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a5ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a5ce:	81a3      	strheq	r3, [r4, #12]
 800a5d0:	bf18      	it	ne
 800a5d2:	81a3      	strhne	r3, [r4, #12]
 800a5d4:	bd10      	pop	{r4, pc}

0800a5d6 <__sclose>:
 800a5d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5da:	f000 b813 	b.w	800a604 <_close_r>
	...

0800a5e0 <_write_r>:
 800a5e0:	b538      	push	{r3, r4, r5, lr}
 800a5e2:	4d07      	ldr	r5, [pc, #28]	; (800a600 <_write_r+0x20>)
 800a5e4:	4604      	mov	r4, r0
 800a5e6:	4608      	mov	r0, r1
 800a5e8:	4611      	mov	r1, r2
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	602a      	str	r2, [r5, #0]
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	f7f7 fd0f 	bl	8002012 <_write>
 800a5f4:	1c43      	adds	r3, r0, #1
 800a5f6:	d102      	bne.n	800a5fe <_write_r+0x1e>
 800a5f8:	682b      	ldr	r3, [r5, #0]
 800a5fa:	b103      	cbz	r3, 800a5fe <_write_r+0x1e>
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	bd38      	pop	{r3, r4, r5, pc}
 800a600:	20000930 	.word	0x20000930

0800a604 <_close_r>:
 800a604:	b538      	push	{r3, r4, r5, lr}
 800a606:	4d06      	ldr	r5, [pc, #24]	; (800a620 <_close_r+0x1c>)
 800a608:	2300      	movs	r3, #0
 800a60a:	4604      	mov	r4, r0
 800a60c:	4608      	mov	r0, r1
 800a60e:	602b      	str	r3, [r5, #0]
 800a610:	f7f7 fd1b 	bl	800204a <_close>
 800a614:	1c43      	adds	r3, r0, #1
 800a616:	d102      	bne.n	800a61e <_close_r+0x1a>
 800a618:	682b      	ldr	r3, [r5, #0]
 800a61a:	b103      	cbz	r3, 800a61e <_close_r+0x1a>
 800a61c:	6023      	str	r3, [r4, #0]
 800a61e:	bd38      	pop	{r3, r4, r5, pc}
 800a620:	20000930 	.word	0x20000930

0800a624 <_fstat_r>:
 800a624:	b538      	push	{r3, r4, r5, lr}
 800a626:	4d07      	ldr	r5, [pc, #28]	; (800a644 <_fstat_r+0x20>)
 800a628:	2300      	movs	r3, #0
 800a62a:	4604      	mov	r4, r0
 800a62c:	4608      	mov	r0, r1
 800a62e:	4611      	mov	r1, r2
 800a630:	602b      	str	r3, [r5, #0]
 800a632:	f7f7 fd16 	bl	8002062 <_fstat>
 800a636:	1c43      	adds	r3, r0, #1
 800a638:	d102      	bne.n	800a640 <_fstat_r+0x1c>
 800a63a:	682b      	ldr	r3, [r5, #0]
 800a63c:	b103      	cbz	r3, 800a640 <_fstat_r+0x1c>
 800a63e:	6023      	str	r3, [r4, #0]
 800a640:	bd38      	pop	{r3, r4, r5, pc}
 800a642:	bf00      	nop
 800a644:	20000930 	.word	0x20000930

0800a648 <_isatty_r>:
 800a648:	b538      	push	{r3, r4, r5, lr}
 800a64a:	4d06      	ldr	r5, [pc, #24]	; (800a664 <_isatty_r+0x1c>)
 800a64c:	2300      	movs	r3, #0
 800a64e:	4604      	mov	r4, r0
 800a650:	4608      	mov	r0, r1
 800a652:	602b      	str	r3, [r5, #0]
 800a654:	f7f7 fd15 	bl	8002082 <_isatty>
 800a658:	1c43      	adds	r3, r0, #1
 800a65a:	d102      	bne.n	800a662 <_isatty_r+0x1a>
 800a65c:	682b      	ldr	r3, [r5, #0]
 800a65e:	b103      	cbz	r3, 800a662 <_isatty_r+0x1a>
 800a660:	6023      	str	r3, [r4, #0]
 800a662:	bd38      	pop	{r3, r4, r5, pc}
 800a664:	20000930 	.word	0x20000930

0800a668 <_lseek_r>:
 800a668:	b538      	push	{r3, r4, r5, lr}
 800a66a:	4d07      	ldr	r5, [pc, #28]	; (800a688 <_lseek_r+0x20>)
 800a66c:	4604      	mov	r4, r0
 800a66e:	4608      	mov	r0, r1
 800a670:	4611      	mov	r1, r2
 800a672:	2200      	movs	r2, #0
 800a674:	602a      	str	r2, [r5, #0]
 800a676:	461a      	mov	r2, r3
 800a678:	f7f7 fd0e 	bl	8002098 <_lseek>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_lseek_r+0x1e>
 800a680:	682b      	ldr	r3, [r5, #0]
 800a682:	b103      	cbz	r3, 800a686 <_lseek_r+0x1e>
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	20000930 	.word	0x20000930

0800a68c <_read_r>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	4d07      	ldr	r5, [pc, #28]	; (800a6ac <_read_r+0x20>)
 800a690:	4604      	mov	r4, r0
 800a692:	4608      	mov	r0, r1
 800a694:	4611      	mov	r1, r2
 800a696:	2200      	movs	r2, #0
 800a698:	602a      	str	r2, [r5, #0]
 800a69a:	461a      	mov	r2, r3
 800a69c:	f7f7 fc9c 	bl	8001fd8 <_read>
 800a6a0:	1c43      	adds	r3, r0, #1
 800a6a2:	d102      	bne.n	800a6aa <_read_r+0x1e>
 800a6a4:	682b      	ldr	r3, [r5, #0]
 800a6a6:	b103      	cbz	r3, 800a6aa <_read_r+0x1e>
 800a6a8:	6023      	str	r3, [r4, #0]
 800a6aa:	bd38      	pop	{r3, r4, r5, pc}
 800a6ac:	20000930 	.word	0x20000930

0800a6b0 <_init>:
 800a6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6b2:	bf00      	nop
 800a6b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6b6:	bc08      	pop	{r3}
 800a6b8:	469e      	mov	lr, r3
 800a6ba:	4770      	bx	lr

0800a6bc <_fini>:
 800a6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6be:	bf00      	nop
 800a6c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6c2:	bc08      	pop	{r3}
 800a6c4:	469e      	mov	lr, r3
 800a6c6:	4770      	bx	lr
