ARM GAS  /tmp/ccJaYbmb.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	2
  20              		.global	HAL_MspInit
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Core/Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   9:Core/Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Core/Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Core/Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Core/Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Core/Src/stm32f1xx_hal_msp.c ****   *
  14:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  15:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without 
  18:Core/Src/stm32f1xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  19:Core/Src/stm32f1xx_hal_msp.c ****   *
  20:Core/Src/stm32f1xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  21:Core/Src/stm32f1xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  22:Core/Src/stm32f1xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  23:Core/Src/stm32f1xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  24:Core/Src/stm32f1xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  25:Core/Src/stm32f1xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  26:Core/Src/stm32f1xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products 
  27:Core/Src/stm32f1xx_hal_msp.c ****   *    derived from this software without specific written permission.
  28:Core/Src/stm32f1xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this 
  29:Core/Src/stm32f1xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  30:Core/Src/stm32f1xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  31:Core/Src/stm32f1xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under 
  32:Core/Src/stm32f1xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under 
ARM GAS  /tmp/ccJaYbmb.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c ****   *    this license. 
  34:Core/Src/stm32f1xx_hal_msp.c ****   *
  35:Core/Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  36:Core/Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  37:Core/Src/stm32f1xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  38:Core/Src/stm32f1xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  39:Core/Src/stm32f1xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  40:Core/Src/stm32f1xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  41:Core/Src/stm32f1xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  42:Core/Src/stm32f1xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  43:Core/Src/stm32f1xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  44:Core/Src/stm32f1xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  45:Core/Src/stm32f1xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  46:Core/Src/stm32f1xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  47:Core/Src/stm32f1xx_hal_msp.c ****   *
  48:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  49:Core/Src/stm32f1xx_hal_msp.c ****   */
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  62:Core/Src/stm32f1xx_hal_msp.c **** 
  63:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  64:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  65:Core/Src/stm32f1xx_hal_msp.c ****  
  66:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  69:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  74:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  79:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  84:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  87:Core/Src/stm32f1xx_hal_msp.c **** 
  88:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  89:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccJaYbmb.s 			page 3


  90:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  91:Core/Src/stm32f1xx_hal_msp.c **** /**
  92:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  93:Core/Src/stm32f1xx_hal_msp.c ****   */
  94:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  95:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 95 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              	.LBB2:
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  36              		.loc 1 100 0
  37 0002 0E4B     		ldr	r3, .L3
  38 0004 9A69     		ldr	r2, [r3, #24]
  39 0006 42F00102 		orr	r2, r2, #1
  40 000a 9A61     		str	r2, [r3, #24]
  41 000c 9A69     		ldr	r2, [r3, #24]
  42 000e 02F00102 		and	r2, r2, #1
  43 0012 0092     		str	r2, [sp]
  44 0014 009A     		ldr	r2, [sp]
  45              	.LBE2:
  46              	.LBB3:
 101:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  47              		.loc 1 101 0
  48 0016 DA69     		ldr	r2, [r3, #28]
  49 0018 42F08052 		orr	r2, r2, #268435456
  50 001c DA61     		str	r2, [r3, #28]
  51 001e DB69     		ldr	r3, [r3, #28]
  52 0020 03F08053 		and	r3, r3, #268435456
  53 0024 0193     		str	r3, [sp, #4]
  54 0026 019B     		ldr	r3, [sp, #4]
  55              	.LBE3:
  56              	.LBB4:
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
 104:Core/Src/stm32f1xx_hal_msp.c **** 
 105:Core/Src/stm32f1xx_hal_msp.c ****   /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
 106:Core/Src/stm32f1xx_hal_msp.c ****   */
 107:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  57              		.loc 1 107 0
  58 0028 054A     		ldr	r2, .L3+4
  59 002a 5368     		ldr	r3, [r2, #4]
  60              	.LVL0:
  61 002c 23F0E063 		bic	r3, r3, #117440512
  62              	.LVL1:
  63 0030 43F08063 		orr	r3, r3, #67108864
  64              	.LVL2:
  65 0034 5360     		str	r3, [r2, #4]
ARM GAS  /tmp/ccJaYbmb.s 			page 4


  66              	.LBE4:
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** }
  67              		.loc 1 112 0
  68 0036 02B0     		add	sp, sp, #8
  69              	.LCFI1:
  70              		.cfi_def_cfa_offset 0
  71              		@ sp needed
  72 0038 7047     		bx	lr
  73              	.L4:
  74 003a 00BF     		.align	2
  75              	.L3:
  76 003c 00100240 		.word	1073876992
  77 0040 00000140 		.word	1073807360
  78              		.cfi_endproc
  79              	.LFE63:
  81              		.text
  82              	.Letext0:
  83              		.file 2 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/machine/_default_types.h"
  84              		.file 3 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/sys/_stdint.h"
  85              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
  86              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/ccJaYbmb.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccJaYbmb.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccJaYbmb.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccJaYbmb.s:76     .text.HAL_MspInit:0000003c $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
