
---------- Begin Simulation Statistics ----------
host_inst_rate                                 209572                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323140                       # Number of bytes of host memory used
host_seconds                                    95.43                       # Real time elapsed on the host
host_tick_rate                              363106664                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034652                       # Number of seconds simulated
sim_ticks                                 34652259500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5423119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37139.468989                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30214.830167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4980379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16443128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               442740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            116331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9862392500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.060188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326409                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1473997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 71764.125064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 68206.184095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1263681                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   15093143727                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.142684                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              210316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            69682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9592108494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140634                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs        11000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 76101.074068                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.478684                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           12043                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        11000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    916485235                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6897116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 48290.303170                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 41654.624936                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6244060                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     31536272227                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094685                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                653056                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             186013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19454500994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067716                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           467043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996521                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.004821                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.437678                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -4.936264                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6897116                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 48290.303170                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 41654.624936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6244060                       # number of overall hits
system.cpu.dcache.overall_miss_latency    31536272227                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094685                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               653056                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            186013                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19454500994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067716                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          467043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 385634                       # number of replacements
system.cpu.dcache.sampled_refs                 386658                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1017.970165                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6371615                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501836305000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145242                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13322822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14272.854948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11295.652496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13281168                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      594521500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41654                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1124                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    457801500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40529                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 327.687343                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13322822                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14272.854948                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11295.652496                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13281168                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       594521500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003127                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41654                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1124                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    457801500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40529                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436418                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.445816                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13322822                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14272.854948                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11295.652496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13281168                       # number of overall hits
system.cpu.icache.overall_miss_latency      594521500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003127                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41654                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1124                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    457801500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40529                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40299                       # number of replacements
system.cpu.icache.sampled_refs                  40530                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.445816                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13281168                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 87011.783660                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     50314737925                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                578252                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    64141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     86615.690357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 73267.929635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        43007                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1830536000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.329493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      21134                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    1181                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1461915000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.311080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 19953                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       97039.938186                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  82717.394477                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         292514                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6844615000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.194283                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        70534                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      2017                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5667465000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.188724                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   68516                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81533                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    88482.908551                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 73051.912133                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits                           1                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency          7214188500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate               0.999988                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81532                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     5956068500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate          0.999988                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81532                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145242                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145242                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.839976                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      427189                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        94636.634376                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   80586.194034                       # average overall mshr miss latency
system.l2.demand_hits                          335521                       # number of demand (read+write) hits
system.l2.demand_miss_latency              8675151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.214584                       # miss rate for demand accesses
system.l2.demand_misses                         91668                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3198                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         7129380000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.207096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    88469                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.767390                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.081943                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12572.921871                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1342.557335                       # Average occupied blocks per context
system.l2.overall_accesses                     427189                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       94636.634376                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  86159.154916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         335521                       # number of overall hits
system.l2.overall_miss_latency             8675151000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.214584                       # miss rate for overall accesses
system.l2.overall_misses                        91668                       # number of overall misses
system.l2.overall_mshr_hits                      3198                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       57444117925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.560717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  666721                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.319285                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        184627                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       157262                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       765647                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           601341                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         7044                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         571874                       # number of replacements
system.l2.sampled_refs                         585855                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13915.479206                       # Cycle average of tags in use
system.l2.total_refs                           492104                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            92395                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977506                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924904                       # DTB hits
system.switch_cpus.dtb.data_misses              52602                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262618                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2212000                       # DTB read hits
system.switch_cpus.dtb.read_misses              50618                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714888                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712904                       # DTB write hits
system.switch_cpus.dtb.write_misses              1984                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052616                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052604                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 43303554                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978132                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2441890                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3239018                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       283820                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3269371                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3842024                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         172188                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1304556                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       349954                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17500432                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.608115                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.508758                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13206989     75.47%     75.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2161488     12.35%     87.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       788504      4.51%     92.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       433634      2.48%     94.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       252373      1.44%     96.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       125696      0.72%     96.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       107286      0.61%     97.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        74508      0.43%     98.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       349954      2.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17500432                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10642274                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2360104                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3121198                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       283571                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10642274                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13110647                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.600096                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.600096                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4818403                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       390148                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28291405                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7370755                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5222411                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1990087                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          855                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        88862                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4647582                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4501968                       # DTB hits
system.switch_cpus_1.dtb.data_misses           145614                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3750619                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3609452                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           141167                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        896963                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            892516                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4447                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3842024                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3270216                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8855873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        72352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30059111                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        569495                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.147765                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3270216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2614078                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.156077                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19490519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.542243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.758026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13904911     71.34%     71.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         466793      2.39%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         324578      1.67%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         449520      2.31%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1344231      6.90%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         249380      1.28%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         282184      1.45%     87.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         473702      2.43%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1995220     10.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19490519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               6510446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1992004                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1536412                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.575872                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4648517                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           896963                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12567701                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14330953                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735439                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9242783                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.551170                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14539702                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       333142                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3069301                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5767257                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       469320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1859875                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24499467                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3751554                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       365247                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14973240                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       120604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6355                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1990087                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       156322                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       295227                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       107023                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         1187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        14104                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3407125                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1098772                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14104                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        65778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       267364                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.384601                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.384601                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      9991280     65.14%     65.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        45153      0.29%     65.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230846      1.51%     66.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7254      0.05%     66.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203414      1.33%     68.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19733      0.13%     68.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65109      0.42%     68.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3858949     25.16%     94.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       916750      5.98%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15338488                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       158619                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010341                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        25100     15.82%     15.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           48      0.03%     15.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           49      0.03%     15.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           39      0.02%     15.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        75455     47.57%     63.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     63.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        52125     32.86%     96.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5803      3.66%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19490519                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.786972                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.339533                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12511484     64.19%     64.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3026632     15.53%     79.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1598376      8.20%     87.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1059736      5.44%     93.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       768958      3.95%     97.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       324764      1.67%     98.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       175879      0.90%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16550      0.08%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         8140      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19490519                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.589920                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         22963055                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15338488                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12802145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        21101                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11721751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3270265                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3270216                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              49                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2602597                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       810244                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5767257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1859875                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               26000965                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4036333                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8005261                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       332606                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7680057                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       421614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         6098                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35225260                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27332298                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20269450                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5001043                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1990087                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       782998                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12264126                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1972930                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 81525                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
