Loading plugins phase: Elapsed time ==> 2s.702ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\P6_1.cyprj -d CY8C5888LTI-LP097 -s C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 13s.650ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.079ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  P6_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\P6_1.cyprj -dcpsoc3 P6_1.v -verilog
======================================================================

======================================================================
Compiling:  P6_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\P6_1.cyprj -dcpsoc3 P6_1.v -verilog
======================================================================

======================================================================
Compiling:  P6_1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\P6_1.cyprj -dcpsoc3 -verilog P6_1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Nov 27 01:33:06 2023


======================================================================
Compiling:  P6_1.v
Program  :   vpp
Options  :    -yv2 -q10 P6_1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Nov 27 01:33:06 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'P6_1.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v (line 129, col 48):  Note: Substituting module 'cmp_vi_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v (line 132, col 42):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  P6_1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\P6_1.cyprj -dcpsoc3 -verilog P6_1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Nov 27 01:33:07 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\codegentemp\P6_1.ctl'.
Linking 'C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\codegentemp\P6_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  P6_1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\P6_1.cyprj -dcpsoc3 -verilog P6_1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Nov 27 01:33:07 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\codegentemp\P6_1.ctl'.
Linking 'C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\codegentemp\P6_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_8
	Net_16
	\Contaor:Net_89\
	\Contaor:Net_95\
	\Contaor:Net_102\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_181
	Net_182
	\PWM:PWMUDB:MODULE_3:b_31\
	\PWM:PWMUDB:MODULE_3:b_30\
	\PWM:PWMUDB:MODULE_3:b_29\
	\PWM:PWMUDB:MODULE_3:b_28\
	\PWM:PWMUDB:MODULE_3:b_27\
	\PWM:PWMUDB:MODULE_3:b_26\
	\PWM:PWMUDB:MODULE_3:b_25\
	\PWM:PWMUDB:MODULE_3:b_24\
	\PWM:PWMUDB:MODULE_3:b_23\
	\PWM:PWMUDB:MODULE_3:b_22\
	\PWM:PWMUDB:MODULE_3:b_21\
	\PWM:PWMUDB:MODULE_3:b_20\
	\PWM:PWMUDB:MODULE_3:b_19\
	\PWM:PWMUDB:MODULE_3:b_18\
	\PWM:PWMUDB:MODULE_3:b_17\
	\PWM:PWMUDB:MODULE_3:b_16\
	\PWM:PWMUDB:MODULE_3:b_15\
	\PWM:PWMUDB:MODULE_3:b_14\
	\PWM:PWMUDB:MODULE_3:b_13\
	\PWM:PWMUDB:MODULE_3:b_12\
	\PWM:PWMUDB:MODULE_3:b_11\
	\PWM:PWMUDB:MODULE_3:b_10\
	\PWM:PWMUDB:MODULE_3:b_9\
	\PWM:PWMUDB:MODULE_3:b_8\
	\PWM:PWMUDB:MODULE_3:b_7\
	\PWM:PWMUDB:MODULE_3:b_6\
	\PWM:PWMUDB:MODULE_3:b_5\
	\PWM:PWMUDB:MODULE_3:b_4\
	\PWM:PWMUDB:MODULE_3:b_3\
	\PWM:PWMUDB:MODULE_3:b_2\
	\PWM:PWMUDB:MODULE_3:b_1\
	\PWM:PWMUDB:MODULE_3:b_0\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_176
	Net_183
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:gta_0\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_31\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_30\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_29\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_28\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_27\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_26\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_25\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_24\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_23\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_22\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_21\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_20\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_19\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_18\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_17\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_16\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_15\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_14\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_13\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_12\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_11\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_10\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_9\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_8\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_7\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_6\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_5\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_4\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_3\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_2\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_1\
	\LED_Driver_1:bLED_PWM:MODULE_2:b_0\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_31\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_30\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_29\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_28\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_27\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_26\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_25\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_24\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_31\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_30\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_29\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_28\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_27\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_26\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_25\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_24\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_23\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_22\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_21\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_20\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_19\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_18\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_17\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_16\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_15\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_14\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_13\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_12\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_11\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_10\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_9\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_8\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_7\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_6\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_5\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_4\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_3\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_2\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_1\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:b_0\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_31\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_30\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_29\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_28\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_27\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_26\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_25\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_24\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_23\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_22\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_21\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_20\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_19\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_18\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_17\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_16\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_15\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_14\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_13\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_12\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_11\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_10\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_9\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_8\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_7\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_6\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_5\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_4\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_3\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_2\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LED_Driver_1:Net_79\
	\LED_Driver_1:Net_78\
	\LED_Driver_1:segments_7\
	\LED_Driver_1:Seg_Driver_L:control_out_7\
	\LED_Driver_1:common_7\
	\LED_Driver_1:Com_Driver:control_out_7\
	\LED_Driver_1:common_6\
	\LED_Driver_1:Com_Driver:control_out_6\
	\LED_Driver_1:common_5\
	\LED_Driver_1:Com_Driver:control_out_5\
	\LED_Driver_1:common_4\
	\LED_Driver_1:Com_Driver:control_out_4\
	\LED_Driver_1:Net_127\
	\LED_Driver_1:Net_124\
	\LED_Driver_1:com_7\
	\LED_Driver_1:com_6\
	\LED_Driver_1:com_5\
	\LED_Driver_1:com_4\
	\LED_Driver_1:seg_23\
	\LED_Driver_1:seg_22\
	\LED_Driver_1:seg_21\
	\LED_Driver_1:seg_20\
	\LED_Driver_1:seg_19\
	\LED_Driver_1:seg_18\
	\LED_Driver_1:seg_17\
	\LED_Driver_1:seg_16\
	\LED_Driver_1:seg_15\
	\LED_Driver_1:seg_14\
	\LED_Driver_1:seg_13\
	\LED_Driver_1:seg_12\
	\LED_Driver_1:seg_11\
	\LED_Driver_1:seg_10\
	\LED_Driver_1:seg_9\
	\LED_Driver_1:seg_8\
	\LED_Driver_1:seg_7\
	Net_214

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_2\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_31\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_30\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_29\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_28\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_27\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_26\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_25\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_24\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_23\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_22\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_21\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_20\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_19\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_18\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_17\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_16\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_15\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_14\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_13\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_12\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_11\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_10\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_9\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_8\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_7\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_6\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_5\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_4\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_3\
	\LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_2\

Deleted 285 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:tmpOE__Column_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:tmpOE__Column_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:tmpOE__Column_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:tmpOE__Column_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:tmpOE__Row_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:tmpOE__Row_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:tmpOE__Row_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:tmpOE__Row_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:Status_Reg:status_5\ to zero
Aliasing \Teclado:Status_Reg:status_6\ to zero
Aliasing \Teclado:Status_Reg:status_7\ to zero
Aliasing tmpOE__unlog_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Contaor:Net_82\ to zero
Aliasing \Contaor:Net_91\ to zero
Aliasing Net_12 to zero
Aliasing tmpOE__led_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC:vp_ctl_0\ to zero
Aliasing \ADC:vp_ctl_2\ to zero
Aliasing \ADC:vn_ctl_1\ to zero
Aliasing \ADC:vn_ctl_3\ to zero
Aliasing \ADC:vp_ctl_1\ to zero
Aliasing \ADC:vp_ctl_3\ to zero
Aliasing \ADC:vn_ctl_0\ to zero
Aliasing \ADC:vn_ctl_2\ to zero
Aliasing \ADC:soc\ to zero
Aliasing \ADC:Net_383\ to zero
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_142 to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__pwmpin_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Seg_net_6 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Seg_net_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Seg_net_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Seg_net_3 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Seg_net_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Seg_net_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Seg_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Com_net_3 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Com_net_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Com_net_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Com_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LED_Driver_1:bLED_PWM:PwmDP:cs_addr_2\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_1:bb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LED_Driver_1:bLED_PWM:MODULE_1:bb_0\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_23\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_22\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_21\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_20\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_19\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_18\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_17\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_16\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_15\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_14\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_13\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_12\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_11\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_10\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_9\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_8\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_7\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_6\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_5\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_4\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_3\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_2\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODIN2_1\ to \LED_Driver_1:bLED_PWM:MODIN1_1\
Aliasing \LED_Driver_1:bLED_PWM:MODIN2_0\ to \LED_Driver_1:bLED_PWM:MODIN1_0\
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LED_Driver_1:Seg_Driver_L:clk\ to zero
Aliasing \LED_Driver_1:Seg_Driver_L:rst\ to zero
Aliasing \LED_Driver_1:Com_Driver:clk\ to zero
Aliasing \LED_Driver_1:Com_Driver:rst\ to zero
Aliasing tmpOE__tempe_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__humed_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__boton1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Teclado:Debounce:DEBOUNCER[0]:d_sync_1\\D\ to \Teclado:Net_76_0\
Aliasing \Teclado:Net_47_0\\D\ to zero
Aliasing \Teclado:Net_46_0\\D\ to zero
Aliasing \Teclado:Net_45_0\\D\ to zero
Aliasing \Teclado:Debounce:DEBOUNCER[1]:d_sync_1\\D\ to \Teclado:Net_76_1\
Aliasing \Teclado:Net_47_1\\D\ to zero
Aliasing \Teclado:Net_46_1\\D\ to zero
Aliasing \Teclado:Net_45_1\\D\ to zero
Aliasing \Teclado:Debounce:DEBOUNCER[2]:d_sync_1\\D\ to \Teclado:Net_76_2\
Aliasing \Teclado:Net_47_2\\D\ to zero
Aliasing \Teclado:Net_46_2\\D\ to zero
Aliasing \Teclado:Net_45_2\\D\ to zero
Aliasing \Teclado:Debounce:DEBOUNCER[3]:d_sync_1\\D\ to \Teclado:Net_76_3\
Aliasing \Teclado:Net_47_3\\D\ to zero
Aliasing \Teclado:Net_46_3\\D\ to zero
Aliasing \Teclado:Net_45_3\\D\ to zero
Aliasing Net_46D to zero
Aliasing Net_45D to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \LED_Driver_1:bLED_PWM:cnt_state_1\\D\ to \LED_Driver_1:tc\\D\
Aliasing Net_217D to zero
Aliasing Net_215D to zero
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \Teclado:tmpOE__Column_net_3\[27] = one[24]
Removing Lhs of wire \Teclado:tmpOE__Column_net_2\[28] = one[24]
Removing Lhs of wire \Teclado:tmpOE__Column_net_1\[29] = one[24]
Removing Lhs of wire \Teclado:tmpOE__Column_net_0\[30] = one[24]
Removing Lhs of wire \Teclado:ToBinaryColumns:tmp__ToBinaryColumns_ins_3\[41] = \Teclado:Net_4\[31]
Removing Lhs of wire \Teclado:ToBinaryColumns:tmp__ToBinaryColumns_ins_2\[42] = \Teclado:Net_3\[32]
Removing Lhs of wire \Teclado:ToBinaryColumns:tmp__ToBinaryColumns_ins_1\[43] = \Teclado:Net_2\[33]
Removing Lhs of wire \Teclado:ToBinaryColumns:tmp__ToBinaryColumns_ins_0\[44] = \Teclado:Net_1\[34]
Removing Rhs of wire \Teclado:Net_65\[47] = \Teclado:ToBinaryColumns:tmp__ToBinaryColumns_reg_1\[45]
Removing Rhs of wire \Teclado:Net_64\[48] = \Teclado:ToBinaryColumns:tmp__ToBinaryColumns_reg_0\[46]
Removing Lhs of wire \Teclado:ToBinaryRows:tmp__ToBinaryRows_ins_3\[49] = \Teclado:Net_76_3\[50]
Removing Rhs of wire \Teclado:Net_76_3\[50] = \Teclado:Debounce:DEBOUNCER[3]:d_sync_0\[84]
Removing Lhs of wire \Teclado:ToBinaryRows:tmp__ToBinaryRows_ins_2\[51] = \Teclado:Net_76_2\[52]
Removing Rhs of wire \Teclado:Net_76_2\[52] = \Teclado:Debounce:DEBOUNCER[2]:d_sync_0\[78]
Removing Lhs of wire \Teclado:ToBinaryRows:tmp__ToBinaryRows_ins_1\[53] = \Teclado:Net_76_1\[54]
Removing Rhs of wire \Teclado:Net_76_1\[54] = \Teclado:Debounce:DEBOUNCER[1]:d_sync_0\[72]
Removing Lhs of wire \Teclado:ToBinaryRows:tmp__ToBinaryRows_ins_0\[55] = \Teclado:Net_76_0\[56]
Removing Rhs of wire \Teclado:Net_76_0\[56] = \Teclado:Debounce:DEBOUNCER[0]:d_sync_0\[66]
Removing Rhs of wire Net_2[60] = \Teclado:ToBinaryRows:tmp__ToBinaryRows_reg_2\[57]
Removing Rhs of wire \Teclado:Net_63\[61] = \Teclado:ToBinaryRows:tmp__ToBinaryRows_reg_1\[58]
Removing Rhs of wire \Teclado:Net_62\[62] = \Teclado:ToBinaryRows:tmp__ToBinaryRows_reg_0\[59]
Removing Lhs of wire \Teclado:tmpOE__Row_net_3\[91] = one[24]
Removing Lhs of wire \Teclado:tmpOE__Row_net_2\[92] = one[24]
Removing Lhs of wire \Teclado:tmpOE__Row_net_1\[93] = one[24]
Removing Lhs of wire \Teclado:tmpOE__Row_net_0\[94] = one[24]
Removing Lhs of wire \Teclado:Status_Reg:status_0\[101] = \Teclado:Net_62\[62]
Removing Lhs of wire \Teclado:Status_Reg:status_1\[102] = \Teclado:Net_63\[61]
Removing Lhs of wire \Teclado:Status_Reg:status_2\[103] = \Teclado:Net_64\[48]
Removing Lhs of wire \Teclado:Status_Reg:status_3\[104] = \Teclado:Net_65\[47]
Removing Lhs of wire \Teclado:Status_Reg:status_4\[105] = Net_2[60]
Removing Lhs of wire \Teclado:Status_Reg:status_5\[106] = zero[8]
Removing Lhs of wire \Teclado:Status_Reg:status_6\[107] = zero[8]
Removing Lhs of wire \Teclado:Status_Reg:status_7\[108] = zero[8]
Removing Lhs of wire tmpOE__unlog_net_0[122] = one[24]
Removing Lhs of wire \Contaor:Net_82\[129] = zero[8]
Removing Lhs of wire \Contaor:Net_91\[130] = zero[8]
Removing Lhs of wire Net_12[131] = zero[8]
Removing Rhs of wire Net_13[136] = \Contaor:Net_48\[132]
Removing Lhs of wire tmpOE__led_net_0[143] = one[24]
Removing Lhs of wire \ADC:vp_ctl_0\[153] = zero[8]
Removing Lhs of wire \ADC:vp_ctl_2\[154] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_1\[155] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_3\[156] = zero[8]
Removing Lhs of wire \ADC:vp_ctl_1\[157] = zero[8]
Removing Lhs of wire \ADC:vp_ctl_3\[158] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_0\[159] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_2\[160] = zero[8]
Removing Rhs of wire \ADC:Net_188\[164] = \ADC:Net_221\[165]
Removing Lhs of wire \ADC:soc\[171] = zero[8]
Removing Lhs of wire \ADC:Net_383\[197] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[212] = \PWM:PWMUDB:control_7\[204]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[222] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[223] = \PWM:PWMUDB:control_7\[204]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[227] = one[24]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[229] = zero[8]
Removing Lhs of wire Net_142[230] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[231] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[232] = \PWM:PWMUDB:runmode_enable\[228]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[236] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[237] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[238] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[239] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[242] = one[24]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_3_1\[246] = \PWM:PWMUDB:MODULE_3:g2:a0:s_1\[533]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_3_0\[248] = \PWM:PWMUDB:MODULE_3:g2:a0:s_0\[534]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[249] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[250] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[251] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[252] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:status_6\[255] = zero[8]
Removing Rhs of wire \PWM:PWMUDB:status_5\[256] = \PWM:PWMUDB:final_kill_reg\[270]
Removing Lhs of wire \PWM:PWMUDB:status_4\[257] = zero[8]
Removing Rhs of wire \PWM:PWMUDB:status_3\[258] = \PWM:PWMUDB:fifo_full\[277]
Removing Rhs of wire \PWM:PWMUDB:status_1\[260] = \PWM:PWMUDB:cmp2_status_reg\[269]
Removing Rhs of wire \PWM:PWMUDB:status_0\[261] = \PWM:PWMUDB:cmp1_status_reg\[268]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[266] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[267] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[271] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[272] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[273] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[274] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[275] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[276] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[278] = \PWM:PWMUDB:tc_i\[234]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[279] = \PWM:PWMUDB:runmode_enable\[228]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[280] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:compare1\[361] = \PWM:PWMUDB:cmp1_less\[332]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[366] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[368] = zero[8]
Removing Rhs of wire \PWM:Net_96\[371] = \PWM:PWMUDB:pwm_i_reg\[363]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[374] = \PWM:PWMUDB:cmp1\[264]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_23\[415] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_22\[416] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_21\[417] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_20\[418] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_19\[419] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_18\[420] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_17\[421] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_16\[422] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_15\[423] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_14\[424] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_13\[425] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_12\[426] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_11\[427] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_10\[428] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_9\[429] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_8\[430] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_7\[431] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_6\[432] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_5\[433] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_4\[434] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_3\[435] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_2\[436] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_1\[437] = \PWM:PWMUDB:MODIN3_1\[438]
Removing Lhs of wire \PWM:PWMUDB:MODIN3_1\[438] = \PWM:PWMUDB:dith_count_1\[245]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_0\[439] = \PWM:PWMUDB:MODIN3_0\[440]
Removing Lhs of wire \PWM:PWMUDB:MODIN3_0\[440] = \PWM:PWMUDB:dith_count_0\[247]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[572] = one[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[573] = one[24]
Removing Rhs of wire Net_180[574] = \PWM:Net_96\[371]
Removing Lhs of wire tmpOE__pwmpin_net_0[582] = one[24]
Removing Lhs of wire tmpOE__Seg_net_6[591] = one[24]
Removing Lhs of wire tmpOE__Seg_net_5[592] = one[24]
Removing Lhs of wire tmpOE__Seg_net_4[593] = one[24]
Removing Lhs of wire tmpOE__Seg_net_3[594] = one[24]
Removing Lhs of wire tmpOE__Seg_net_2[595] = one[24]
Removing Lhs of wire tmpOE__Seg_net_1[596] = one[24]
Removing Lhs of wire tmpOE__Seg_net_0[597] = one[24]
Removing Rhs of wire Net_198_6[598] = \LED_Driver_1:segments_6\[923]
Removing Rhs of wire Net_198_6[598] = \LED_Driver_1:Seg_Driver_L:control_out_6\[924]
Removing Rhs of wire Net_198_6[598] = \LED_Driver_1:Seg_Driver_L:control_6\[939]
Removing Rhs of wire Net_198_5[599] = \LED_Driver_1:segments_5\[925]
Removing Rhs of wire Net_198_5[599] = \LED_Driver_1:Seg_Driver_L:control_out_5\[926]
Removing Rhs of wire Net_198_5[599] = \LED_Driver_1:Seg_Driver_L:control_5\[940]
Removing Rhs of wire Net_198_4[600] = \LED_Driver_1:segments_4\[927]
Removing Rhs of wire Net_198_4[600] = \LED_Driver_1:Seg_Driver_L:control_out_4\[928]
Removing Rhs of wire Net_198_4[600] = \LED_Driver_1:Seg_Driver_L:control_4\[941]
Removing Rhs of wire Net_198_3[601] = \LED_Driver_1:segments_3\[929]
Removing Rhs of wire Net_198_3[601] = \LED_Driver_1:Seg_Driver_L:control_out_3\[930]
Removing Rhs of wire Net_198_3[601] = \LED_Driver_1:Seg_Driver_L:control_3\[942]
Removing Rhs of wire Net_198_2[602] = \LED_Driver_1:segments_2\[931]
Removing Rhs of wire Net_198_2[602] = \LED_Driver_1:Seg_Driver_L:control_out_2\[932]
Removing Rhs of wire Net_198_2[602] = \LED_Driver_1:Seg_Driver_L:control_2\[943]
Removing Rhs of wire Net_198_1[603] = \LED_Driver_1:segments_1\[933]
Removing Rhs of wire Net_198_1[603] = \LED_Driver_1:Seg_Driver_L:control_out_1\[934]
Removing Rhs of wire Net_198_1[603] = \LED_Driver_1:Seg_Driver_L:control_1\[944]
Removing Rhs of wire Net_198_0[604] = \LED_Driver_1:segments_0\[935]
Removing Rhs of wire Net_198_0[604] = \LED_Driver_1:Seg_Driver_L:control_out_0\[936]
Removing Rhs of wire Net_198_0[604] = \LED_Driver_1:Seg_Driver_L:control_0\[945]
Removing Lhs of wire tmpOE__Com_net_3[622] = one[24]
Removing Lhs of wire tmpOE__Com_net_2[623] = one[24]
Removing Lhs of wire tmpOE__Com_net_1[624] = one[24]
Removing Lhs of wire tmpOE__Com_net_0[625] = one[24]
Removing Rhs of wire Net_199_3[626] = \LED_Driver_1:common_3\[956]
Removing Rhs of wire Net_199_3[626] = \LED_Driver_1:Com_Driver:control_out_3\[957]
Removing Rhs of wire Net_199_3[626] = \LED_Driver_1:Com_Driver:control_3\[969]
Removing Rhs of wire Net_199_2[627] = \LED_Driver_1:common_2\[958]
Removing Rhs of wire Net_199_2[627] = \LED_Driver_1:Com_Driver:control_out_2\[959]
Removing Rhs of wire Net_199_2[627] = \LED_Driver_1:Com_Driver:control_2\[970]
Removing Rhs of wire Net_199_1[628] = \LED_Driver_1:common_1\[960]
Removing Rhs of wire Net_199_1[628] = \LED_Driver_1:Com_Driver:control_out_1\[961]
Removing Rhs of wire Net_199_1[628] = \LED_Driver_1:Com_Driver:control_1\[971]
Removing Rhs of wire Net_199_0[629] = \LED_Driver_1:common_0\[962]
Removing Rhs of wire Net_199_0[629] = \LED_Driver_1:Com_Driver:control_out_0\[963]
Removing Rhs of wire Net_199_0[629] = \LED_Driver_1:Com_Driver:control_0\[972]
Removing Lhs of wire \LED_Driver_1:Net_855\[642] = \LED_Driver_1:Net_1501\[641]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:cnt_enable\[654] = \LED_Driver_1:bLED_PWM:ctrl_0\[653]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:cmp_vi_vv_MODGEN_1\[661] = \LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:lta_0\[715]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_1\[662] = \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_1\[875]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:add_vi_vv_MODGEN_2_0\[664] = \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_0\[876]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:PwmDP:cs_addr_2\[668] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:aa_1\[699] = \LED_Driver_1:bLED_PWM:MODIN1_1\[700]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODIN1_1\[700] = \LED_Driver_1:bLED_PWM:init_cnt_1\[660]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:aa_0\[701] = \LED_Driver_1:bLED_PWM:MODIN1_0\[702]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODIN1_0\[702] = \LED_Driver_1:bLED_PWM:init_cnt_0\[663]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:bb_1\[703] = one[24]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:bb_0\[704] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:newa_1\[705] = \LED_Driver_1:bLED_PWM:init_cnt_1\[660]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:newa_0\[706] = \LED_Driver_1:bLED_PWM:init_cnt_0\[663]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:newb_1\[707] = one[24]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:newb_0\[708] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:dataa_1\[709] = \LED_Driver_1:bLED_PWM:init_cnt_1\[660]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:dataa_0\[710] = \LED_Driver_1:bLED_PWM:init_cnt_0\[663]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:datab_1\[711] = one[24]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:datab_0\[712] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_23\[757] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_22\[758] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_21\[759] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_20\[760] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_19\[761] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_18\[762] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_17\[763] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_16\[764] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_15\[765] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_14\[766] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_13\[767] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_12\[768] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_11\[769] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_10\[770] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_9\[771] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_8\[772] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_7\[773] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_6\[774] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_5\[775] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_4\[776] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_3\[777] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_2\[778] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_1\[779] = \LED_Driver_1:bLED_PWM:init_cnt_1\[660]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODIN2_1\[780] = \LED_Driver_1:bLED_PWM:init_cnt_1\[660]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:a_0\[781] = \LED_Driver_1:bLED_PWM:init_cnt_0\[663]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODIN2_0\[782] = \LED_Driver_1:bLED_PWM:init_cnt_0\[663]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[914] = one[24]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[915] = one[24]
Removing Lhs of wire \LED_Driver_1:trigDMA\[916] = \LED_Driver_1:Net_856\[655]
Removing Lhs of wire \LED_Driver_1:Seg_Driver_L:clk\[919] = zero[8]
Removing Lhs of wire \LED_Driver_1:Seg_Driver_L:rst\[920] = zero[8]
Removing Lhs of wire \LED_Driver_1:Com_Driver:clk\[946] = zero[8]
Removing Lhs of wire \LED_Driver_1:Com_Driver:rst\[947] = zero[8]
Removing Lhs of wire \LED_Driver_1:Net_1418\[977] = \LED_Driver_1:Net_856\[655]
Removing Lhs of wire \LED_Driver_1:Net_1416\[981] = \LED_Driver_1:tc\[659]
Removing Lhs of wire tmpOE__tempe_net_0[1024] = one[24]
Removing Lhs of wire tmpOE__humed_net_0[1031] = one[24]
Removing Lhs of wire tmpOE__boton1_net_0[1048] = one[24]
Removing Lhs of wire \Teclado:Debounce:DEBOUNCER[0]:d_sync_0\\D\[1053] = \Teclado:Net_44_0\[67]
Removing Lhs of wire \Teclado:Debounce:DEBOUNCER[0]:d_sync_1\\D\[1054] = \Teclado:Net_76_0\[56]
Removing Lhs of wire \Teclado:Net_47_0\\D\[1055] = zero[8]
Removing Lhs of wire \Teclado:Net_46_0\\D\[1056] = zero[8]
Removing Lhs of wire \Teclado:Net_45_0\\D\[1057] = zero[8]
Removing Lhs of wire \Teclado:Debounce:DEBOUNCER[1]:d_sync_0\\D\[1058] = \Teclado:Net_44_1\[73]
Removing Lhs of wire \Teclado:Debounce:DEBOUNCER[1]:d_sync_1\\D\[1059] = \Teclado:Net_76_1\[54]
Removing Lhs of wire \Teclado:Net_47_1\\D\[1060] = zero[8]
Removing Lhs of wire \Teclado:Net_46_1\\D\[1061] = zero[8]
Removing Lhs of wire \Teclado:Net_45_1\\D\[1062] = zero[8]
Removing Lhs of wire \Teclado:Debounce:DEBOUNCER[2]:d_sync_0\\D\[1063] = \Teclado:Net_44_2\[79]
Removing Lhs of wire \Teclado:Debounce:DEBOUNCER[2]:d_sync_1\\D\[1064] = \Teclado:Net_76_2\[52]
Removing Lhs of wire \Teclado:Net_47_2\\D\[1065] = zero[8]
Removing Lhs of wire \Teclado:Net_46_2\\D\[1066] = zero[8]
Removing Lhs of wire \Teclado:Net_45_2\\D\[1067] = zero[8]
Removing Lhs of wire \Teclado:Debounce:DEBOUNCER[3]:d_sync_0\\D\[1068] = \Teclado:Net_44_3\[85]
Removing Lhs of wire \Teclado:Debounce:DEBOUNCER[3]:d_sync_1\\D\[1069] = \Teclado:Net_76_3\[50]
Removing Lhs of wire \Teclado:Net_47_3\\D\[1070] = zero[8]
Removing Lhs of wire \Teclado:Net_46_3\\D\[1071] = zero[8]
Removing Lhs of wire \Teclado:Net_45_3\\D\[1072] = zero[8]
Removing Lhs of wire \logout:DEBOUNCER[0]:d_sync_0\\D\[1073] = Net_6[115]
Removing Lhs of wire \logout:DEBOUNCER[0]:d_sync_1\\D\[1074] = \logout:DEBOUNCER[0]:d_sync_0\[114]
Removing Lhs of wire Net_46D[1075] = zero[8]
Removing Lhs of wire Net_45D[1076] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1078] = one[24]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1079] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1080] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1083] = one[24]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1086] = \PWM:PWMUDB:cmp1\[264]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1087] = \PWM:PWMUDB:cmp1_status\[265]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1088] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1090] = \PWM:PWMUDB:pwm_i\[364]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1091] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1092] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1093] = \PWM:PWMUDB:status_2\[259]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:cnt_state_1\\D\[1099] = \LED_Driver_1:tc\\D\[1096]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[1101] = Net_212[1041]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[1102] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[1040]
Removing Lhs of wire Net_217D[1103] = zero[8]
Removing Lhs of wire Net_215D[1104] = zero[8]

------------------------------------------------------
Aliased 0 equations, 270 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:lta_1\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:lta_1\ <= (not \LED_Driver_1:bLED_PWM:init_cnt_1\);

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:gta_1\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:lta_0\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_1:g2:a0:lta_0\ <= (not \LED_Driver_1:bLED_PWM:init_cnt_1\);

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LED_Driver_1:bLED_PWM:init_cnt_0\);

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_0\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_0\ <= (not \LED_Driver_1:bLED_PWM:init_cnt_0\);

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LED_Driver_1:bLED_PWM:init_cnt_1\ and \LED_Driver_1:bLED_PWM:init_cnt_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_1\' (cost = 2):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:s_1\ <= ((not \LED_Driver_1:bLED_PWM:init_cnt_0\ and \LED_Driver_1:bLED_PWM:init_cnt_1\)
	OR (not \LED_Driver_1:bLED_PWM:init_cnt_1\ and \LED_Driver_1:bLED_PWM:init_cnt_0\));

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 52 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \ADC:Net_188\[164] = \ADC:Net_385\[162]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[282] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[543] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[553] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[563] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[885] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[895] = zero[8]
Removing Lhs of wire \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[905] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1081] = \PWM:PWMUDB:control_7\[204]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1089] = zero[8]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\P6_1.cyprj" -dcpsoc3 P6_1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.032ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 27 November 2023 01:33:08
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ADMH2\Documents\PSoC Creator\P6\P6_1.cydsn\P6_1.cyprj -d CY8C5888LTI-LP097 P6_1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LED_Driver_1:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Teclado:Net_47_0\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_46_0\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_45_0\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_47_1\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_46_1\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_45_1\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_47_2\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_46_2\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_45_2\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_47_3\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_46_3\ from registered to combinatorial
    Converted constant MacroCell: \Teclado:Net_45_3\ from registered to combinatorial
    Converted constant MacroCell: Net_46 from registered to combinatorial
    Converted constant MacroCell: Net_45 from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_217 from registered to combinatorial
    Converted constant MacroCell: Net_215 from registered to combinatorial
Assigning clock LED_Driver_1_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_15
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=2, Signal=\ADC:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_160
    Digital Clock 2: Automatic-assigning  clock 'LED_Driver_1_ClkInternal'. Fanout=1, Signal=\LED_Driver_1:Net_1501\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Teclado:Debounce:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \logout:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \LED_Driver_1:bLED_PWM:ClkSync\: with output requested to be synchronous
        ClockIn: LED_Driver_1_ClkInternal was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LED_Driver_1_ClkInternal, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \LED_Driver_1:bLED_PWM:cnt_state_1\, Duplicate of \LED_Driver_1:tc\ 
    MacroCell: Name=\LED_Driver_1:bLED_PWM:cnt_state_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_1:bLED_PWM:cnt_state_1\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Teclado:Column(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Teclado:Column(0)\__PA ,
            fb => \Teclado:Net_1\ ,
            pad => \Teclado:Column(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Teclado:Column(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Teclado:Column(1)\__PA ,
            fb => \Teclado:Net_2\ ,
            pad => \Teclado:Column(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Teclado:Column(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Teclado:Column(2)\__PA ,
            fb => \Teclado:Net_3\ ,
            pad => \Teclado:Column(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Teclado:Column(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Teclado:Column(3)\__PA ,
            fb => \Teclado:Net_4\ ,
            pad => \Teclado:Column(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Teclado:Row(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Teclado:Row(0)\__PA ,
            fb => \Teclado:Net_44_0\ ,
            pad => \Teclado:Row(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Teclado:Row(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Teclado:Row(1)\__PA ,
            fb => \Teclado:Net_44_1\ ,
            pad => \Teclado:Row(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Teclado:Row(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Teclado:Row(2)\__PA ,
            fb => \Teclado:Net_44_2\ ,
            pad => \Teclado:Row(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Teclado:Row(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Teclado:Row(3)\__PA ,
            fb => \Teclado:Net_44_3\ ,
            pad => \Teclado:Row(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = unlog(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => unlog(0)__PA ,
            fb => Net_6 ,
            pad => unlog(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led(0)__PA ,
            pad => led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pwmpin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwmpin(0)__PA ,
            pin_input => Net_180 ,
            pad => pwmpin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(0)__PA ,
            pin_input => Net_198_0 ,
            pad => Seg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(1)__PA ,
            pin_input => Net_198_1 ,
            pad => Seg(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(2)__PA ,
            pin_input => Net_198_2 ,
            pad => Seg(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(3)__PA ,
            pin_input => Net_198_3 ,
            pad => Seg(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(4)__PA ,
            pin_input => Net_198_4 ,
            pad => Seg(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(5)__PA ,
            pin_input => Net_198_5 ,
            pad => Seg(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(6)__PA ,
            pin_input => Net_198_6 ,
            pad => Seg(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(0)__PA ,
            pin_input => Net_199_0 ,
            pad => Com(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(1)__PA ,
            pin_input => Net_199_1 ,
            pad => Com(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(2)__PA ,
            pin_input => Net_199_2 ,
            pad => Com(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(3)__PA ,
            pin_input => Net_199_3 ,
            pad => Com(3)_PAD );
        Properties:
        {
        }

    Pin : Name = tempe(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => tempe(0)__PA ,
            analog_term => Net_208 ,
            pad => tempe(0)_PAD );
        Properties:
        {
        }

    Pin : Name = humed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => humed(0)__PA ,
            analog_term => Net_209 ,
            pad => humed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = boton1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => boton1(0)__PA ,
            fb => Net_212 ,
            pad => boton1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Teclado:Net_65\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Teclado:Net_4\ * \Teclado:Net_3\ * \Teclado:Net_2\ * 
              \Teclado:Net_1\
            + \Teclado:Net_4\ * !\Teclado:Net_3\ * \Teclado:Net_2\ * 
              \Teclado:Net_1\
        );
        Output = \Teclado:Net_65\ (fanout=1)

    MacroCell: Name=\Teclado:Net_64\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Teclado:Net_4\ * \Teclado:Net_3\ * \Teclado:Net_2\ * 
              \Teclado:Net_1\
            + \Teclado:Net_4\ * \Teclado:Net_3\ * !\Teclado:Net_2\ * 
              \Teclado:Net_1\
        );
        Output = \Teclado:Net_64\ (fanout=1)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Teclado:Net_76_3\ * \Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * !\Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * \Teclado:Net_76_2\ * !\Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * \Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              !\Teclado:Net_76_0\
        );
        Output = Net_2 (fanout=2)

    MacroCell: Name=\Teclado:Net_63\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Teclado:Net_76_3\ * \Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * !\Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
        );
        Output = \Teclado:Net_63\ (fanout=1)

    MacroCell: Name=\Teclado:Net_62\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Teclado:Net_76_3\ * \Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * \Teclado:Net_76_2\ * !\Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
        );
        Output = \Teclado:Net_62\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\LED_Driver_1:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_1:tc\ * \LED_Driver_1:Net_1352\
            + \LED_Driver_1:tc\ * !\LED_Driver_1:Net_1352\
        );
        Output = \LED_Driver_1:Net_1332\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=\Teclado:Net_76_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Teclado:Net_44_0\
        );
        Output = \Teclado:Net_76_0\ (fanout=3)

    MacroCell: Name=\Teclado:Net_76_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Teclado:Net_44_1\
        );
        Output = \Teclado:Net_76_1\ (fanout=3)

    MacroCell: Name=\Teclado:Net_76_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Teclado:Net_44_2\
        );
        Output = \Teclado:Net_76_2\ (fanout=3)

    MacroCell: Name=\Teclado:Net_76_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Teclado:Net_44_3\
        );
        Output = \Teclado:Net_76_3\ (fanout=3)

    MacroCell: Name=\logout:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \logout:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\logout:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \logout:DEBOUNCER[0]:d_sync_0\
        );
        Output = \logout:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_44, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\logout:DEBOUNCER[0]:d_sync_0\ * 
              \logout:DEBOUNCER[0]:d_sync_1\
            + \logout:DEBOUNCER[0]:d_sync_0\ * 
              !\logout:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_44 (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_180, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_180 (fanout=1)

    MacroCell: Name=\LED_Driver_1:Net_856\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_1:bLED_PWM:initialization\ * 
              \LED_Driver_1:bLED_PWM:load_compare\
            + \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_1:bLED_PWM:initialization\ * 
              \LED_Driver_1:bLED_PWM:drive_pwm\
        );
        Output = \LED_Driver_1:Net_856\ (fanout=1)

    MacroCell: Name=\LED_Driver_1:bLED_PWM:initialization\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_1:bLED_PWM:ctrl_0\
            + \LED_Driver_1:bLED_PWM:initialization\ * 
              \LED_Driver_1:bLED_PWM:load_compare\ * 
              !\LED_Driver_1:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_1:bLED_PWM:initialization\ (fanout=2)

    MacroCell: Name=\LED_Driver_1:tc\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_1:tc\ (fanout=3)

    MacroCell: Name=\LED_Driver_1:bLED_PWM:init_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:load_compare\ * 
              \LED_Driver_1:bLED_PWM:init_cnt_0\
            + \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_1:bLED_PWM:init_cnt_1\ (fanout=3)

    MacroCell: Name=\LED_Driver_1:bLED_PWM:init_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:init_cnt_0\
            + \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:load_compare\ * 
              !\LED_Driver_1:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_1:bLED_PWM:init_cnt_0\ (fanout=2)

    MacroCell: Name=\LED_Driver_1:bLED_PWM:cnt_state_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_1:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_1:bLED_PWM:cnt_state_0\ (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_212
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_216, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
            + \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_216 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_160 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_160 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\LED_Driver_1:bLED_PWM:PwmDP:u0\
        PORT MAP (
            clock => \LED_Driver_1:Net_1501\ ,
            cs_addr_1 => \LED_Driver_1:tc\ ,
            cs_addr_0 => \LED_Driver_1:bLED_PWM:cnt_state_0\ ,
            cl1_comb => \LED_Driver_1:bLED_PWM:drive_pwm\ ,
            z1_comb => \LED_Driver_1:bLED_PWM:load_compare\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1011110000010000010110000001000001011000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000100000000000000001111011100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Teclado:Status_Reg:sts:sts_reg\
        PORT MAP (
            status_4 => Net_2 ,
            status_3 => \Teclado:Net_65\ ,
            status_2 => \Teclado:Net_64\ ,
            status_1 => \Teclado:Net_63\ ,
            status_0 => \Teclado:Net_62\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_160 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_160 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_Driver_1:bLED_PWM:CtlReg\
        PORT MAP (
            clock => \LED_Driver_1:Net_1501\ ,
            control_7 => \LED_Driver_1:bLED_PWM:ctrl_7\ ,
            control_6 => \LED_Driver_1:bLED_PWM:ctrl_6\ ,
            control_5 => \LED_Driver_1:bLED_PWM:ctrl_5\ ,
            control_4 => \LED_Driver_1:bLED_PWM:ctrl_4\ ,
            control_3 => \LED_Driver_1:bLED_PWM:ctrl_3\ ,
            control_2 => \LED_Driver_1:bLED_PWM:ctrl_2\ ,
            control_1 => \LED_Driver_1:bLED_PWM:ctrl_1\ ,
            control_0 => \LED_Driver_1:bLED_PWM:ctrl_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_Driver_1:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_Driver_1:Seg_Driver_L:control_7\ ,
            control_6 => Net_198_6 ,
            control_5 => Net_198_5 ,
            control_4 => Net_198_4 ,
            control_3 => Net_198_3 ,
            control_2 => Net_198_2 ,
            control_1 => Net_198_1 ,
            control_0 => Net_198_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Driver_1:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_Driver_1:Com_Driver:control_7\ ,
            control_6 => \LED_Driver_1:Com_Driver:control_6\ ,
            control_5 => \LED_Driver_1:Com_Driver:control_5\ ,
            control_4 => \LED_Driver_1:Com_Driver:control_4\ ,
            control_3 => Net_199_3 ,
            control_2 => Net_199_2 ,
            control_1 => Net_199_1 ,
            control_0 => Net_199_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\LED_Driver_1:DMA_Com\
        PORT MAP (
            dmareq => \LED_Driver_1:Net_1332\ ,
            termin => zero ,
            termout => \LED_Driver_1:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_Driver_1:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Driver_1:Net_856\ ,
            termin => zero ,
            termout => \LED_Driver_1:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_Driver_1:DMA_BC\
        PORT MAP (
            dmareq => \LED_Driver_1:tc\ ,
            termin => zero ,
            termout => \LED_Driver_1:Net_123\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_Key
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =logoutisr
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =UanMS
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_28 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_b1
        PORT MAP (
            interrupt => Net_216 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   37 :   11 :   48 : 77.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    3 :   21 :   24 : 12.50 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   28 :  164 :  192 : 14.58 %
  Unique P-terms              :   36 :  348 :  384 :  9.38 %
  Total P-terms               :   41 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.159ms
Tech Mapping phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : Com(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Com(1) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Com(2) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Com(3) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Seg(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Seg(1) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Seg(2) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Seg(3) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Seg(4) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Seg(5) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Seg(6) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \Teclado:Column(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \Teclado:Column(1)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \Teclado:Column(2)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : \Teclado:Column(3)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : \Teclado:Row(0)\ (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \Teclado:Row(1)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \Teclado:Row(2)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \Teclado:Row(3)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : boton1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : humed(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : led(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : pwmpin(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : tempe(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : unlog(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 47% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : Com(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Com(1) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Com(2) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Com(3) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Seg(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Seg(1) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Seg(2) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Seg(3) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Seg(4) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Seg(5) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Seg(6) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \Teclado:Column(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \Teclado:Column(1)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \Teclado:Column(2)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : \Teclado:Column(3)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : \Teclado:Row(0)\ (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \Teclado:Row(1)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \Teclado:Row(2)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \Teclado:Row(3)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : boton1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : humed(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : led(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : pwmpin(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : tempe(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : unlog(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 1s.730ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_197 {
    sar_1_vplus
  }
  Net: Net_208 {
    p1_6
  }
  Net: Net_209 {
    p1_5
  }
  Net: \ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC:Net_209\ {
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: AmuxNet::AMux_1 {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agr1_x_p1_5
    agr2_x_sar_1_vplus
    agr2
    agr2_x_p1_6
    p1_5
    p1_6
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC:Net_126\
  sar_1_vminus                                     -> \ADC:Net_126\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_1_vref                                       -> \ADC:Net_235\
  sar_1_vplus                                      -> Net_197
  p1_6                                             -> Net_208
  p1_5                                             -> Net_209
  agr1_x_sar_1_vplus                               -> AmuxNet::AMux_1
  agr1                                             -> AmuxNet::AMux_1
  agr1_x_p1_5                                      -> AmuxNet::AMux_1
  agr2_x_sar_1_vplus                               -> AmuxNet::AMux_1
  agr2                                             -> AmuxNet::AMux_1
  agr2_x_p1_6                                      -> AmuxNet::AMux_1
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_197
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_208
      Outer: agr2_x_p1_6
      Inner: agr2_x_sar_1_vplus
      Path {
        p1_6
        agr2_x_p1_6
        agr2
        agr2_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_209
      Outer: agr1_x_p1_5
      Inner: agr1_x_sar_1_vplus
      Path {
        p1_5
        agr1_x_p1_5
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.333ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.17
                   Pterms :            3.42
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.073ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       6.14 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_180, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_180 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_160 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_160 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LED_Driver_1:bLED_PWM:initialization\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_1:bLED_PWM:ctrl_0\
            + \LED_Driver_1:bLED_PWM:initialization\ * 
              \LED_Driver_1:bLED_PWM:load_compare\ * 
              !\LED_Driver_1:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_1:bLED_PWM:initialization\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_Driver_1:Net_856\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_1:bLED_PWM:initialization\ * 
              \LED_Driver_1:bLED_PWM:load_compare\
            + \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_1:bLED_PWM:initialization\ * 
              \LED_Driver_1:bLED_PWM:drive_pwm\
        );
        Output = \LED_Driver_1:Net_856\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LED_Driver_1:bLED_PWM:init_cnt_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:load_compare\ * 
              \LED_Driver_1:bLED_PWM:init_cnt_0\
            + \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_1:bLED_PWM:init_cnt_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LED_Driver_1:bLED_PWM:init_cnt_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:init_cnt_0\
            + \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:load_compare\ * 
              !\LED_Driver_1:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver_1:bLED_PWM:init_cnt_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LED_Driver_1:bLED_PWM:cnt_state_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              !\LED_Driver_1:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_1:bLED_PWM:cnt_state_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_Driver_1:tc\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver_1:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver_1:bLED_PWM:ctrl_0\ * 
              \LED_Driver_1:bLED_PWM:load_compare\
        );
        Output = \LED_Driver_1:tc\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LED_Driver_1:Net_1332\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver_1:tc\ * \LED_Driver_1:Net_1352\
            + \LED_Driver_1:tc\ * !\LED_Driver_1:Net_1352\
        );
        Output = \LED_Driver_1:Net_1332\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LED_Driver_1:bLED_PWM:PwmDP:u0\
    PORT MAP (
        clock => \LED_Driver_1:Net_1501\ ,
        cs_addr_1 => \LED_Driver_1:tc\ ,
        cs_addr_0 => \LED_Driver_1:bLED_PWM:cnt_state_0\ ,
        cl1_comb => \LED_Driver_1:bLED_PWM:drive_pwm\ ,
        z1_comb => \LED_Driver_1:bLED_PWM:load_compare\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1011110000010000010110000001000001011000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000100000000000000001111011100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_Driver_1:bLED_PWM:CtlReg\
    PORT MAP (
        clock => \LED_Driver_1:Net_1501\ ,
        control_7 => \LED_Driver_1:bLED_PWM:ctrl_7\ ,
        control_6 => \LED_Driver_1:bLED_PWM:ctrl_6\ ,
        control_5 => \LED_Driver_1:bLED_PWM:ctrl_5\ ,
        control_4 => \LED_Driver_1:bLED_PWM:ctrl_4\ ,
        control_3 => \LED_Driver_1:bLED_PWM:ctrl_3\ ,
        control_2 => \LED_Driver_1:bLED_PWM:ctrl_2\ ,
        control_1 => \LED_Driver_1:bLED_PWM:ctrl_1\ ,
        control_0 => \LED_Driver_1:bLED_PWM:ctrl_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_216, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
            + \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_216 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\logout:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \logout:DEBOUNCER[0]:d_sync_0\
        );
        Output = \logout:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_212
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\logout:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \logout:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Teclado:Net_65\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Teclado:Net_4\ * \Teclado:Net_3\ * \Teclado:Net_2\ * 
              \Teclado:Net_1\
            + \Teclado:Net_4\ * !\Teclado:Net_3\ * \Teclado:Net_2\ * 
              \Teclado:Net_1\
        );
        Output = \Teclado:Net_65\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_160 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_160 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_44, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\logout:DEBOUNCER[0]:d_sync_0\ * 
              \logout:DEBOUNCER[0]:d_sync_1\
            + \logout:DEBOUNCER[0]:d_sync_0\ * 
              !\logout:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_44 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\LED_Driver_1:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_Driver_1:Seg_Driver_L:control_7\ ,
        control_6 => Net_198_6 ,
        control_5 => Net_198_5 ,
        control_4 => Net_198_4 ,
        control_3 => Net_198_3 ,
        control_2 => Net_198_2 ,
        control_1 => Net_198_1 ,
        control_0 => Net_198_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Teclado:Net_76_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Teclado:Net_44_1\
        );
        Output = \Teclado:Net_76_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Teclado:Net_62\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Teclado:Net_76_3\ * \Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * \Teclado:Net_76_2\ * !\Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
        );
        Output = \Teclado:Net_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\LED_Driver_1:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_Driver_1:Com_Driver:control_7\ ,
        control_6 => \LED_Driver_1:Com_Driver:control_6\ ,
        control_5 => \LED_Driver_1:Com_Driver:control_5\ ,
        control_4 => \LED_Driver_1:Com_Driver:control_4\ ,
        control_3 => Net_199_3 ,
        control_2 => Net_199_2 ,
        control_1 => Net_199_1 ,
        control_0 => Net_199_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Teclado:Net_64\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Teclado:Net_4\ * \Teclado:Net_3\ * \Teclado:Net_2\ * 
              \Teclado:Net_1\
            + \Teclado:Net_4\ * \Teclado:Net_3\ * !\Teclado:Net_2\ * 
              \Teclado:Net_1\
        );
        Output = \Teclado:Net_64\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Teclado:Net_63\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Teclado:Net_76_3\ * \Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * !\Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
        );
        Output = \Teclado:Net_63\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Teclado:Net_76_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Teclado:Net_44_0\
        );
        Output = \Teclado:Net_76_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Teclado:Net_76_3\ * \Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * !\Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * \Teclado:Net_76_2\ * !\Teclado:Net_76_1\ * 
              \Teclado:Net_76_0\
            + \Teclado:Net_76_3\ * \Teclado:Net_76_2\ * \Teclado:Net_76_1\ * 
              !\Teclado:Net_76_0\
        );
        Output = Net_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Teclado:Net_76_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Teclado:Net_44_2\
        );
        Output = \Teclado:Net_76_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Teclado:Net_76_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Teclado:Net_44_3\
        );
        Output = \Teclado:Net_76_3\ (fanout=3)
        Properties               : 
        {
        }
}

statuscell: Name =\Teclado:Status_Reg:sts:sts_reg\
    PORT MAP (
        status_4 => Net_2 ,
        status_3 => \Teclado:Net_65\ ,
        status_2 => \Teclado:Net_64\ ,
        status_1 => \Teclado:Net_63\ ,
        status_0 => \Teclado:Net_62\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_Key
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =UanMS
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_28 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_b1
        PORT MAP (
            interrupt => Net_216 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =logoutisr
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\LED_Driver_1:DMA_BC\
        PORT MAP (
            dmareq => \LED_Driver_1:tc\ ,
            termin => zero ,
            termout => \LED_Driver_1:Net_123\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\LED_Driver_1:DMA_Com\
        PORT MAP (
            dmareq => \LED_Driver_1:Net_1332\ ,
            termin => zero ,
            termout => \LED_Driver_1:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\LED_Driver_1:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Driver_1:Net_856\ ,
            termin => zero ,
            termout => \LED_Driver_1:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Seg(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(6)__PA ,
        pin_input => Net_198_6 ,
        pad => Seg(6)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(5)__PA ,
        pin_input => Net_198_5 ,
        pad => Seg(5)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(4)__PA ,
        pin_input => Net_198_4 ,
        pad => Seg(4)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(3)__PA ,
        pin_input => Net_198_3 ,
        pad => Seg(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(2)__PA ,
        pin_input => Net_198_2 ,
        pad => Seg(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(1)__PA ,
        pin_input => Net_198_1 ,
        pad => Seg(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(0)__PA ,
        pin_input => Net_198_0 ,
        pad => Seg(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = humed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => humed(0)__PA ,
        analog_term => Net_209 ,
        pad => humed(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = tempe(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => tempe(0)__PA ,
        analog_term => Net_208 ,
        pad => tempe(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pwmpin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwmpin(0)__PA ,
        pin_input => Net_180 ,
        pad => pwmpin(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Teclado:Row(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Teclado:Row(0)\__PA ,
        fb => \Teclado:Net_44_0\ ,
        pad => \Teclado:Row(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Teclado:Row(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Teclado:Row(1)\__PA ,
        fb => \Teclado:Net_44_1\ ,
        pad => \Teclado:Row(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Teclado:Row(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Teclado:Row(2)\__PA ,
        fb => \Teclado:Net_44_2\ ,
        pad => \Teclado:Row(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \Teclado:Row(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Teclado:Row(3)\__PA ,
        fb => \Teclado:Net_44_3\ ,
        pad => \Teclado:Row(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Teclado:Column(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Teclado:Column(0)\__PA ,
        fb => \Teclado:Net_1\ ,
        pad => \Teclado:Column(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Teclado:Column(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Teclado:Column(1)\__PA ,
        fb => \Teclado:Net_2\ ,
        pad => \Teclado:Column(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \Teclado:Column(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Teclado:Column(2)\__PA ,
        fb => \Teclado:Net_3\ ,
        pad => \Teclado:Column(2)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Teclado:Column(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Teclado:Column(3)\__PA ,
        fb => \Teclado:Net_4\ ,
        pad => \Teclado:Column(3)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led(0)__PA ,
        pad => led(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = boton1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => boton1(0)__PA ,
        fb => Net_212 ,
        pad => boton1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = unlog(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => unlog(0)__PA ,
        fb => Net_6 ,
        pad => unlog(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Com(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(0)__PA ,
        pin_input => Net_199_0 ,
        pad => Com(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Com(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(1)__PA ,
        pin_input => Net_199_1 ,
        pad => Com(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Com(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(2)__PA ,
        pin_input => Net_199_2 ,
        pad => Com(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Com(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(3)__PA ,
        pin_input => Net_199_3 ,
        pad => Com(3)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_15 ,
            dclk_0 => Net_15_local ,
            aclk_glb_0 => \ADC:Net_385\ ,
            aclk_0 => \ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_381\ ,
            clk_a_dig_0 => \ADC:Net_381_local\ ,
            dclk_glb_1 => Net_160 ,
            dclk_1 => Net_160_local ,
            dclk_glb_2 => \LED_Driver_1:Net_1501\ ,
            dclk_2 => \LED_Driver_1:Net_1501_local\ ,
            dclk_glb_3 => Net_1 ,
            dclk_3 => Net_1_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            onepps_int => OPPS_OUT );
        Properties:
        {
        }
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Contaor:CounterHW\
        PORT MAP (
            clock => Net_15 ,
            enable => __ZERO__ ,
            tc => Net_13 ,
            cmp => \Contaor:Net_47\ ,
            irq => \Contaor:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_197 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_209\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clock => \ADC:Net_385\ ,
            pump_clock => \ADC:Net_385\ ,
            irq => \ADC:Net_252\ ,
            next => Net_38 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_28 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_1 => Net_209 ,
            muxin_0 => Net_208 ,
            vout => Net_197 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-----------------------
   0 |   1 |     * |      NONE |         CMOS_OUT |              Seg(6) | In(Net_198_6)
     |   2 |     * |      NONE |         CMOS_OUT |              Seg(5) | In(Net_198_5)
     |   3 |     * |      NONE |         CMOS_OUT |              Seg(4) | In(Net_198_4)
     |   4 |     * |      NONE |         CMOS_OUT |              Seg(3) | In(Net_198_3)
     |   5 |     * |      NONE |         CMOS_OUT |              Seg(2) | In(Net_198_2)
     |   6 |     * |      NONE |         CMOS_OUT |              Seg(1) | In(Net_198_1)
     |   7 |     * |      NONE |         CMOS_OUT |              Seg(0) | In(Net_198_0)
-----+-----+-------+-----------+------------------+---------------------+-----------------------
   1 |   5 |     * |      NONE |      HI_Z_ANALOG |            humed(0) | Analog(Net_209)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            tempe(0) | Analog(Net_208)
     |   7 |     * |      NONE |         CMOS_OUT |           pwmpin(0) | In(Net_180)
-----+-----+-------+-----------+------------------+---------------------+-----------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+---------------------+-----------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |    \Teclado:Row(0)\ | FB(\Teclado:Net_44_0\)
     |   1 |     * |      NONE |      RES_PULL_UP |    \Teclado:Row(1)\ | FB(\Teclado:Net_44_1\)
     |   2 |     * |      NONE |      RES_PULL_UP |    \Teclado:Row(2)\ | FB(\Teclado:Net_44_2\)
     |   3 |     * |      NONE |      RES_PULL_UP |    \Teclado:Row(3)\ | FB(\Teclado:Net_44_3\)
     |   4 |     * |      NONE |      RES_PULL_UP | \Teclado:Column(0)\ | FB(\Teclado:Net_1\)
     |   5 |     * |      NONE |      RES_PULL_UP | \Teclado:Column(1)\ | FB(\Teclado:Net_2\)
     |   6 |     * |      NONE |      RES_PULL_UP | \Teclado:Column(2)\ | FB(\Teclado:Net_3\)
     |   7 |     * |      NONE |      RES_PULL_UP | \Teclado:Column(3)\ | FB(\Teclado:Net_4\)
-----+-----+-------+-----------+------------------+---------------------+-----------------------
  12 |   1 |     * |      NONE |         CMOS_OUT |              led(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |           boton1(0) | FB(Net_212)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |            unlog(0) | FB(Net_6)
-----+-----+-------+-----------+------------------+---------------------+-----------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |              Com(0) | In(Net_199_0)
     |   1 |     * |      NONE |         CMOS_OUT |              Com(1) | In(Net_199_1)
     |   4 |     * |      NONE |         CMOS_OUT |              Com(2) | In(Net_199_2)
     |   5 |     * |      NONE |         CMOS_OUT |              Com(3) | In(Net_199_3)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.075ms
Digital Placement phase: Elapsed time ==> 1s.392ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "P6_1_r.vh2" --pcf-path "P6_1.pco" --des-name "P6_1" --dsf-path "P6_1.dsf" --sdc-path "P6_1.sdc" --lib-path "P6_1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.594ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in P6_1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.446ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.255ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.385ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.390ms
API generation phase: Elapsed time ==> 3s.003ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.001ms
