

================================================================
== Vivado HLS Report for 'Filter2D_1'
================================================================
* Date:           Fri May 29 14:36:54 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sobel_edge
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.911|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2083933|  2083933|  2083933|  2083933|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2083932|  2083932|      1926|          -|          -|  1082|    no    |
        | + loop_width  |     1923|     1923|         3|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str321, i32 0, i32 0, [1 x i8]* @p_str322, [1 x i8]* @p_str323, [1 x i8]* @p_str324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str325, [1 x i8]* @p_str326)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str328, i32 0, i32 0, [1 x i8]* @p_str329, [1 x i8]* @p_str330, [1 x i8]* @p_str331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str332, [1 x i8]* @p_str333)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.35ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 21 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 22 [1/1] (1.35ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 22 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 23 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 24 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 25 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.75ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %"hls::LineBuffer<6, 1920, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 27 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i11 %t_V to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 28 'zext' 'zext_ln443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln443 = icmp eq i11 %t_V, -966" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 29 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 0)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.94ns)   --->   "%i_V = add i11 %t_V, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'add' 'i_V' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 1080, 1920, 3, 3>.exit", label %loop_height_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln887 = icmp ult i11 %t_V, -968" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.33ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln899 = icmp ne i10 %tmp, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i11 %t_V, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln879_1 = icmp eq i11 %t_V, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln899_1 = icmp ugt i11 %t_V, -968" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 42 'trunc' 'trunc_ln506' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.94ns)   --->   "%add_ln506 = add i12 -1, %zext_ln443" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'bitselect' 'tmp_5' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%xor_ln118_2 = xor i1 %tmp_5, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'xor' 'xor_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.86ns)   --->   "%icmp_ln118 = icmp slt i12 %add_ln506, 1080" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'bitselect' 'tmp_6' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.94ns)   --->   "%sub_ln142 = sub i12 1, %zext_ln443" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.43ns)   --->   "%select_ln139_1 = select i1 %tmp_6, i12 %sub_ln142, i12 %add_ln506" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.86ns)   --->   "%icmp_ln144_1 = icmp slt i12 %select_ln139_1, 1080" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i12 %select_ln139_1 to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.94ns)   --->   "%add_ln506_1 = add i12 -2, %zext_ln443" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'bitselect' 'tmp_7' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'bitselect' 'tmp_15' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.94ns)   --->   "%add_ln506_2 = add i12 -3, %zext_ln443" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'add' 'add_ln506_2' <Predicate = (!icmp_ln443)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'bitselect' 'tmp_16' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'bitselect' 'tmp_17' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln142_1 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'trunc' 'trunc_ln142_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.62ns)   --->   "%sub_ln507 = sub i2 -2, %trunc_ln147" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'sub' 'sub_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507 = select i1 %icmp_ln144_1, i2 %trunc_ln147, i2 %sub_ln507" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'select' 'select_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.62ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'add' 'add_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507_1 = select i1 %and_ln118_1, i2 %add_ln507, i2 %select_ln507" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'select' 'select_ln507_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln493_1 = xor i2 %select_ln507_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'xor' 'xor_ln493_1' <Predicate = (!icmp_ln443)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%xor_ln118_1 = xor i2 %trunc_ln506, -2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.62ns)   --->   "%sub_ln118 = sub i2 -2, %trunc_ln142" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'sub' 'sub_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%trunc_ln118 = trunc i12 %add_ln506_1 to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln139_2 = select i1 %tmp_15, i2 %sub_ln118, i2 %trunc_ln118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'select' 'select_ln139_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln118 = select i1 %tmp_7, i2 %select_ln139_2, i2 %xor_ln118_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln493_2 = xor i2 %select_ln118, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'xor' 'xor_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.62ns)   --->   "%add_ln118 = add i2 1, %trunc_ln506" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%xor_ln118_3 = xor i2 %trunc_ln142_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'xor' 'xor_ln118_3' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln118_1 = trunc i12 %add_ln506_2 to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'trunc' 'trunc_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln139_3 = select i1 %tmp_17, i2 %xor_ln118_3, i2 %trunc_ln118_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'select' 'select_ln139_3' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln118_1 = select i1 %tmp_16, i2 %select_ln139_3, i2 %add_ln118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln493_3 = xor i2 %select_ln118_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'xor' 'xor_ln493_3' <Predicate = (!icmp_ln443)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.75ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'br' <Predicate = (!icmp_ln443)> <Delay = 0.75>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 79 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.41>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 80 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'zext' 'zext_ln444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.85ns)   --->   "%icmp_ln444 = icmp eq i11 %t_V_2, -126" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.94ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'add' 'j_V' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'partselect' 'tmp_18' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln891 = icmp ne i10 %tmp_18, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.94ns)   --->   "%ImagLoc_x = add i12 -1, %zext_ln444" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln451 = sext i12 %ImagLoc_x to i13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'sext' 'sext_ln451' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'bitselect' 'tmp_19' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118_4 = xor i1 %tmp_19, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'xor' 'xor_ln118_4' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.86ns)   --->   "%icmp_ln118_1 = icmp slt i12 %ImagLoc_x, 1920" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln444)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'and' 'and_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'bitselect' 'tmp_20' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.94ns)   --->   "%sub_ln142_1 = sub i12 1, %zext_ln444" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'sub' 'sub_ln142_1' <Predicate = (!icmp_ln444)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.43ns)   --->   "%select_ln139 = select i1 %tmp_20, i12 %sub_ln142_1, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 94 'select' 'select_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln139 = sext i12 %select_ln139 to i14" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 95 'sext' 'sext_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i12 %select_ln139 to i13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'sext' 'sext_ln139_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.86ns)   --->   "%icmp_ln144 = icmp slt i12 %select_ln139, 1920" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.97ns)   --->   "%sub_ln147 = sub i13 3838, %sext_ln139_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_2 = select i1 %and_ln118, i13 %sext_ln451, i13 %sub_ln147" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'select' 'select_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%zext_ln118 = zext i13 %select_ln118_2 to i14" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'zext' 'zext_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_5 = xor i1 %icmp_ln118_1, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'xor' 'xor_ln118_5' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_19, %xor_ln118_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144, %or_ln118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.48ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i14 %sext_ln139, i14 %zext_ln118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i14 %x to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'sext' 'sext_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i14 %x to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'trunc' 'trunc_ln458' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.33ns)   --->   "%or_ln457 = or i1 %icmp_ln118_1, %xor_ln457" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %sext_ln144 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (1.35ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (1.35ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.35ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %and_ln118, label %2, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'br' <Predicate = (!icmp_ln444 & and_ln118)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0", label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1", label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2", label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv"   --->   Operation 120 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.33ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0, label %loop_width_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.03>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 124 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 0)"   --->   Operation 125 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'load' 'right_border_buf_0_7' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'load' 'right_border_buf_0_8' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'load' 'right_border_buf_0_9' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'load' 'right_border_buf_0_10' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'load' 'right_border_buf_0_11' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'specloopname' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'specpipeline' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str35) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 136 [1/2] (1.35ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 137 [1/1] (0.33ns)   --->   "%xor_ln493 = xor i2 %trunc_ln458, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'xor' 'xor_ln493' <Predicate = (!icmp_ln444)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.57ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'mux' 'tmp_8' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.44ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'select' 'col_buf_0_val_0_0' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 140 [1/2] (1.35ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 141 [1/1] (0.57ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'mux' 'tmp_9' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.44ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'select' 'col_buf_0_val_1_0' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/2] (1.35ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 144 [1/1] (0.57ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'mux' 'tmp_2' <Predicate = (!icmp_ln444 & !or_ln457)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.44ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'select' 'col_buf_0_val_2_0' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (2.16ns)   --->   "%tmp_27 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'read' 'tmp_27' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 147 [1/1] (1.35ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.35ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.35ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'load' 'right_border_buf_0_12' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'load' 'right_border_buf_0_13' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.35ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 156 [1/1] (1.35ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 157 [1/1] (2.16ns)   --->   "%tmp_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'read' 'tmp_22' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 158 [1/1] (1.35ns)   --->   "store i8 %tmp_22, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.57ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'mux' 'tmp_3' <Predicate = (!icmp_ln444 & icmp_ln899_1)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_6 = select i1 %icmp_ln899_1, i8 %tmp_3, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'select' 'src_kernel_win_0_va_6' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.57ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_2)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'mux' 'tmp_4' <Predicate = (!icmp_ln444 & icmp_ln899_1)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_7 = select i1 %icmp_ln899_1, i8 %tmp_4, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'select' 'src_kernel_win_0_va_7' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.57ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_3)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'mux' 'tmp_10' <Predicate = (!icmp_ln444 & icmp_ln899_1)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_8 = select i1 %icmp_ln899_1, i8 %tmp_10, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'select' 'src_kernel_win_0_va_8' <Predicate = (!icmp_ln444)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'load' 'src_kernel_win_0_va_9' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'load' 'src_kernel_win_0_va_10' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'load' 'src_kernel_win_0_va_11' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'load' 'src_kernel_win_0_va_12' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'load' 'src_kernel_win_0_va_13' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'load' 'src_kernel_win_0_va_14' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_14 to i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'zext' 'zext_ln1118' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_13, i11 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i19 %shl_ln to i20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_13, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'bitconcatenate' 'shl_ln1118_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i10 %shl_ln1118_1 to i20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.05ns)   --->   "%sub_ln1118 = sub i20 %zext_ln1118_1, %zext_ln1118_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'sub' 'sub_ln1118' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %sub_ln1118 to i24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'sext' 'sext_ln1118' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i24 %sext_ln1118 to i25" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'zext' 'zext_ln703' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln703_10 = zext i8 %src_kernel_win_0_va_8 to i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'zext' 'zext_ln703_10' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%add_ln703 = add i9 %zext_ln703_10, %zext_ln1118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'add' 'add_ln703' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%zext_ln703_11 = zext i9 %add_ln703 to i19" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'zext' 'zext_ln703_11' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.63ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i19 936, %zext_ln703_11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'mul' 'mul_ln703' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%zext_ln703_1 = zext i19 %mul_ln703 to i25" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln703_1 = add i25 %zext_ln703, %zext_ln703_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'add' 'add_ln703_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i25 %add_ln703_1 to i26" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_12, i11 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'bitconcatenate' 'shl_ln1118_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i19 %shl_ln1118_2 to i20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_12, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'bitconcatenate' 'shl_ln1118_3' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i10 %shl_ln1118_3 to i20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.05ns)   --->   "%sub_ln1118_1 = sub i20 %zext_ln1118_3, %zext_ln1118_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i20 %sub_ln1118_1 to i24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i24 %sext_ln1118_1 to i26" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %src_kernel_win_0_va_11 to i21" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 4465, %zext_ln1118_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'mul' 'mul_ln1118' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_7, i11 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'bitconcatenate' 'shl_ln1118_4' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i19 %shl_ln1118_4 to i20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_7, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'bitconcatenate' 'shl_ln1118_5' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i10 %shl_ln1118_5 to i20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (1.05ns)   --->   "%sub_ln1118_2 = sub i20 %zext_ln1118_6, %zext_ln1118_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i20 %sub_ln1118_2 to i24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i24 %sext_ln1118_2 to i25" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i8 %src_kernel_win_0_va_10 to i19" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.63ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln1118_1 = mul i19 936, %zext_ln1118_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_3)   --->   "%zext_ln703_4 = zext i19 %mul_ln1118_1 to i21" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i26 %zext_ln703_3, %zext_ln703_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'add' 'add_ln703_2' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln703_3 = add i21 %zext_ln703_4, %mul_ln1118" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'add' 'add_ln703_3' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i21 %add_ln703_3 to i25" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (1.10ns)   --->   "%add_ln703_4 = add i25 %zext_ln1118_8, %zext_ln703_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'add' 'add_ln703_4' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i25 %add_ln703_4 to i26" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'zext' 'zext_ln703_6' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln703_5 = add i26 %add_ln703_2, %zext_ln703_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'add' 'add_ln703_5' <Predicate = (!icmp_ln444 & and_ln512)> <Delay = 0.86> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'load' 'src_kernel_win_0_va_15' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'load' 'src_kernel_win_0_va_16' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'load' 'src_kernel_win_0_va_17' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'specregionend' 'empty' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.91>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i26 %add_ln703_5 to i27" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'zext' 'zext_ln703_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_9, i11 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'bitconcatenate' 'shl_ln1118_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i19 %shl_ln1118_6 to i20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'zext' 'zext_ln1118_10' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_9, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'bitconcatenate' 'shl_ln1118_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i10 %shl_ln1118_7 to i20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'zext' 'zext_ln1118_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (1.05ns)   --->   "%sub_ln1118_3 = sub i20 %zext_ln1118_10, %zext_ln1118_11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'sub' 'sub_ln1118_3' <Predicate = (and_ln512)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i20 %sub_ln1118_3 to i24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'sext' 'sext_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i24 %sext_ln1118_3 to i25" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'zext' 'zext_ln1118_12' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i8 %src_kernel_win_0_va_6 to i19" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'zext' 'zext_ln1118_13' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.63ns) (grouped into DSP with root node add_ln703_6)   --->   "%mul_ln1118_2 = mul i19 936, %zext_ln1118_13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'mul' 'mul_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_6)   --->   "%zext_ln703_8 = zext i19 %mul_ln1118_2 to i25" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'zext' 'zext_ln703_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln703_6 = add i25 %zext_ln703_8, %zext_ln1118_12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'add' 'add_ln703_6' <Predicate = (and_ln512)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln703_9 = zext i25 %add_ln703_6 to i27" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'zext' 'zext_ln703_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (1.13ns)   --->   "%p_Val2_s = add i27 %zext_ln703_7, %zext_ln703_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_s, i32 14, i32 21)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'partselect' 'p_Val2_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 13)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'bitselect' 'tmp_23' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_23 to i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'zext' 'zext_ln415' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.90ns)   --->   "%p_Val2_2 = add i8 %zext_ln415, %p_Val2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'add' 'p_Val2_2' <Predicate = (and_ln512)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_s, i32 22, i32 26)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'partselect' 'tmp_11' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.87ns)   --->   "%Range1_all_zeros = icmp eq i5 %tmp_11, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'icmp' 'Range1_all_zeros' <Predicate = (and_ln512)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 21)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'bitselect' 'tmp_24' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%xor_ln777 = xor i1 %tmp_24, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'xor' 'xor_ln777' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'bitselect' 'tmp_25' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%or_ln777 = or i1 %tmp_25, %xor_ln777" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'or' 'or_ln777' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%deleted_zeros = and i1 %Range1_all_zeros, %or_ln777" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'and' 'deleted_zeros' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %deleted_zeros, i8 %p_Val2_2, i8 -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 254 'select' 'p_Val2_4' <Predicate = (and_ln512)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_4)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 255 'write' <Predicate = (and_ln512)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "br label %loop_width_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 256 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 257 'specregionend' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111]
right_border_buf_0_s   (alloca           ) [ 0011111]
right_border_buf_0_1   (alloca           ) [ 0011111]
right_border_buf_0_2   (alloca           ) [ 0011111]
right_border_buf_0_3   (alloca           ) [ 0011111]
right_border_buf_0_4   (alloca           ) [ 0011111]
right_border_buf_0_5   (alloca           ) [ 0011111]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
k_buf_0_val_3          (alloca           ) [ 0011111]
k_buf_0_val_4          (alloca           ) [ 0011111]
k_buf_0_val_5          (alloca           ) [ 0011111]
rbegin_i_i             (specregionbegin  ) [ 0000000]
rend_i_i_0             (specregionend    ) [ 0000000]
br_ln443               (br               ) [ 0111111]
t_V                    (phi              ) [ 0010000]
zext_ln443             (zext             ) [ 0000000]
icmp_ln443             (icmp             ) [ 0011111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
br_ln443               (br               ) [ 0000000]
specloopname_ln443     (specloopname     ) [ 0000000]
tmp_s                  (specregionbegin  ) [ 0001111]
icmp_ln887             (icmp             ) [ 0001110]
xor_ln457              (xor              ) [ 0001110]
tmp                    (partselect       ) [ 0000000]
icmp_ln899             (icmp             ) [ 0001110]
icmp_ln879             (icmp             ) [ 0001110]
icmp_ln879_1           (icmp             ) [ 0001110]
icmp_ln899_1           (icmp             ) [ 0001110]
trunc_ln506            (trunc            ) [ 0000000]
add_ln506              (add              ) [ 0000000]
tmp_5                  (bitselect        ) [ 0000000]
xor_ln118_2            (xor              ) [ 0000000]
icmp_ln118             (icmp             ) [ 0000000]
and_ln118_1            (and              ) [ 0000000]
tmp_6                  (bitselect        ) [ 0000000]
sub_ln142              (sub              ) [ 0000000]
select_ln139_1         (select           ) [ 0000000]
icmp_ln144_1           (icmp             ) [ 0000000]
trunc_ln147            (trunc            ) [ 0000000]
add_ln506_1            (add              ) [ 0000000]
tmp_7                  (bitselect        ) [ 0000000]
tmp_15                 (bitselect        ) [ 0000000]
trunc_ln142            (trunc            ) [ 0000000]
add_ln506_2            (add              ) [ 0000000]
tmp_16                 (bitselect        ) [ 0000000]
tmp_17                 (bitselect        ) [ 0000000]
trunc_ln142_1          (trunc            ) [ 0000000]
sub_ln507              (sub              ) [ 0000000]
select_ln507           (select           ) [ 0000000]
add_ln507              (add              ) [ 0000000]
select_ln507_1         (select           ) [ 0000000]
xor_ln493_1            (xor              ) [ 0001110]
xor_ln118_1            (xor              ) [ 0000000]
sub_ln118              (sub              ) [ 0000000]
trunc_ln118            (trunc            ) [ 0000000]
select_ln139_2         (select           ) [ 0000000]
select_ln118           (select           ) [ 0000000]
xor_ln493_2            (xor              ) [ 0001110]
add_ln118              (add              ) [ 0000000]
xor_ln118_3            (xor              ) [ 0000000]
trunc_ln118_1          (trunc            ) [ 0000000]
select_ln139_3         (select           ) [ 0000000]
select_ln118_1         (select           ) [ 0000000]
xor_ln493_3            (xor              ) [ 0001110]
br_ln444               (br               ) [ 0011111]
ret_ln1290             (ret              ) [ 0000000]
t_V_2                  (phi              ) [ 0001010]
zext_ln444             (zext             ) [ 0000000]
icmp_ln444             (icmp             ) [ 0011111]
j_V                    (add              ) [ 0011111]
tmp_18                 (partselect       ) [ 0000000]
icmp_ln891             (icmp             ) [ 0000000]
ImagLoc_x              (add              ) [ 0000000]
sext_ln451             (sext             ) [ 0000000]
tmp_19                 (bitselect        ) [ 0000000]
xor_ln118_4            (xor              ) [ 0000000]
icmp_ln118_1           (icmp             ) [ 0000000]
and_ln118              (and              ) [ 0011111]
tmp_20                 (bitselect        ) [ 0000000]
sub_ln142_1            (sub              ) [ 0000000]
select_ln139           (select           ) [ 0000000]
sext_ln139             (sext             ) [ 0000000]
sext_ln139_1           (sext             ) [ 0000000]
icmp_ln144             (icmp             ) [ 0000000]
sub_ln147              (sub              ) [ 0000000]
select_ln118_2         (select           ) [ 0000000]
zext_ln118             (zext             ) [ 0000000]
xor_ln118_5            (xor              ) [ 0000000]
or_ln118               (or               ) [ 0000000]
and_ln144              (and              ) [ 0000000]
x                      (select           ) [ 0000000]
sext_ln144             (sext             ) [ 0000000]
trunc_ln458            (trunc            ) [ 0001100]
or_ln457               (or               ) [ 0001100]
zext_ln835             (zext             ) [ 0000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001100]
br_ln465               (br               ) [ 0000000]
br_ln466               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
br_ln475               (br               ) [ 0000000]
and_ln512              (and              ) [ 0001110]
br_ln512               (br               ) [ 0000000]
right_border_buf_0_6   (load             ) [ 0000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000]
br_ln444               (br               ) [ 0000000]
right_border_buf_0_7   (load             ) [ 0000000]
right_border_buf_0_8   (load             ) [ 0000000]
right_border_buf_0_9   (load             ) [ 0000000]
right_border_buf_0_10  (load             ) [ 0000000]
right_border_buf_0_11  (load             ) [ 0000000]
specloopname_ln444     (specloopname     ) [ 0000000]
tmp_1                  (specregionbegin  ) [ 0000000]
specpipeline_ln448     (specpipeline     ) [ 0000000]
specloopname_ln450     (specloopname     ) [ 0000000]
k_buf_0_val_3_load     (load             ) [ 0000000]
xor_ln493              (xor              ) [ 0000000]
tmp_8                  (mux              ) [ 0000000]
col_buf_0_val_0_0      (select           ) [ 0000000]
k_buf_0_val_4_load     (load             ) [ 0000000]
tmp_9                  (mux              ) [ 0000000]
col_buf_0_val_1_0      (select           ) [ 0000000]
k_buf_0_val_5_load     (load             ) [ 0000000]
tmp_2                  (mux              ) [ 0000000]
col_buf_0_val_2_0      (select           ) [ 0000000]
tmp_27                 (read             ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
right_border_buf_0_12  (load             ) [ 0000000]
right_border_buf_0_13  (load             ) [ 0000000]
store_ln489            (store            ) [ 0000000]
store_ln489            (store            ) [ 0000000]
tmp_22                 (read             ) [ 0000000]
store_ln493            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
br_ln495               (br               ) [ 0000000]
tmp_3                  (mux              ) [ 0000000]
src_kernel_win_0_va_6  (select           ) [ 0001010]
tmp_4                  (mux              ) [ 0000000]
src_kernel_win_0_va_7  (select           ) [ 0000000]
tmp_10                 (mux              ) [ 0000000]
src_kernel_win_0_va_8  (select           ) [ 0000000]
src_kernel_win_0_va_9  (load             ) [ 0001010]
src_kernel_win_0_va_10 (load             ) [ 0000000]
src_kernel_win_0_va_11 (load             ) [ 0000000]
src_kernel_win_0_va_12 (load             ) [ 0000000]
src_kernel_win_0_va_13 (load             ) [ 0000000]
src_kernel_win_0_va_14 (load             ) [ 0000000]
zext_ln1118            (zext             ) [ 0000000]
shl_ln                 (bitconcatenate   ) [ 0000000]
zext_ln1118_1          (zext             ) [ 0000000]
shl_ln1118_1           (bitconcatenate   ) [ 0000000]
zext_ln1118_2          (zext             ) [ 0000000]
sub_ln1118             (sub              ) [ 0000000]
sext_ln1118            (sext             ) [ 0000000]
zext_ln703             (zext             ) [ 0000000]
zext_ln703_10          (zext             ) [ 0000000]
add_ln703              (add              ) [ 0000000]
zext_ln703_11          (zext             ) [ 0000000]
mul_ln703              (mul              ) [ 0000000]
zext_ln703_1           (zext             ) [ 0000000]
add_ln703_1            (add              ) [ 0000000]
zext_ln703_2           (zext             ) [ 0000000]
shl_ln1118_2           (bitconcatenate   ) [ 0000000]
zext_ln1118_3          (zext             ) [ 0000000]
shl_ln1118_3           (bitconcatenate   ) [ 0000000]
zext_ln1118_4          (zext             ) [ 0000000]
sub_ln1118_1           (sub              ) [ 0000000]
sext_ln1118_1          (sext             ) [ 0000000]
zext_ln703_3           (zext             ) [ 0000000]
zext_ln1118_5          (zext             ) [ 0000000]
mul_ln1118             (mul              ) [ 0000000]
shl_ln1118_4           (bitconcatenate   ) [ 0000000]
zext_ln1118_6          (zext             ) [ 0000000]
shl_ln1118_5           (bitconcatenate   ) [ 0000000]
zext_ln1118_7          (zext             ) [ 0000000]
sub_ln1118_2           (sub              ) [ 0000000]
sext_ln1118_2          (sext             ) [ 0000000]
zext_ln1118_8          (zext             ) [ 0000000]
zext_ln1118_9          (zext             ) [ 0000000]
mul_ln1118_1           (mul              ) [ 0000000]
zext_ln703_4           (zext             ) [ 0000000]
add_ln703_2            (add              ) [ 0000000]
add_ln703_3            (add              ) [ 0000000]
zext_ln703_5           (zext             ) [ 0000000]
add_ln703_4            (add              ) [ 0000000]
zext_ln703_6           (zext             ) [ 0000000]
add_ln703_5            (add              ) [ 0001010]
src_kernel_win_0_va_15 (load             ) [ 0000000]
src_kernel_win_0_va_16 (load             ) [ 0000000]
src_kernel_win_0_va_17 (load             ) [ 0000000]
empty                  (specregionend    ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
br_ln444               (br               ) [ 0011111]
zext_ln703_7           (zext             ) [ 0000000]
shl_ln1118_6           (bitconcatenate   ) [ 0000000]
zext_ln1118_10         (zext             ) [ 0000000]
shl_ln1118_7           (bitconcatenate   ) [ 0000000]
zext_ln1118_11         (zext             ) [ 0000000]
sub_ln1118_3           (sub              ) [ 0000000]
sext_ln1118_3          (sext             ) [ 0000000]
zext_ln1118_12         (zext             ) [ 0000000]
zext_ln1118_13         (zext             ) [ 0000000]
mul_ln1118_2           (mul              ) [ 0000000]
zext_ln703_8           (zext             ) [ 0000000]
add_ln703_6            (add              ) [ 0000000]
zext_ln703_9           (zext             ) [ 0000000]
p_Val2_s               (add              ) [ 0000000]
p_Val2_1               (partselect       ) [ 0000000]
tmp_23                 (bitselect        ) [ 0000000]
zext_ln415             (zext             ) [ 0000000]
p_Val2_2               (add              ) [ 0000000]
tmp_11                 (partselect       ) [ 0000000]
Range1_all_zeros       (icmp             ) [ 0000000]
tmp_24                 (bitselect        ) [ 0000000]
xor_ln777              (xor              ) [ 0000000]
tmp_25                 (bitselect        ) [ 0000000]
or_ln777               (or               ) [ 0000000]
deleted_zeros          (and              ) [ 0000000]
p_Val2_4               (select           ) [ 0000000]
write_ln515            (write            ) [ 0000000]
br_ln516               (br               ) [ 0000000]
empty_96               (specregionend    ) [ 0000000]
br_ln443               (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i8.i11"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_va_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_kernel_win_0_va_5_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="right_border_buf_0_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="right_border_buf_0_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_3_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_0_val_4_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_buf_0_val_5_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_27/4 tmp_22/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln515_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="k_buf_0_val_3_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="1"/>
<pin id="273" dir="0" index="4" bw="11" slack="0"/>
<pin id="274" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
<pin id="276" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="k_buf_0_val_4_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="1"/>
<pin id="268" dir="0" index="4" bw="11" slack="0"/>
<pin id="269" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
<pin id="271" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 store_ln472/4 store_ln489/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="k_buf_0_val_5_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="1"/>
<pin id="263" dir="0" index="4" bw="11" slack="0"/>
<pin id="264" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
<pin id="266" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 store_ln472/4 store_ln489/4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="t_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="1"/>
<pin id="282" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="t_V_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="t_V_2_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="1"/>
<pin id="293" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="t_V_2_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln443_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln443/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln443_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln887_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="xor_ln457_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="0" index="3" bw="5" slack="0"/>
<pin id="335" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln899_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln879_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln879_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln899_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln506_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln506_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="11" slack="0"/>
<pin id="371" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="12" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="xor_ln118_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_2/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln118_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="12" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="and_ln118_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="12" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln142_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln139_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="0"/>
<pin id="417" dir="0" index="2" bw="12" slack="0"/>
<pin id="418" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln144_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="12" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln147_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln506_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="11" slack="0"/>
<pin id="435" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="12" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_15_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="12" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln142_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln506_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="0"/>
<pin id="461" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_2/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_16_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_17_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="12" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln142_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln507_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln507_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="0" index="2" bw="2" slack="0"/>
<pin id="494" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln507_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln507_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="0" index="2" bw="2" slack="0"/>
<pin id="508" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507_1/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln493_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_1/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln118_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sub_ln118_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="0"/>
<pin id="527" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln118_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln139_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_2/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln118_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="0" index="2" bw="2" slack="0"/>
<pin id="546" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln493_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_2/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln118_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="xor_ln118_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_3/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="trunc_ln118_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="12" slack="0"/>
<pin id="570" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118_1/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln139_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="0" index="2" bw="2" slack="0"/>
<pin id="576" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_3/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln118_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="2" slack="0"/>
<pin id="583" dir="0" index="2" bw="2" slack="0"/>
<pin id="584" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="xor_ln493_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_3/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln444_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln444_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="11" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="j_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_18_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="11" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="0" index="3" bw="5" slack="0"/>
<pin id="615" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln891_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="ImagLoc_x_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="11" slack="0"/>
<pin id="629" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln451_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="12" slack="0"/>
<pin id="634" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln451/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_19_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="12" slack="0"/>
<pin id="639" dir="0" index="2" bw="5" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln118_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_4/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln118_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="0"/>
<pin id="652" dir="0" index="1" bw="12" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln118_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_20_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="12" slack="0"/>
<pin id="665" dir="0" index="2" bw="5" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sub_ln142_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="11" slack="0"/>
<pin id="673" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_1/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln139_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="12" slack="0"/>
<pin id="679" dir="0" index="2" bw="12" slack="0"/>
<pin id="680" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln139_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln139_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="0"/>
<pin id="690" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln144_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="0"/>
<pin id="694" dir="0" index="1" bw="12" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sub_ln147_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="13" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="0"/>
<pin id="701" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln118_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="0" index="2" bw="13" slack="0"/>
<pin id="708" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln118_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="13" slack="0"/>
<pin id="714" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="xor_ln118_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_5/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="or_ln118_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="and_ln144_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="x_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="12" slack="0"/>
<pin id="737" dir="0" index="2" bw="13" slack="0"/>
<pin id="738" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sext_ln144_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="14" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="trunc_ln458_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="14" slack="0"/>
<pin id="748" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln457_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="1"/>
<pin id="753" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln835_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="14" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="and_ln512_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="right_border_buf_0_6_load_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="3"/>
<pin id="769" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="right_border_buf_0_7_load_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="3"/>
<pin id="772" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="right_border_buf_0_8_load_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="3"/>
<pin id="775" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="right_border_buf_0_9_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="3"/>
<pin id="778" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="right_border_buf_0_10_load_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="3"/>
<pin id="781" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="right_border_buf_0_11_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="3"/>
<pin id="784" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="xor_ln493_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="2" slack="1"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_8_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="0" index="2" bw="8" slack="0"/>
<pin id="794" dir="0" index="3" bw="1" slack="0"/>
<pin id="795" dir="0" index="4" bw="2" slack="0"/>
<pin id="796" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="col_buf_0_val_0_0_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="0" index="1" bw="8" slack="0"/>
<pin id="805" dir="0" index="2" bw="8" slack="0"/>
<pin id="806" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_9_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="0" index="2" bw="8" slack="0"/>
<pin id="813" dir="0" index="3" bw="1" slack="0"/>
<pin id="814" dir="0" index="4" bw="2" slack="0"/>
<pin id="815" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="col_buf_0_val_1_0_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="0" index="2" bw="8" slack="0"/>
<pin id="825" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="0"/>
<pin id="831" dir="0" index="2" bw="8" slack="0"/>
<pin id="832" dir="0" index="3" bw="1" slack="0"/>
<pin id="833" dir="0" index="4" bw="2" slack="0"/>
<pin id="834" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="col_buf_0_val_2_0_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="0" index="2" bw="8" slack="0"/>
<pin id="844" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="847" class="1004" name="right_border_buf_0_12_load_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="3"/>
<pin id="849" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="right_border_buf_0_13_load_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="3"/>
<pin id="852" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/4 "/>
</bind>
</comp>

<comp id="853" class="1004" name="store_ln495_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="0" index="1" bw="8" slack="3"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="store_ln495_store_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="8" slack="3"/>
<pin id="861" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="store_ln495_store_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="3"/>
<pin id="866" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="store_ln495_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="3"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="873" class="1004" name="store_ln495_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="3"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="store_ln495_store_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="3"/>
<pin id="881" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="8" slack="0"/>
<pin id="887" dir="0" index="3" bw="8" slack="0"/>
<pin id="888" dir="0" index="4" bw="2" slack="2"/>
<pin id="889" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="src_kernel_win_0_va_6_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="2"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="0" index="2" bw="8" slack="0"/>
<pin id="898" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_4_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="0"/>
<pin id="904" dir="0" index="2" bw="8" slack="0"/>
<pin id="905" dir="0" index="3" bw="8" slack="0"/>
<pin id="906" dir="0" index="4" bw="2" slack="2"/>
<pin id="907" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="912" class="1004" name="src_kernel_win_0_va_7_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="2"/>
<pin id="914" dir="0" index="1" bw="8" slack="0"/>
<pin id="915" dir="0" index="2" bw="8" slack="0"/>
<pin id="916" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_10_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="0"/>
<pin id="922" dir="0" index="2" bw="8" slack="0"/>
<pin id="923" dir="0" index="3" bw="8" slack="0"/>
<pin id="924" dir="0" index="4" bw="2" slack="2"/>
<pin id="925" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="src_kernel_win_0_va_8_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="2"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="0" index="2" bw="8" slack="0"/>
<pin id="934" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="937" class="1004" name="src_kernel_win_0_va_9_load_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="3"/>
<pin id="939" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/4 "/>
</bind>
</comp>

<comp id="940" class="1004" name="src_kernel_win_0_va_10_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="3"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/4 "/>
</bind>
</comp>

<comp id="943" class="1004" name="src_kernel_win_0_va_11_load_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="3"/>
<pin id="945" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="946" class="1004" name="src_kernel_win_0_va_12_load_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="3"/>
<pin id="948" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/4 "/>
</bind>
</comp>

<comp id="949" class="1004" name="src_kernel_win_0_va_13_load_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="3"/>
<pin id="951" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/4 "/>
</bind>
</comp>

<comp id="952" class="1004" name="src_kernel_win_0_va_14_load_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="3"/>
<pin id="954" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/4 "/>
</bind>
</comp>

<comp id="955" class="1004" name="zext_ln1118_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/4 "/>
</bind>
</comp>

<comp id="959" class="1004" name="shl_ln_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="19" slack="0"/>
<pin id="961" dir="0" index="1" bw="8" slack="0"/>
<pin id="962" dir="0" index="2" bw="1" slack="0"/>
<pin id="963" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="zext_ln1118_1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="19" slack="0"/>
<pin id="969" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="971" class="1004" name="shl_ln1118_1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="10" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="0" index="2" bw="1" slack="0"/>
<pin id="975" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/4 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln1118_2_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="0"/>
<pin id="981" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sub_ln1118_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="19" slack="0"/>
<pin id="985" dir="0" index="1" bw="10" slack="0"/>
<pin id="986" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln1118_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="20" slack="0"/>
<pin id="991" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln703_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="20" slack="0"/>
<pin id="995" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/4 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln703_10_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_10/4 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln703_2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="25" slack="0"/>
<pin id="1003" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/4 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="shl_ln1118_2_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="19" slack="0"/>
<pin id="1006" dir="0" index="1" bw="8" slack="0"/>
<pin id="1007" dir="0" index="2" bw="1" slack="0"/>
<pin id="1008" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="zext_ln1118_3_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="19" slack="0"/>
<pin id="1014" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="shl_ln1118_3_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="0"/>
<pin id="1018" dir="0" index="1" bw="8" slack="0"/>
<pin id="1019" dir="0" index="2" bw="1" slack="0"/>
<pin id="1020" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/4 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln1118_4_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="0"/>
<pin id="1026" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="sub_ln1118_1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="19" slack="0"/>
<pin id="1030" dir="0" index="1" bw="10" slack="0"/>
<pin id="1031" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/4 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sext_ln1118_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="20" slack="0"/>
<pin id="1036" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="zext_ln703_3_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="20" slack="0"/>
<pin id="1040" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/4 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln1118_5_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/4 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="shl_ln1118_4_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="19" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="0"/>
<pin id="1049" dir="0" index="2" bw="1" slack="0"/>
<pin id="1050" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/4 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln1118_6_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="19" slack="0"/>
<pin id="1056" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/4 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="shl_ln1118_5_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="10" slack="0"/>
<pin id="1060" dir="0" index="1" bw="8" slack="0"/>
<pin id="1061" dir="0" index="2" bw="1" slack="0"/>
<pin id="1062" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/4 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln1118_7_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="10" slack="0"/>
<pin id="1068" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/4 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="sub_ln1118_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="19" slack="0"/>
<pin id="1072" dir="0" index="1" bw="10" slack="0"/>
<pin id="1073" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_2/4 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="sext_ln1118_2_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="20" slack="0"/>
<pin id="1078" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln1118_8_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="20" slack="0"/>
<pin id="1082" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/4 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="zext_ln1118_9_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_9/4 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="add_ln703_2_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="24" slack="0"/>
<pin id="1090" dir="0" index="1" bw="25" slack="0"/>
<pin id="1091" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln703_5_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="21" slack="0"/>
<pin id="1096" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_5/4 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln703_4_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="24" slack="0"/>
<pin id="1099" dir="0" index="1" bw="21" slack="0"/>
<pin id="1100" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/4 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln703_6_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="25" slack="0"/>
<pin id="1105" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_6/4 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="add_ln703_5_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="26" slack="0"/>
<pin id="1109" dir="0" index="1" bw="25" slack="0"/>
<pin id="1110" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/4 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="src_kernel_win_0_va_15_load_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="3"/>
<pin id="1115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/4 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="src_kernel_win_0_va_16_load_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="3"/>
<pin id="1118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/4 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="src_kernel_win_0_va_17_load_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="3"/>
<pin id="1121" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/4 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="store_ln444_store_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="0"/>
<pin id="1124" dir="0" index="1" bw="8" slack="3"/>
<pin id="1125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="store_ln444_store_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="0"/>
<pin id="1129" dir="0" index="1" bw="8" slack="3"/>
<pin id="1130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="store_ln444_store_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="0"/>
<pin id="1134" dir="0" index="1" bw="8" slack="3"/>
<pin id="1135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="store_ln444_store_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="0"/>
<pin id="1139" dir="0" index="1" bw="8" slack="3"/>
<pin id="1140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="store_ln444_store_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="0"/>
<pin id="1144" dir="0" index="1" bw="8" slack="3"/>
<pin id="1145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="store_ln444_store_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="0"/>
<pin id="1149" dir="0" index="1" bw="8" slack="3"/>
<pin id="1150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="zext_ln703_7_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="26" slack="1"/>
<pin id="1154" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_7/5 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="shl_ln1118_6_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="19" slack="0"/>
<pin id="1157" dir="0" index="1" bw="8" slack="1"/>
<pin id="1158" dir="0" index="2" bw="1" slack="0"/>
<pin id="1159" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="zext_ln1118_10_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="19" slack="0"/>
<pin id="1164" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_10/5 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="shl_ln1118_7_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="10" slack="0"/>
<pin id="1168" dir="0" index="1" bw="8" slack="1"/>
<pin id="1169" dir="0" index="2" bw="1" slack="0"/>
<pin id="1170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/5 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="zext_ln1118_11_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="10" slack="0"/>
<pin id="1175" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_11/5 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="sub_ln1118_3_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="19" slack="0"/>
<pin id="1179" dir="0" index="1" bw="10" slack="0"/>
<pin id="1180" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_3/5 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="sext_ln1118_3_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="20" slack="0"/>
<pin id="1185" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="zext_ln1118_12_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="20" slack="0"/>
<pin id="1189" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_12/5 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="zext_ln1118_13_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="1"/>
<pin id="1193" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_13/5 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="zext_ln703_9_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="25" slack="0"/>
<pin id="1196" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_9/5 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="p_Val2_s_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="26" slack="0"/>
<pin id="1199" dir="0" index="1" bw="25" slack="0"/>
<pin id="1200" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="p_Val2_1_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="0" index="1" bw="27" slack="0"/>
<pin id="1206" dir="0" index="2" bw="5" slack="0"/>
<pin id="1207" dir="0" index="3" bw="6" slack="0"/>
<pin id="1208" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_23_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="27" slack="0"/>
<pin id="1216" dir="0" index="2" bw="5" slack="0"/>
<pin id="1217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln415_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/5 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="p_Val2_2_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="8" slack="0"/>
<pin id="1228" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_11_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="5" slack="0"/>
<pin id="1233" dir="0" index="1" bw="27" slack="0"/>
<pin id="1234" dir="0" index="2" bw="6" slack="0"/>
<pin id="1235" dir="0" index="3" bw="6" slack="0"/>
<pin id="1236" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="Range1_all_zeros_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="5" slack="0"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/5 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="tmp_24_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="27" slack="0"/>
<pin id="1250" dir="0" index="2" bw="6" slack="0"/>
<pin id="1251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="xor_ln777_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="0"/>
<pin id="1257" dir="0" index="1" bw="1" slack="0"/>
<pin id="1258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln777/5 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="tmp_25_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="8" slack="0"/>
<pin id="1264" dir="0" index="2" bw="4" slack="0"/>
<pin id="1265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="or_ln777_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="0"/>
<pin id="1271" dir="0" index="1" bw="1" slack="0"/>
<pin id="1272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln777/5 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="deleted_zeros_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="0"/>
<pin id="1277" dir="0" index="1" bw="1" slack="0"/>
<pin id="1278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_zeros/5 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="p_Val2_4_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="8" slack="0"/>
<pin id="1284" dir="0" index="2" bw="1" slack="0"/>
<pin id="1285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="1290" class="1007" name="grp_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="0"/>
<pin id="1292" dir="0" index="1" bw="8" slack="0"/>
<pin id="1293" dir="0" index="2" bw="19" slack="0"/>
<pin id="1294" dir="0" index="3" bw="24" slack="0"/>
<pin id="1295" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln703/4 zext_ln703_11/4 mul_ln703/4 zext_ln703_1/4 add_ln703_1/4 "/>
</bind>
</comp>

<comp id="1301" class="1007" name="mul_ln1118_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="21" slack="0"/>
<pin id="1303" dir="0" index="1" bw="8" slack="0"/>
<pin id="1304" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="1307" class="1007" name="grp_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="19" slack="0"/>
<pin id="1309" dir="0" index="1" bw="8" slack="0"/>
<pin id="1310" dir="0" index="2" bw="21" slack="0"/>
<pin id="1311" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_1/4 zext_ln703_4/4 add_ln703_3/4 "/>
</bind>
</comp>

<comp id="1316" class="1007" name="grp_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="19" slack="0"/>
<pin id="1318" dir="0" index="1" bw="8" slack="0"/>
<pin id="1319" dir="0" index="2" bw="24" slack="0"/>
<pin id="1320" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_2/5 zext_ln703_8/5 add_ln703_6/5 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="src_kernel_win_0_va_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="3"/>
<pin id="1327" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1332" class="1005" name="src_kernel_win_0_va_1_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="3"/>
<pin id="1334" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="src_kernel_win_0_va_2_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="8" slack="3"/>
<pin id="1340" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="src_kernel_win_0_va_3_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="3"/>
<pin id="1347" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="src_kernel_win_0_va_4_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="3"/>
<pin id="1353" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="src_kernel_win_0_va_5_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="3"/>
<pin id="1360" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="right_border_buf_0_s_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="8" slack="3"/>
<pin id="1366" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1371" class="1005" name="right_border_buf_0_1_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="8" slack="3"/>
<pin id="1373" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="right_border_buf_0_2_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="3"/>
<pin id="1379" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="right_border_buf_0_3_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="3"/>
<pin id="1385" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="right_border_buf_0_4_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="8" slack="3"/>
<pin id="1392" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="right_border_buf_0_5_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="3"/>
<pin id="1398" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="icmp_ln443_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="1"/>
<pin id="1404" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="i_V_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="11" slack="0"/>
<pin id="1408" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1411" class="1005" name="icmp_ln887_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="1"/>
<pin id="1413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="xor_ln457_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="icmp_ln899_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="1"/>
<pin id="1422" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="icmp_ln879_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="1"/>
<pin id="1427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="icmp_ln879_1_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="1"/>
<pin id="1431" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="icmp_ln899_1_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="2"/>
<pin id="1435" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="xor_ln493_1_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="2" slack="2"/>
<pin id="1442" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln493_1 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="xor_ln493_2_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="2" slack="2"/>
<pin id="1447" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln493_2 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="xor_ln493_3_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="2" slack="2"/>
<pin id="1452" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln493_3 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="icmp_ln444_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="1"/>
<pin id="1457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="j_V_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="11" slack="0"/>
<pin id="1461" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1464" class="1005" name="and_ln118_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="1"/>
<pin id="1466" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="trunc_ln458_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="2" slack="1"/>
<pin id="1470" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln458 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="or_ln457_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="1" slack="1"/>
<pin id="1475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="k_buf_0_val_3_addr_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="11" slack="1"/>
<pin id="1482" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1486" class="1005" name="k_buf_0_val_4_addr_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="11" slack="1"/>
<pin id="1488" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1492" class="1005" name="k_buf_0_val_5_addr_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="11" slack="1"/>
<pin id="1494" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1498" class="1005" name="and_ln512_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="1" slack="1"/>
<pin id="1500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="src_kernel_win_0_va_6_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="8" slack="1"/>
<pin id="1504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="src_kernel_win_0_va_9_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="8" slack="1"/>
<pin id="1509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_9 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="add_ln703_5_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="26" slack="1"/>
<pin id="1515" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="116" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="152" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="214" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="272"><net_src comp="214" pin="2"/><net_sink comp="245" pin=4"/></net>

<net id="277"><net_src comp="214" pin="2"/><net_sink comp="233" pin=4"/></net>

<net id="278"><net_src comp="245" pin="3"/><net_sink comp="257" pin=4"/></net>

<net id="279"><net_src comp="233" pin="3"/><net_sink comp="245" pin=4"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="284" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="284" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="284" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="284" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="68" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="284" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="4" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="344"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="284" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="284" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="284" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="284" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="302" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="368" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="80" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="382" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="368" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="82" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="302" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="400" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="368" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="414" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="84" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="302" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="78" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="432" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="284" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="86" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="302" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="76" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="78" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="76" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="458" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="78" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="284" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="88" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="428" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="422" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="428" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="90" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="364" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="394" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="490" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="90" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="364" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="88" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="454" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="432" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="446" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="524" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="530" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="438" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="534" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="518" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="90" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="92" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="364" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="480" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="90" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="458" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="472" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="562" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="568" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="585"><net_src comp="464" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="572" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="556" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="90" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="295" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="295" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="94" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="295" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="58" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="68" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="295" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="4" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="70" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="624"><net_src comp="610" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="72" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="74" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="594" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="76" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="626" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="78" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="66" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="626" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="96" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="76" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="626" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="78" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="674"><net_src comp="82" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="594" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="662" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="626" pin="2"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="676" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="676" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="676" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="96" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="98" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="688" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="656" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="632" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="704" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="650" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="66" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="636" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="692" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="684" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="712" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="734" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="734" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="650" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="742" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="766"><net_src comp="620" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="789"><net_src comp="90" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="797"><net_src comp="112" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="770" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="773" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="800"><net_src comp="114" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="801"><net_src comp="785" pin="2"/><net_sink comp="790" pin=4"/></net>

<net id="807"><net_src comp="233" pin="3"/><net_sink comp="802" pin=1"/></net>

<net id="808"><net_src comp="790" pin="5"/><net_sink comp="802" pin=2"/></net>

<net id="816"><net_src comp="112" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="779" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="782" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="819"><net_src comp="114" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="820"><net_src comp="785" pin="2"/><net_sink comp="809" pin=4"/></net>

<net id="826"><net_src comp="245" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="827"><net_src comp="809" pin="5"/><net_sink comp="821" pin=2"/></net>

<net id="835"><net_src comp="112" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="767" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="776" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="838"><net_src comp="114" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="839"><net_src comp="785" pin="2"/><net_sink comp="828" pin=4"/></net>

<net id="845"><net_src comp="257" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="846"><net_src comp="828" pin="5"/><net_sink comp="840" pin=2"/></net>

<net id="857"><net_src comp="840" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="850" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="821" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="767" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="847" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="802" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="890"><net_src comp="112" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="802" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="821" pin="3"/><net_sink comp="883" pin=2"/></net>

<net id="893"><net_src comp="840" pin="3"/><net_sink comp="883" pin=3"/></net>

<net id="899"><net_src comp="883" pin="5"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="802" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="908"><net_src comp="112" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="802" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="821" pin="3"/><net_sink comp="901" pin=2"/></net>

<net id="911"><net_src comp="840" pin="3"/><net_sink comp="901" pin=3"/></net>

<net id="917"><net_src comp="901" pin="5"/><net_sink comp="912" pin=1"/></net>

<net id="918"><net_src comp="821" pin="3"/><net_sink comp="912" pin=2"/></net>

<net id="926"><net_src comp="112" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="802" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="821" pin="3"/><net_sink comp="919" pin=2"/></net>

<net id="929"><net_src comp="840" pin="3"/><net_sink comp="919" pin=3"/></net>

<net id="935"><net_src comp="919" pin="5"/><net_sink comp="930" pin=1"/></net>

<net id="936"><net_src comp="840" pin="3"/><net_sink comp="930" pin=2"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="118" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="949" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="48" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="970"><net_src comp="959" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="976"><net_src comp="120" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="949" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="122" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="982"><net_src comp="971" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="967" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="989" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="930" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1009"><net_src comp="118" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="946" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="48" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1015"><net_src comp="1004" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1021"><net_src comp="120" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="946" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="122" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1027"><net_src comp="1016" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1032"><net_src comp="1012" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1024" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1037"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="943" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="118" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="912" pin="3"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="48" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1057"><net_src comp="1046" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1063"><net_src comp="120" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="912" pin="3"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="122" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1069"><net_src comp="1058" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1074"><net_src comp="1054" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="1076" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="940" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="1038" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1001" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1101"><net_src comp="1080" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1094" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1111"><net_src comp="1088" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1103" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1126"><net_src comp="1119" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1131"><net_src comp="930" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1136"><net_src comp="1116" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1141"><net_src comp="912" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1146"><net_src comp="1113" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1151"><net_src comp="894" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1160"><net_src comp="118" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="48" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1165"><net_src comp="1155" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1171"><net_src comp="120" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="122" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1176"><net_src comp="1166" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1181"><net_src comp="1162" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1173" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1186"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1190"><net_src comp="1183" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1201"><net_src comp="1152" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1194" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1209"><net_src comp="128" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1211"><net_src comp="130" pin="0"/><net_sink comp="1203" pin=2"/></net>

<net id="1212"><net_src comp="132" pin="0"/><net_sink comp="1203" pin=3"/></net>

<net id="1218"><net_src comp="134" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="1197" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="136" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1224"><net_src comp="1213" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1203" pin="4"/><net_sink comp="1225" pin=1"/></net>

<net id="1237"><net_src comp="138" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="1197" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1239"><net_src comp="140" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1240"><net_src comp="142" pin="0"/><net_sink comp="1231" pin=3"/></net>

<net id="1245"><net_src comp="1231" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="144" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1252"><net_src comp="134" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="1197" pin="2"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="132" pin="0"/><net_sink comp="1247" pin=2"/></net>

<net id="1259"><net_src comp="1247" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="66" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1266"><net_src comp="146" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="1225" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="148" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1273"><net_src comp="1261" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="1255" pin="2"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="1241" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="1269" pin="2"/><net_sink comp="1275" pin=1"/></net>

<net id="1286"><net_src comp="1275" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1287"><net_src comp="1225" pin="2"/><net_sink comp="1281" pin=1"/></net>

<net id="1288"><net_src comp="150" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1289"><net_src comp="1281" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="1296"><net_src comp="997" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="955" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1298"><net_src comp="124" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1299"><net_src comp="993" pin="1"/><net_sink comp="1290" pin=3"/></net>

<net id="1300"><net_src comp="1290" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1305"><net_src comp="126" pin="0"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="1042" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1312"><net_src comp="124" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="1084" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1314"><net_src comp="1301" pin="2"/><net_sink comp="1307" pin=2"/></net>

<net id="1315"><net_src comp="1307" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1321"><net_src comp="124" pin="0"/><net_sink comp="1316" pin=0"/></net>

<net id="1322"><net_src comp="1191" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1323"><net_src comp="1187" pin="1"/><net_sink comp="1316" pin=2"/></net>

<net id="1324"><net_src comp="1316" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1328"><net_src comp="154" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1335"><net_src comp="158" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1341"><net_src comp="162" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1344"><net_src comp="1338" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1348"><net_src comp="166" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1354"><net_src comp="170" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1357"><net_src comp="1351" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1361"><net_src comp="174" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1367"><net_src comp="178" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1370"><net_src comp="1364" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1374"><net_src comp="182" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1380"><net_src comp="186" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1386"><net_src comp="190" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1389"><net_src comp="1383" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1393"><net_src comp="194" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1399"><net_src comp="198" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1405"><net_src comp="306" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1409"><net_src comp="312" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1414"><net_src comp="318" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1418"><net_src comp="324" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1423"><net_src comp="340" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1428"><net_src comp="346" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1432"><net_src comp="352" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1436"><net_src comp="358" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1439"><net_src comp="1433" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1443"><net_src comp="512" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="883" pin=4"/></net>

<net id="1448"><net_src comp="550" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="901" pin=4"/></net>

<net id="1453"><net_src comp="588" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="919" pin=4"/></net>

<net id="1458"><net_src comp="598" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1462"><net_src comp="604" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1467"><net_src comp="656" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1471"><net_src comp="746" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1476"><net_src comp="750" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1479"><net_src comp="1473" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1483"><net_src comp="227" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1489"><net_src comp="239" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1491"><net_src comp="1486" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1495"><net_src comp="251" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1497"><net_src comp="1492" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1501"><net_src comp="762" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1505"><net_src comp="894" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1510"><net_src comp="937" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1512"><net_src comp="1507" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1516"><net_src comp="1107" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1152" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: Filter2D.1 : p_src_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		zext_ln443 : 1
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506 : 1
		add_ln506 : 2
		tmp_5 : 3
		xor_ln118_2 : 4
		icmp_ln118 : 3
		and_ln118_1 : 4
		tmp_6 : 3
		sub_ln142 : 2
		select_ln139_1 : 4
		icmp_ln144_1 : 5
		trunc_ln147 : 5
		add_ln506_1 : 2
		tmp_7 : 3
		tmp_15 : 3
		trunc_ln142 : 1
		add_ln506_2 : 2
		tmp_16 : 3
		tmp_17 : 3
		trunc_ln142_1 : 1
		sub_ln507 : 6
		select_ln507 : 7
		add_ln507 : 2
		select_ln507_1 : 8
		xor_ln493_1 : 9
		xor_ln118_1 : 2
		sub_ln118 : 2
		trunc_ln118 : 3
		select_ln139_2 : 4
		select_ln118 : 5
		xor_ln493_2 : 6
		add_ln118 : 2
		xor_ln118_3 : 2
		trunc_ln118_1 : 3
		select_ln139_3 : 4
		select_ln118_1 : 5
		xor_ln493_3 : 6
	State 3
		zext_ln444 : 1
		icmp_ln444 : 1
		j_V : 1
		tmp_18 : 1
		icmp_ln891 : 2
		ImagLoc_x : 2
		sext_ln451 : 3
		tmp_19 : 3
		xor_ln118_4 : 4
		icmp_ln118_1 : 3
		and_ln118 : 4
		tmp_20 : 3
		sub_ln142_1 : 2
		select_ln139 : 4
		sext_ln139 : 5
		sext_ln139_1 : 5
		icmp_ln144 : 5
		sub_ln147 : 6
		select_ln118_2 : 7
		zext_ln118 : 8
		xor_ln118_5 : 4
		or_ln118 : 4
		and_ln144 : 6
		x : 9
		sext_ln144 : 10
		trunc_ln458 : 10
		or_ln457 : 4
		zext_ln835 : 11
		k_buf_0_val_3_addr : 12
		k_buf_0_val_3_load : 13
		k_buf_0_val_4_addr : 12
		k_buf_0_val_4_load : 13
		k_buf_0_val_5_addr : 12
		k_buf_0_val_5_load : 13
		br_ln465 : 4
		and_ln512 : 3
		br_ln512 : 3
	State 4
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 2
		store_ln495 : 1
		store_ln495 : 2
		store_ln495 : 1
		store_ln495 : 1
		store_ln495 : 2
		tmp_3 : 2
		src_kernel_win_0_va_6 : 3
		tmp_4 : 2
		src_kernel_win_0_va_7 : 3
		tmp_10 : 2
		src_kernel_win_0_va_8 : 3
		zext_ln1118 : 1
		shl_ln : 1
		zext_ln1118_1 : 2
		shl_ln1118_1 : 1
		zext_ln1118_2 : 2
		sub_ln1118 : 3
		sext_ln1118 : 4
		zext_ln703 : 5
		zext_ln703_10 : 4
		add_ln703 : 5
		zext_ln703_11 : 6
		mul_ln703 : 7
		zext_ln703_1 : 8
		add_ln703_1 : 9
		zext_ln703_2 : 10
		shl_ln1118_2 : 1
		zext_ln1118_3 : 2
		shl_ln1118_3 : 1
		zext_ln1118_4 : 2
		sub_ln1118_1 : 3
		sext_ln1118_1 : 4
		zext_ln703_3 : 5
		zext_ln1118_5 : 1
		mul_ln1118 : 2
		shl_ln1118_4 : 4
		zext_ln1118_6 : 5
		shl_ln1118_5 : 4
		zext_ln1118_7 : 5
		sub_ln1118_2 : 6
		sext_ln1118_2 : 7
		zext_ln1118_8 : 8
		zext_ln1118_9 : 1
		mul_ln1118_1 : 2
		zext_ln703_4 : 3
		add_ln703_2 : 11
		add_ln703_3 : 4
		zext_ln703_5 : 5
		add_ln703_4 : 9
		zext_ln703_6 : 10
		add_ln703_5 : 12
		empty : 1
		store_ln444 : 1
		store_ln444 : 4
		store_ln444 : 1
		store_ln444 : 4
		store_ln444 : 1
		store_ln444 : 4
	State 5
		zext_ln1118_10 : 1
		zext_ln1118_11 : 1
		sub_ln1118_3 : 2
		sext_ln1118_3 : 3
		zext_ln1118_12 : 4
		mul_ln1118_2 : 1
		zext_ln703_8 : 2
		add_ln703_6 : 5
		zext_ln703_9 : 6
		p_Val2_s : 7
		p_Val2_1 : 8
		tmp_23 : 8
		zext_ln415 : 9
		p_Val2_2 : 10
		tmp_11 : 8
		Range1_all_zeros : 9
		tmp_24 : 8
		xor_ln777 : 9
		tmp_25 : 11
		or_ln777 : 12
		deleted_zeros : 12
		p_Val2_4 : 12
		write_ln515 : 13
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          i_V_fu_312          |    0    |    0    |    18   |
|          |       add_ln506_fu_368       |    0    |    0    |    18   |
|          |      add_ln506_1_fu_432      |    0    |    0    |    18   |
|          |      add_ln506_2_fu_458      |    0    |    0    |    18   |
|          |       add_ln507_fu_498       |    0    |    0    |    9    |
|          |       add_ln118_fu_556       |    0    |    0    |    9    |
|    add   |          j_V_fu_604          |    0    |    0    |    18   |
|          |       ImagLoc_x_fu_626       |    0    |    0    |    18   |
|          |      add_ln703_2_fu_1088     |    0    |    0    |    26   |
|          |      add_ln703_4_fu_1097     |    0    |    0    |    31   |
|          |      add_ln703_5_fu_1107     |    0    |    0    |    26   |
|          |       p_Val2_s_fu_1197       |    0    |    0    |    33   |
|          |       p_Val2_2_fu_1225       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       sub_ln142_fu_408       |    0    |    0    |    18   |
|          |       sub_ln507_fu_484       |    0    |    0    |    9    |
|          |       sub_ln118_fu_524       |    0    |    0    |    9    |
|          |      sub_ln142_1_fu_670      |    0    |    0    |    18   |
|    sub   |       sub_ln147_fu_698       |    0    |    0    |    20   |
|          |       sub_ln1118_fu_983      |    0    |    0    |    26   |
|          |     sub_ln1118_1_fu_1028     |    0    |    0    |    26   |
|          |     sub_ln1118_2_fu_1070     |    0    |    0    |    26   |
|          |     sub_ln1118_3_fu_1177     |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln443_fu_306      |    0    |    0    |    13   |
|          |       icmp_ln887_fu_318      |    0    |    0    |    13   |
|          |       icmp_ln899_fu_340      |    0    |    0    |    13   |
|          |       icmp_ln879_fu_346      |    0    |    0    |    13   |
|          |      icmp_ln879_1_fu_352     |    0    |    0    |    13   |
|          |      icmp_ln899_1_fu_358     |    0    |    0    |    13   |
|   icmp   |       icmp_ln118_fu_388      |    0    |    0    |    13   |
|          |      icmp_ln144_1_fu_422     |    0    |    0    |    13   |
|          |       icmp_ln444_fu_598      |    0    |    0    |    13   |
|          |       icmp_ln891_fu_620      |    0    |    0    |    13   |
|          |      icmp_ln118_1_fu_650     |    0    |    0    |    13   |
|          |       icmp_ln144_fu_692      |    0    |    0    |    13   |
|          |   Range1_all_zeros_fu_1241   |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln139_1_fu_414    |    0    |    0    |    12   |
|          |      select_ln507_fu_490     |    0    |    0    |    2    |
|          |     select_ln507_1_fu_504    |    0    |    0    |    2    |
|          |     select_ln139_2_fu_534    |    0    |    0    |    2    |
|          |      select_ln118_fu_542     |    0    |    0    |    2    |
|          |     select_ln139_3_fu_572    |    0    |    0    |    2    |
|          |     select_ln118_1_fu_580    |    0    |    0    |    2    |
|          |      select_ln139_fu_676     |    0    |    0    |    12   |
|  select  |     select_ln118_2_fu_704    |    0    |    0    |    13   |
|          |           x_fu_734           |    0    |    0    |    13   |
|          |   col_buf_0_val_0_0_fu_802   |    0    |    0    |    8    |
|          |   col_buf_0_val_1_0_fu_821   |    0    |    0    |    8    |
|          |   col_buf_0_val_2_0_fu_840   |    0    |    0    |    8    |
|          | src_kernel_win_0_va_6_fu_894 |    0    |    0    |    8    |
|          | src_kernel_win_0_va_7_fu_912 |    0    |    0    |    8    |
|          | src_kernel_win_0_va_8_fu_930 |    0    |    0    |    8    |
|          |       p_Val2_4_fu_1281       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_790         |    0    |    0    |    15   |
|          |         tmp_9_fu_809         |    0    |    0    |    15   |
|    mux   |         tmp_2_fu_828         |    0    |    0    |    15   |
|          |         tmp_3_fu_883         |    0    |    0    |    15   |
|          |         tmp_4_fu_901         |    0    |    0    |    15   |
|          |         tmp_10_fu_919        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln457_fu_324       |    0    |    0    |    2    |
|          |      xor_ln118_2_fu_382      |    0    |    0    |    2    |
|          |      xor_ln493_1_fu_512      |    0    |    0    |    2    |
|          |      xor_ln118_1_fu_518      |    0    |    0    |    2    |
|          |      xor_ln493_2_fu_550      |    0    |    0    |    2    |
|    xor   |      xor_ln118_3_fu_562      |    0    |    0    |    2    |
|          |      xor_ln493_3_fu_588      |    0    |    0    |    2    |
|          |      xor_ln118_4_fu_644      |    0    |    0    |    2    |
|          |      xor_ln118_5_fu_716      |    0    |    0    |    2    |
|          |       xor_ln493_fu_785       |    0    |    0    |    2    |
|          |       xor_ln777_fu_1255      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      and_ln118_1_fu_394      |    0    |    0    |    2    |
|          |       and_ln118_fu_656       |    0    |    0    |    2    |
|    and   |       and_ln144_fu_728       |    0    |    0    |    2    |
|          |       and_ln512_fu_762       |    0    |    0    |    2    |
|          |     deleted_zeros_fu_1275    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln118_fu_722       |    0    |    0    |    2    |
|    or    |        or_ln457_fu_750       |    0    |    0    |    2    |
|          |       or_ln777_fu_1269       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1307         |    1    |    0    |    0    |
|          |          grp_fu_1316         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1290         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    mul   |      mul_ln1118_fu_1301      |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_214       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln515_write_fu_220   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln443_fu_302      |    0    |    0    |    0    |
|          |       zext_ln444_fu_594      |    0    |    0    |    0    |
|          |       zext_ln118_fu_712      |    0    |    0    |    0    |
|          |       zext_ln835_fu_755      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_955      |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_967     |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_979     |    0    |    0    |    0    |
|          |       zext_ln703_fu_993      |    0    |    0    |    0    |
|          |     zext_ln703_10_fu_997     |    0    |    0    |    0    |
|          |     zext_ln703_2_fu_1001     |    0    |    0    |    0    |
|          |     zext_ln1118_3_fu_1012    |    0    |    0    |    0    |
|          |     zext_ln1118_4_fu_1024    |    0    |    0    |    0    |
|          |     zext_ln703_3_fu_1038     |    0    |    0    |    0    |
|   zext   |     zext_ln1118_5_fu_1042    |    0    |    0    |    0    |
|          |     zext_ln1118_6_fu_1054    |    0    |    0    |    0    |
|          |     zext_ln1118_7_fu_1066    |    0    |    0    |    0    |
|          |     zext_ln1118_8_fu_1080    |    0    |    0    |    0    |
|          |     zext_ln1118_9_fu_1084    |    0    |    0    |    0    |
|          |     zext_ln703_5_fu_1094     |    0    |    0    |    0    |
|          |     zext_ln703_6_fu_1103     |    0    |    0    |    0    |
|          |     zext_ln703_7_fu_1152     |    0    |    0    |    0    |
|          |    zext_ln1118_10_fu_1162    |    0    |    0    |    0    |
|          |    zext_ln1118_11_fu_1173    |    0    |    0    |    0    |
|          |    zext_ln1118_12_fu_1187    |    0    |    0    |    0    |
|          |    zext_ln1118_13_fu_1191    |    0    |    0    |    0    |
|          |     zext_ln703_9_fu_1194     |    0    |    0    |    0    |
|          |      zext_ln415_fu_1221      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_330          |    0    |    0    |    0    |
|partselect|         tmp_18_fu_610        |    0    |    0    |    0    |
|          |       p_Val2_1_fu_1203       |    0    |    0    |    0    |
|          |        tmp_11_fu_1231        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln506_fu_364      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_428      |    0    |    0    |    0    |
|          |      trunc_ln142_fu_454      |    0    |    0    |    0    |
|   trunc  |     trunc_ln142_1_fu_480     |    0    |    0    |    0    |
|          |      trunc_ln118_fu_530      |    0    |    0    |    0    |
|          |     trunc_ln118_1_fu_568     |    0    |    0    |    0    |
|          |      trunc_ln458_fu_746      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_374         |    0    |    0    |    0    |
|          |         tmp_6_fu_400         |    0    |    0    |    0    |
|          |         tmp_7_fu_438         |    0    |    0    |    0    |
|          |         tmp_15_fu_446        |    0    |    0    |    0    |
|          |         tmp_16_fu_464        |    0    |    0    |    0    |
| bitselect|         tmp_17_fu_472        |    0    |    0    |    0    |
|          |         tmp_19_fu_636        |    0    |    0    |    0    |
|          |         tmp_20_fu_662        |    0    |    0    |    0    |
|          |        tmp_23_fu_1213        |    0    |    0    |    0    |
|          |        tmp_24_fu_1247        |    0    |    0    |    0    |
|          |        tmp_25_fu_1261        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln451_fu_632      |    0    |    0    |    0    |
|          |       sext_ln139_fu_684      |    0    |    0    |    0    |
|          |      sext_ln139_1_fu_688     |    0    |    0    |    0    |
|   sext   |       sext_ln144_fu_742      |    0    |    0    |    0    |
|          |      sext_ln1118_fu_989      |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_1034    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_1076    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_1183    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_959        |    0    |    0    |    0    |
|          |      shl_ln1118_1_fu_971     |    0    |    0    |    0    |
|          |     shl_ln1118_2_fu_1004     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln1118_3_fu_1016     |    0    |    0    |    0    |
|          |     shl_ln1118_4_fu_1046     |    0    |    0    |    0    |
|          |     shl_ln1118_5_fu_1058     |    0    |    0    |    0    |
|          |     shl_ln1118_6_fu_1155     |    0    |    0    |    0    |
|          |     shl_ln1118_7_fu_1166     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   848   |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln703_5_reg_1513     |   26   |
|      and_ln118_reg_1464      |    1   |
|      and_ln512_reg_1498      |    1   |
|         i_V_reg_1406         |   11   |
|      icmp_ln443_reg_1402     |    1   |
|      icmp_ln444_reg_1455     |    1   |
|     icmp_ln879_1_reg_1429    |    1   |
|      icmp_ln879_reg_1425     |    1   |
|      icmp_ln887_reg_1411     |    1   |
|     icmp_ln899_1_reg_1433    |    1   |
|      icmp_ln899_reg_1420     |    1   |
|         j_V_reg_1459         |   11   |
|  k_buf_0_val_3_addr_reg_1480 |   11   |
|  k_buf_0_val_4_addr_reg_1486 |   11   |
|  k_buf_0_val_5_addr_reg_1492 |   11   |
|       or_ln457_reg_1473      |    1   |
| right_border_buf_0_1_reg_1371|    8   |
| right_border_buf_0_2_reg_1377|    8   |
| right_border_buf_0_3_reg_1383|    8   |
| right_border_buf_0_4_reg_1390|    8   |
| right_border_buf_0_5_reg_1396|    8   |
| right_border_buf_0_s_reg_1364|    8   |
|src_kernel_win_0_va_1_reg_1332|    8   |
|src_kernel_win_0_va_2_reg_1338|    8   |
|src_kernel_win_0_va_3_reg_1345|    8   |
|src_kernel_win_0_va_4_reg_1351|    8   |
|src_kernel_win_0_va_5_reg_1358|    8   |
|src_kernel_win_0_va_6_reg_1502|    8   |
|src_kernel_win_0_va_9_reg_1507|    8   |
| src_kernel_win_0_va_reg_1325 |    8   |
|         t_V_2_reg_291        |   11   |
|          t_V_reg_280         |   11   |
|     trunc_ln458_reg_1468     |    2   |
|      xor_ln457_reg_1415      |    1   |
|     xor_ln493_1_reg_1440     |    2   |
|     xor_ln493_2_reg_1445     |    2   |
|     xor_ln493_3_reg_1450     |    2   |
+------------------------------+--------+
|             Total            |   234  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_233 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_245 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_245 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||  3.775  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   848  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   234  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |    3   |   234  |   893  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
