{"version":"1.1.0","info":[["/home/imman/ECE132/special_project/verilog/test_env/acc/i8_acc.v",[[[[[["i8_acc",[[1,0],[6,2]],[[1,7],[1,13]],[],["module"]],[15,0]],[[["A",[[2,4],[2,24]],[[2,23],[2,24]],["i8_acc"],["port","signed"]],["B",[[3,4],[3,24]],[[3,23],[3,24]],["i8_acc"],["port","signed"]],["C",[[4,4],[4,24]],[[4,23],[4,24]],["i8_acc"],["port","signed"]],["S",[[5,4],[5,26]],[[5,25],[5,26]],["i8_acc"],["port","signed"]],["A_ext",[[8,0],[8,41]],[[8,19],[8,24]],["i8_acc"],["variable","signed"]],["B_ext",[[9,0],[9,41]],[[9,19],[9,24]],["i8_acc"],["variable","signed"]],["C_ext",[[10,0],[10,41]],[[10,19],[10,24]],["i8_acc"],["variable","signed"]]]]]]],null,0]]]}