gXMLBuffer="<?xml version=\"1.0\" encoding=\"UTF-8\"?><ck><di ky=\"35\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Replication/Replication.htm|Replication\" ct=\"    7 Implementation Considerations The following sections provide guidance and comments on frequent ...\" bc=\"Integration Guide\"/><di ky=\"36\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Replication/Timing_Constraints.htm|Timing Constraints\" ct=\"    7.1 Timing Constraints Implementation timing requirements and characteristics for a block are pr ...\" bc=\"Integration Guide &gt; Implementation Considerations\"/><di ky=\"37\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Simulation/Example_Testbench_Files.htm|Example Testbench Files\" ct=\"    5.1 Example Testbench Files The example testbench files are generated into the  &lt;output_dir&gt;/tb/ ...\" bc=\"Integration Guide &gt; RTL Simulation Flows\"/><di ky=\"38\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Simulation/Example_Testbench_Set-up.htm|Example Testbench Set-up\" ct=\"    5.2 Example Testbench Set-up Synopsys (vcs) To run the example testbench: 1.   Set  $VCS_HOME  t ...\" bc=\"Integration Guide &gt; RTL Simulation Flows\"/><di ky=\"39\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Simulation/Individual_Test_Descriptions.htm|Individual Test Descriptions\" ct=\"    5.5 Individual Test Descriptions Example testbench include the following tests: ncore_sys_test T ...\" bc=\"Integration Guide &gt; RTL Simulation Flows\"/><di ky=\"40\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Simulation/Model_Structure.htm|Model Structure\" ct=\"    5.4 Model Structure The UVM testbench for coherency consists of two parts: a Verilog part and a  ...\" bc=\"Integration Guide &gt; RTL Simulation Flows\"/><di ky=\"41\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Simulation/Simulation.htm|Simulation\" ct=\"    5 RTL Simulation Flows With every RTL export, an example testbench is generated for simulation i ...\" bc=\"Integration Guide\"/><di ky=\"42\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Simulation/Test_Output.htm|Test Output\" ct=\"    5.6 Test Output In the  &lt;output_dir&gt;/tb/&lt;SIM_TOOL_dir&gt;/run/&lt;test_name&gt;  folder, each test output ...\" bc=\"Integration Guide &gt; RTL Simulation Flows\"/><di ky=\"43\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Simulation/Using_the_Example_Testbench.htm|Using the Example Testbench\" ct=\"    5.3 Using the Example Testbench The example testbench environment includes a set of tests to tes ...\" bc=\"Integration Guide &gt; RTL Simulation Flows\"/><di ky=\"44\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Appendix/Appendix.htm|Appendix\" ct=\"    A Appendix   ...\" bc=\"Reference Guide\"/><di ky=\"45\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Appendix/PCIe_Producer_consumer_example_scenario.htm|PCIe Producer consumer example scenario\" ct=\"    A.2  PCIe Producer consumer example scenario A simple PCIe producer-consumer scenario is describ ...\" bc=\"Reference Guide &gt; Appendix\"/><di ky=\"46\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Appendix/System_Address_Map.htm|System Address Map\" ct=\"    A.1 System Address Map This section describes an example setup for Ncore address space. Before p ...\" bc=\"Reference Guide &gt; Appendix\"/><di ky=\"47\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Intro/Intro.htm|Intro\" ct=\"    1 Ncore 3 Introduction    ...\" bc=\"Reference Guide\"/><di ky=\"48\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Intro/System_Overview.htm|System Overview\" ct=\"    1.2 System Overview A system based on the Ncore interconnect consists of a set of master agents  ...\" bc=\"Reference Guide &gt; Ncore 3 Introduction\"/><di ky=\"49\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Intro/Terminology.htm|Terminology\" ct=\"    1.1 Terminology The following terms have a specific meaning in this document. Table 1. Terms and ...\" bc=\"Reference Guide &gt; Ncore 3 Introduction\"/><di ky=\"50\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Protocols_and_Interfaces/Cache_Coherency_Protocol.htm|Cache Coherency Protocol\" ct=\"    2.1  Cache Coherency Protocol Ncore components communicate and enforce cache coherence via the A ...\" bc=\"Reference Guide &gt; Ncore 3 Protocol\"/><di ky=\"51\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Protocols_and_Interfaces/Protocols_and_Interfaces.htm|Protocols and Interfaces\" ct=\"    2 Ncore 3 Protocol   ...\" bc=\"Reference Guide\"/><di ky=\"52\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Protocols_and_Interfaces/Supported_Protocols.htm|Supported Protocols\" ct=\"    2.2 Supported Protocols Ncore supports the following AMBA protocols: •  CHI •  CHI-B •  CHI-E •  ...\" bc=\"Reference Guide &gt; Ncore 3 Protocol\"/><di ky=\"53\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Resiliency/Functional_Safety_Elements_Description.htm|Functional Safety Elements Description\" ct=\"    4.2 Functional Safety Elements Description Ncore is automatically configured selecting one of th ...\" bc=\"Reference Guide &gt; Resiliency\"/><di ky=\"54\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Resiliency/Functional_Safety_Overview.htm|Functional Safety Overview\" ct=\"    4.1 Functional Safety Overview Resiliency is a feature that enables Functional Safety, fault tol ...\" bc=\"Reference Guide &gt; Resiliency\"/><di ky=\"55\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/Resiliency/Resiliency.htm|Resiliency\" ct=\"    4 Resiliency   ...\" bc=\"Reference Guide\"/><di ky=\"56\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/SysSoftwareGuide/Q_channel_clock_gating_sequence.htm|Q channel clock gating sequence\" ct=\"    5.2  Q  channel clock gating sequence  The Q channel clock gating sequence is as follows: 1.   S ...\" bc=\"Reference Guide &gt; System Software Guidelines\"/><di ky=\"57\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/SysSoftwareGuide/Reset_and_Initialization.htm|Reset and Initialization\" ct=\"    5.1  Reset and Initialization Before processing any requests, each Ncore component must be trans ...\" bc=\"Reference Guide &gt; System Software Guidelines\"/><di ky=\"58\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/SysSoftwareGuide/SysSoftwareGuide.htm|SysSoftwareGuide\" ct=\"    5 System Software Guidelines The following sections discuss the various requirements for system  ...\" bc=\"Reference Guide\"/><di ky=\"59\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Addressing_and_Memory_Regions.htm|Addressing and Memory Regions\" ct=\"    3.2  Addressing and Memory Regions Ncore address map is categorized into three main spaces: •  N ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"60\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Caches.htm|Caches\" ct=\"    3.4 Caches An Ncore system can be configured with two different types of caches: 1.   Proxy cach ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"61\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Credits_and_Resources.htm|Credits and Resources\" ct=\"    3.5 Credits and Resources To alleviate congestion and manage resources in CDTI, credit counters  ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"62\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Debug_and_Trace.htm|Debug and Trace\" ct=\"    3.10 Debug and Trace Ncore implements a debug and trace capability which adds three blocks, Trac ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"63\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Error_Management.htm|Error Management\" ct=\"    3.9 Error Management In Ncore, an error is defined to be a deviation from correct or expected sy ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"64\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/NCAIUs.htm|NCAIUs\" ct=\"    3.3 NCAIUs A non-coherent agent interface unit (NCAIU) can be configured to serve in many differ ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"65\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Performance_Counters.htm|Performance Counters\" ct=\"    3.11 Performance Counters Each Ncore component can be configured to implement performance counte ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"66\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Power_Management.htm|Power Management\" ct=\"    3.7 Power Management Ncore power management capabilities include two levels of clock gating and  ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"67\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Snoop_Filters.htm|Snoop Filters\" ct=\"    3.1 Snoop Filters Ncore uses snoop filters to reduce the system command bandwidth consumed to en ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"68\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Storage_Protection.htm|Storage Protection\" ct=\"    3.6  Storage Protection Storage structures implemented in SRAM, such as snoop filters, skid buff ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"69\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/System_Attributes.htm|System Attributes\" ct=\"    3 System Attributes   ...\" bc=\"Reference Guide\"/><di ky=\"70\" rd=\"Ncore_3_Online_Documentation/Reference_Guide/System_Attributes/Transport_Interconnect.htm|Transport Interconnect\" ct=\"    3.8   Transport Interconnect Ncore 3 uses two types of transport interconnect: the CSTI and CDTI ...\" bc=\"Reference Guide &gt; System Attributes\"/><di ky=\"71\" rd=\"Ncore_3_Online_Documentation/User_Guide/Export/Export.htm|Export\" ct=\"    7 Export Design  (Phase 5) In this phase of the design flow, Maestro creates the RTL and all col ...\" bc=\"User Guide\"/><di ky=\"72\" rd=\"Ncore_3_Online_Documentation/User_Guide/Export/Export_a_Design.htm|Export a Design\" ct=\"    7.1  E xport a Design To export a design, complete the following steps. 1.   Review the console  ...\" bc=\"User Guide &gt; Export Design (Phase 5)\"/><di ky=\"73\" rd=\"Ncore_3_Online_Documentation/User_Guide/Glossary/Glossary.htm|Glossary\" ct=\"    10 Glossary Table 6. Terms and Abbreviations Terms Descriptions Active State When a component is ...\" bc=\"User Guide\"/></ck>";