ARM GAS  /tmp/cctM9lCy.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_rcc_ex.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_RCCEx_PeriphCLKConfig
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_RCCEx_PeriphCLKConfig:
  26              	.LFB134:
  27              		.file 1 "./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c"
   1:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
   2:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
   3:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @file    stm32h7xx_hal_rcc_ex.c
   4:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  10:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  11:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @attention
  12:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  13:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics.
  14:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  15:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  16:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  17:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  18:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  19:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  20:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  21:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  22:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  23:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  24:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #include "stm32h7xx_hal.h"
  26:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  27:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @addtogroup STM32H7xx_HAL_Driver
  28:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  29:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  30:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  31:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx  RCCEx
ARM GAS  /tmp/cctM9lCy.s 			page 2


  32:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief RCC HAL module driver
  33:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  34:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  35:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  36:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  37:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  38:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  40:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_defines Private Defines
  41:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  42:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  43:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL2_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  44:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL3_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  45:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  46:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  47:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  48:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  49:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  50:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  51:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  52:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  53:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  54:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  55:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  56:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  57:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  58:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  59:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  60:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  61:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  62:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  63:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider);
  64:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider);
  65:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  66:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  67:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  68:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  69:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions Exported Functions
  70:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  71:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  72:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  73:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  74:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  75:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
  76:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
  77:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  78:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  79:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  80:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  81:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  82:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     frequencies.
  83:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  84:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  85:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  86:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  87:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  88:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cctM9lCy.s 			page 3


  89:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
  90:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  91:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  92:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  93:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  94:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  95:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
  96:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals
  97:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clocks(SDMMC, CKPER, FMC, QSPI, DSI, SPI45, SPDIF, DFSDM1, FDCAN, SWPMI,SAI23, SAI1, SP
  98:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16, RNG, HRTIM1, I2C123, USB,CEC, LPTIM1, LPUART1, I2C4, LPTIM2, LPTI
  99:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A,SAI4B,SPI6,RTC).
 100:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 101:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in
 102:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
 103:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the backup registers) are set to their reset values.
 104:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 105:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
 106:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
 107:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 108:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
  28              		.loc 1 108 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 86B0     		sub	sp, sp, #24
  37              		.cfi_def_cfa_offset 32
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
  40 0006 7860     		str	r0, [r7, #4]
 109:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tmpreg;
 110:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
 111:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  41              		.loc 1 111 21
  42 0008 0023     		movs	r3, #0
  43 000a FB75     		strb	r3, [r7, #23]
 112:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  44              		.loc 1 112 21
  45 000c 0023     		movs	r3, #0
  46 000e BB75     		strb	r3, [r7, #22]
 113:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 114:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPDIFRX configuration -------------------------------*/
 115:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 116:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  47              		.loc 1 116 21
  48 0010 7B68     		ldr	r3, [r7, #4]
  49 0012 1B68     		ldr	r3, [r3]
  50              		.loc 1 116 45
  51 0014 03F00063 		and	r3, r3, #134217728
  52              		.loc 1 116 5
  53 0018 002B     		cmp	r3, #0
  54 001a 3DD0     		beq	.L2
 117:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 118:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cctM9lCy.s 			page 4


 119:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SpdifrxClockSelection)
  55              		.loc 1 119 25
  56 001c 7B68     		ldr	r3, [r7, #4]
  57 001e 5B6E     		ldr	r3, [r3, #100]
  58              		.loc 1 119 5
  59 0020 B3F5801F 		cmp	r3, #1048576
  60 0024 13D0     		beq	.L3
  61 0026 B3F5801F 		cmp	r3, #1048576
  62 002a 02D8     		bhi	.L4
  63 002c 002B     		cmp	r3, #0
  64 002e 07D0     		beq	.L5
  65 0030 1FE0     		b	.L6
  66              	.L4:
  67 0032 B3F5001F 		cmp	r3, #2097152
  68 0036 13D0     		beq	.L7
  69 0038 B3F5401F 		cmp	r3, #3145728
  70 003c 1CD0     		beq	.L230
  71 003e 18E0     		b	.L6
  72              	.L5:
 120:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 121:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
 122:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 123:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
  73              		.loc 1 123 7
  74 0040 AF4B     		ldr	r3, .L272
  75 0042 DB6A     		ldr	r3, [r3, #44]
  76 0044 AE4A     		ldr	r2, .L272
  77 0046 43F40033 		orr	r3, r3, #131072
  78 004a D362     		str	r3, [r2, #44]
 124:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 126:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
  79              		.loc 1 126 7
  80 004c 15E0     		b	.L9
  81              	.L3:
 127:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 128:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/
 129:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 130:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
  82              		.loc 1 130 13
  83 004e 7B68     		ldr	r3, [r7, #4]
  84 0050 0433     		adds	r3, r3, #4
  85 0052 0221     		movs	r1, #2
  86 0054 1846     		mov	r0, r3
  87 0056 FFF7FEFF 		bl	RCCEx_PLL2_Config
  88 005a 0346     		mov	r3, r0
  89 005c FB75     		strb	r3, [r7, #23]
 131:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 132:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 133:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
  90              		.loc 1 133 7
  91 005e 0CE0     		b	.L9
  92              	.L7:
 134:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 135:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
 136:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
  93              		.loc 1 136 13
ARM GAS  /tmp/cctM9lCy.s 			page 5


  94 0060 7B68     		ldr	r3, [r7, #4]
  95 0062 2433     		adds	r3, r3, #36
  96 0064 0221     		movs	r1, #2
  97 0066 1846     		mov	r0, r3
  98 0068 FFF7FEFF 		bl	RCCEx_PLL3_Config
  99 006c 0346     		mov	r3, r0
 100 006e FB75     		strb	r3, [r7, #23]
 137:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 138:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 139:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 101              		.loc 1 139 7
 102 0070 03E0     		b	.L9
 103              	.L6:
 140:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 141:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_HSI:
 142:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal OSC clock is used as source of SPDIFRX clock*/
 143:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 144:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 145:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 146:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 147:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 104              		.loc 1 147 11
 105 0072 0123     		movs	r3, #1
 106 0074 FB75     		strb	r3, [r7, #23]
 148:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 107              		.loc 1 148 7
 108 0076 00E0     		b	.L9
 109              	.L230:
 144:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 110              		.loc 1 144 7
 111 0078 00BF     		nop
 112              	.L9:
 149:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 150:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 151:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 113              		.loc 1 151 7
 114 007a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 115 007c 002B     		cmp	r3, #0
 116 007e 09D1     		bne	.L10
 152:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 153:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPDIFRX clock*/
 154:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 117              		.loc 1 154 7
 118 0080 9F4B     		ldr	r3, .L272
 119 0082 1B6D     		ldr	r3, [r3, #80]
 120 0084 23F44012 		bic	r2, r3, #3145728
 121 0088 7B68     		ldr	r3, [r7, #4]
 122 008a 5B6E     		ldr	r3, [r3, #100]
 123 008c 9C49     		ldr	r1, .L272
 124 008e 1343     		orrs	r3, r3, r2
 125 0090 0B65     		str	r3, [r1, #80]
 126 0092 01E0     		b	.L2
 127              	.L10:
 155:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 156:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 157:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 158:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
ARM GAS  /tmp/cctM9lCy.s 			page 6


 159:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 128              		.loc 1 159 14
 129 0094 FB7D     		ldrb	r3, [r7, #23]
 130 0096 BB75     		strb	r3, [r7, #22]
 131              	.L2:
 160:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 161:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 162:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 163:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI1 configuration -------------------------------*/
 164:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 132              		.loc 1 164 21
 133 0098 7B68     		ldr	r3, [r7, #4]
 134 009a 1B68     		ldr	r3, [r3]
 135              		.loc 1 164 45
 136 009c 03F48073 		and	r3, r3, #256
 137              		.loc 1 164 5
 138 00a0 002B     		cmp	r3, #0
 139 00a2 3DD0     		beq	.L11
 165:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 166:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
 140              		.loc 1 166 25
 141 00a4 7B68     		ldr	r3, [r7, #4]
 142 00a6 5B6D     		ldr	r3, [r3, #84]
 143              		.loc 1 166 5
 144 00a8 042B     		cmp	r3, #4
 145 00aa 26D8     		bhi	.L12
 146 00ac 01A2     		adr	r2, .L14
 147 00ae 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 148 00b2 00BF     		.p2align 2
 149              	.L14:
 150 00b4 C9000000 		.word	.L18+1
 151 00b8 D7000000 		.word	.L17+1
 152 00bc E9000000 		.word	.L16+1
 153 00c0 01010000 		.word	.L231+1
 154 00c4 01010000 		.word	.L231+1
 155              		.p2align 1
 156              	.L18:
 167:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 168:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 169:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 170:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 157              		.loc 1 170 7
 158 00c8 8D4B     		ldr	r3, .L272
 159 00ca DB6A     		ldr	r3, [r3, #44]
 160 00cc 8C4A     		ldr	r2, .L272
 161 00ce 43F40033 		orr	r3, r3, #131072
 162 00d2 D362     		str	r3, [r2, #44]
 171:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 172:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 173:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 163              		.loc 1 173 7
 164 00d4 15E0     		b	.L19
 165              	.L17:
 174:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 175:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/
 176:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 177:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
ARM GAS  /tmp/cctM9lCy.s 			page 7


 166              		.loc 1 177 13
 167 00d6 7B68     		ldr	r3, [r7, #4]
 168 00d8 0433     		adds	r3, r3, #4
 169 00da 0021     		movs	r1, #0
 170 00dc 1846     		mov	r0, r3
 171 00de FFF7FEFF 		bl	RCCEx_PLL2_Config
 172 00e2 0346     		mov	r3, r0
 173 00e4 FB75     		strb	r3, [r7, #23]
 178:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 179:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 180:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 174              		.loc 1 180 7
 175 00e6 0CE0     		b	.L19
 176              	.L16:
 181:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 182:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
 183:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 177              		.loc 1 183 13
 178 00e8 7B68     		ldr	r3, [r7, #4]
 179 00ea 2433     		adds	r3, r3, #36
 180 00ec 0021     		movs	r1, #0
 181 00ee 1846     		mov	r0, r3
 182 00f0 FFF7FEFF 		bl	RCCEx_PLL3_Config
 183 00f4 0346     		mov	r3, r0
 184 00f6 FB75     		strb	r3, [r7, #23]
 184:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 185:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 186:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 185              		.loc 1 186 7
 186 00f8 03E0     		b	.L19
 187              	.L12:
 187:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 188:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:
 189:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI1 clock*/
 190:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 191:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 192:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 193:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_CLKP:
 194:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
 195:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 196:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 197:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 198:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 199:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 188              		.loc 1 199 11
 189 00fa 0123     		movs	r3, #1
 190 00fc FB75     		strb	r3, [r7, #23]
 200:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 191              		.loc 1 200 7
 192 00fe 00E0     		b	.L19
 193              	.L231:
 191:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 194              		.loc 1 191 7
 195 0100 00BF     		nop
 196              	.L19:
 201:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 202:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cctM9lCy.s 			page 8


 203:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 197              		.loc 1 203 7
 198 0102 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 199 0104 002B     		cmp	r3, #0
 200 0106 09D1     		bne	.L20
 204:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 205:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 206:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 201              		.loc 1 206 7
 202 0108 7D4B     		ldr	r3, .L272
 203 010a 1B6D     		ldr	r3, [r3, #80]
 204 010c 23F00702 		bic	r2, r3, #7
 205 0110 7B68     		ldr	r3, [r7, #4]
 206 0112 5B6D     		ldr	r3, [r3, #84]
 207 0114 7A49     		ldr	r1, .L272
 208 0116 1343     		orrs	r3, r3, r2
 209 0118 0B65     		str	r3, [r1, #80]
 210 011a 01E0     		b	.L11
 211              	.L20:
 207:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 208:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 209:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 210:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 211:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 212              		.loc 1 211 14
 213 011c FB7D     		ldrb	r3, [r7, #23]
 214 011e BB75     		strb	r3, [r7, #22]
 215              	.L11:
 212:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 213:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 214:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 215:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2/3 configuration -------------------------------*/
 216:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 216              		.loc 1 216 21
 217 0120 7B68     		ldr	r3, [r7, #4]
 218 0122 1B68     		ldr	r3, [r3]
 219              		.loc 1 216 45
 220 0124 03F40073 		and	r3, r3, #512
 221              		.loc 1 216 5
 222 0128 002B     		cmp	r3, #0
 223 012a 3ED0     		beq	.L21
 217:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 218:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai23ClockSelection)
 224              		.loc 1 218 25
 225 012c 7B68     		ldr	r3, [r7, #4]
 226 012e 9B6D     		ldr	r3, [r3, #88]
 227              		.loc 1 218 5
 228 0130 802B     		cmp	r3, #128
 229 0132 1CD0     		beq	.L22
 230 0134 802B     		cmp	r3, #128
 231 0136 04D8     		bhi	.L23
 232 0138 002B     		cmp	r3, #0
 233 013a 08D0     		beq	.L24
 234 013c 402B     		cmp	r3, #64
 235 013e 0DD0     		beq	.L25
 236 0140 1EE0     		b	.L26
 237              	.L23:
ARM GAS  /tmp/cctM9lCy.s 			page 9


 238 0142 C02B     		cmp	r3, #192
 239 0144 1FD0     		beq	.L232
 240 0146 B3F5807F 		cmp	r3, #256
 241 014a 1ED0     		beq	.L233
 242 014c 18E0     		b	.L26
 243              	.L24:
 219:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 220:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
 221:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 222:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 244              		.loc 1 222 7
 245 014e 6C4B     		ldr	r3, .L272
 246 0150 DB6A     		ldr	r3, [r3, #44]
 247 0152 6B4A     		ldr	r2, .L272
 248 0154 43F40033 		orr	r3, r3, #131072
 249 0158 D362     		str	r3, [r2, #44]
 223:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 224:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 225:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 250              		.loc 1 225 7
 251 015a 17E0     		b	.L29
 252              	.L25:
 226:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 227:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */
 228:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 229:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 253              		.loc 1 229 13
 254 015c 7B68     		ldr	r3, [r7, #4]
 255 015e 0433     		adds	r3, r3, #4
 256 0160 0021     		movs	r1, #0
 257 0162 1846     		mov	r0, r3
 258 0164 FFF7FEFF 		bl	RCCEx_PLL2_Config
 259 0168 0346     		mov	r3, r0
 260 016a FB75     		strb	r3, [r7, #23]
 230:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 231:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 232:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 261              		.loc 1 232 7
 262 016c 0EE0     		b	.L29
 263              	.L22:
 233:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 234:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
 235:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 264              		.loc 1 235 13
 265 016e 7B68     		ldr	r3, [r7, #4]
 266 0170 2433     		adds	r3, r3, #36
 267 0172 0021     		movs	r1, #0
 268 0174 1846     		mov	r0, r3
 269 0176 FFF7FEFF 		bl	RCCEx_PLL3_Config
 270 017a 0346     		mov	r3, r0
 271 017c FB75     		strb	r3, [r7, #23]
 236:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 237:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 238:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 272              		.loc 1 238 7
 273 017e 05E0     		b	.L29
 274              	.L26:
ARM GAS  /tmp/cctM9lCy.s 			page 10


 239:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 240:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PIN:
 241:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2/3 clock*/
 242:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 243:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 244:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 245:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_CLKP:
 246:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
 247:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 248:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 249:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 250:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 251:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 275              		.loc 1 251 11
 276 0180 0123     		movs	r3, #1
 277 0182 FB75     		strb	r3, [r7, #23]
 252:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 278              		.loc 1 252 7
 279 0184 02E0     		b	.L29
 280              	.L232:
 243:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 281              		.loc 1 243 7
 282 0186 00BF     		nop
 283 0188 00E0     		b	.L29
 284              	.L233:
 248:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 285              		.loc 1 248 7
 286 018a 00BF     		nop
 287              	.L29:
 253:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 254:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 255:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 288              		.loc 1 255 7
 289 018c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 290 018e 002B     		cmp	r3, #0
 291 0190 09D1     		bne	.L30
 256:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 257:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2/3 clock*/
 258:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 292              		.loc 1 258 7
 293 0192 5B4B     		ldr	r3, .L272
 294 0194 1B6D     		ldr	r3, [r3, #80]
 295 0196 23F4E072 		bic	r2, r3, #448
 296 019a 7B68     		ldr	r3, [r7, #4]
 297 019c 9B6D     		ldr	r3, [r3, #88]
 298 019e 5849     		ldr	r1, .L272
 299 01a0 1343     		orrs	r3, r3, r2
 300 01a2 0B65     		str	r3, [r1, #80]
 301 01a4 01E0     		b	.L21
 302              	.L30:
 259:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 260:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 261:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 262:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 263:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 303              		.loc 1 263 14
 304 01a6 FB7D     		ldrb	r3, [r7, #23]
ARM GAS  /tmp/cctM9lCy.s 			page 11


 305 01a8 BB75     		strb	r3, [r7, #22]
 306              	.L21:
 264:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 265:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 266:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 267:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4A configuration -------------------------------*/
 268:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 307              		.loc 1 268 21
 308 01aa 7B68     		ldr	r3, [r7, #4]
 309 01ac 1B68     		ldr	r3, [r3]
 310              		.loc 1 268 45
 311 01ae 03F48063 		and	r3, r3, #1024
 312              		.loc 1 268 5
 313 01b2 002B     		cmp	r3, #0
 314 01b4 44D0     		beq	.L31
 269:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 270:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4AClockSelection)
 315              		.loc 1 270 25
 316 01b6 7B68     		ldr	r3, [r7, #4]
 317 01b8 D3F8A430 		ldr	r3, [r3, #164]
 318              		.loc 1 270 5
 319 01bc B3F5800F 		cmp	r3, #4194304
 320 01c0 1FD0     		beq	.L32
 321 01c2 B3F5800F 		cmp	r3, #4194304
 322 01c6 05D8     		bhi	.L33
 323 01c8 002B     		cmp	r3, #0
 324 01ca 0AD0     		beq	.L34
 325 01cc B3F5001F 		cmp	r3, #2097152
 326 01d0 0ED0     		beq	.L35
 327 01d2 1FE0     		b	.L36
 328              	.L33:
 329 01d4 B3F5C00F 		cmp	r3, #6291456
 330 01d8 1FD0     		beq	.L234
 331 01da B3F5000F 		cmp	r3, #8388608
 332 01de 1ED0     		beq	.L235
 333 01e0 18E0     		b	.L36
 334              	.L34:
 271:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 272:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 273:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 274:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 335              		.loc 1 274 7
 336 01e2 474B     		ldr	r3, .L272
 337 01e4 DB6A     		ldr	r3, [r3, #44]
 338 01e6 464A     		ldr	r2, .L272
 339 01e8 43F40033 		orr	r3, r3, #131072
 340 01ec D362     		str	r3, [r2, #44]
 275:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 276:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 277:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 341              		.loc 1 277 7
 342 01ee 17E0     		b	.L39
 343              	.L35:
 278:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 279:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 280:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 281:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
ARM GAS  /tmp/cctM9lCy.s 			page 12


 344              		.loc 1 281 13
 345 01f0 7B68     		ldr	r3, [r7, #4]
 346 01f2 0433     		adds	r3, r3, #4
 347 01f4 0021     		movs	r1, #0
 348 01f6 1846     		mov	r0, r3
 349 01f8 FFF7FEFF 		bl	RCCEx_PLL2_Config
 350 01fc 0346     		mov	r3, r0
 351 01fe FB75     		strb	r3, [r7, #23]
 282:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 283:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 284:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 352              		.loc 1 284 7
 353 0200 0EE0     		b	.L39
 354              	.L32:
 285:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 286:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 287:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 355              		.loc 1 287 13
 356 0202 7B68     		ldr	r3, [r7, #4]
 357 0204 2433     		adds	r3, r3, #36
 358 0206 0021     		movs	r1, #0
 359 0208 1846     		mov	r0, r3
 360 020a FFF7FEFF 		bl	RCCEx_PLL3_Config
 361 020e 0346     		mov	r3, r0
 362 0210 FB75     		strb	r3, [r7, #23]
 288:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 289:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 290:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 363              		.loc 1 290 7
 364 0212 05E0     		b	.L39
 365              	.L36:
 291:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 292:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PIN:
 293:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 294:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 295:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 296:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 297:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_CLKP:
 298:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 299:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 300:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 301:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 302:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 303:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 366              		.loc 1 303 11
 367 0214 0123     		movs	r3, #1
 368 0216 FB75     		strb	r3, [r7, #23]
 304:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 369              		.loc 1 304 7
 370 0218 02E0     		b	.L39
 371              	.L234:
 295:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 372              		.loc 1 295 7
 373 021a 00BF     		nop
 374 021c 00E0     		b	.L39
 375              	.L235:
 300:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cctM9lCy.s 			page 13


 376              		.loc 1 300 7
 377 021e 00BF     		nop
 378              	.L39:
 305:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 306:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 307:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 379              		.loc 1 307 7
 380 0220 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 381 0222 002B     		cmp	r3, #0
 382 0224 0AD1     		bne	.L40
 308:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 309:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 310:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 383              		.loc 1 310 7
 384 0226 364B     		ldr	r3, .L272
 385 0228 9B6D     		ldr	r3, [r3, #88]
 386 022a 23F46002 		bic	r2, r3, #14680064
 387 022e 7B68     		ldr	r3, [r7, #4]
 388 0230 D3F8A430 		ldr	r3, [r3, #164]
 389 0234 3249     		ldr	r1, .L272
 390 0236 1343     		orrs	r3, r3, r2
 391 0238 8B65     		str	r3, [r1, #88]
 392 023a 01E0     		b	.L31
 393              	.L40:
 311:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 312:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 313:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 314:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 315:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 394              		.loc 1 315 14
 395 023c FB7D     		ldrb	r3, [r7, #23]
 396 023e BB75     		strb	r3, [r7, #22]
 397              	.L31:
 316:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 317:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 318:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4B configuration -------------------------------*/
 319:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 398              		.loc 1 319 21
 399 0240 7B68     		ldr	r3, [r7, #4]
 400 0242 1B68     		ldr	r3, [r3]
 401              		.loc 1 319 45
 402 0244 03F40063 		and	r3, r3, #2048
 403              		.loc 1 319 5
 404 0248 002B     		cmp	r3, #0
 405 024a 44D0     		beq	.L41
 320:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 321:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4BClockSelection)
 406              		.loc 1 321 25
 407 024c 7B68     		ldr	r3, [r7, #4]
 408 024e D3F8A830 		ldr	r3, [r3, #168]
 409              		.loc 1 321 5
 410 0252 B3F1007F 		cmp	r3, #33554432
 411 0256 1FD0     		beq	.L42
 412 0258 B3F1007F 		cmp	r3, #33554432
 413 025c 05D8     		bhi	.L43
 414 025e 002B     		cmp	r3, #0
 415 0260 0AD0     		beq	.L44
ARM GAS  /tmp/cctM9lCy.s 			page 14


 416 0262 B3F1807F 		cmp	r3, #16777216
 417 0266 0ED0     		beq	.L45
 418 0268 1FE0     		b	.L46
 419              	.L43:
 420 026a B3F1407F 		cmp	r3, #50331648
 421 026e 1FD0     		beq	.L236
 422 0270 B3F1806F 		cmp	r3, #67108864
 423 0274 1ED0     		beq	.L237
 424 0276 18E0     		b	.L46
 425              	.L44:
 322:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 323:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 324:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 325:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 426              		.loc 1 325 7
 427 0278 214B     		ldr	r3, .L272
 428 027a DB6A     		ldr	r3, [r3, #44]
 429 027c 204A     		ldr	r2, .L272
 430 027e 43F40033 		orr	r3, r3, #131072
 431 0282 D362     		str	r3, [r2, #44]
 326:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 327:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 328:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 432              		.loc 1 328 7
 433 0284 17E0     		b	.L49
 434              	.L45:
 329:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 330:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 331:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 332:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 435              		.loc 1 332 13
 436 0286 7B68     		ldr	r3, [r7, #4]
 437 0288 0433     		adds	r3, r3, #4
 438 028a 0021     		movs	r1, #0
 439 028c 1846     		mov	r0, r3
 440 028e FFF7FEFF 		bl	RCCEx_PLL2_Config
 441 0292 0346     		mov	r3, r0
 442 0294 FB75     		strb	r3, [r7, #23]
 333:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 334:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 335:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 443              		.loc 1 335 7
 444 0296 0EE0     		b	.L49
 445              	.L42:
 336:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 337:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 338:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 446              		.loc 1 338 13
 447 0298 7B68     		ldr	r3, [r7, #4]
 448 029a 2433     		adds	r3, r3, #36
 449 029c 0021     		movs	r1, #0
 450 029e 1846     		mov	r0, r3
 451 02a0 FFF7FEFF 		bl	RCCEx_PLL3_Config
 452 02a4 0346     		mov	r3, r0
 453 02a6 FB75     		strb	r3, [r7, #23]
 339:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 340:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
ARM GAS  /tmp/cctM9lCy.s 			page 15


 341:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 454              		.loc 1 341 7
 455 02a8 05E0     		b	.L49
 456              	.L46:
 342:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 343:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PIN:
 344:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 345:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 346:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 347:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 348:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_CLKP:
 349:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 350:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 351:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 352:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 353:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 354:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 457              		.loc 1 354 11
 458 02aa 0123     		movs	r3, #1
 459 02ac FB75     		strb	r3, [r7, #23]
 355:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 460              		.loc 1 355 7
 461 02ae 02E0     		b	.L49
 462              	.L236:
 346:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 463              		.loc 1 346 7
 464 02b0 00BF     		nop
 465 02b2 00E0     		b	.L49
 466              	.L237:
 351:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 467              		.loc 1 351 7
 468 02b4 00BF     		nop
 469              	.L49:
 356:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 357:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 358:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 470              		.loc 1 358 7
 471 02b6 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 472 02b8 002B     		cmp	r3, #0
 473 02ba 0AD1     		bne	.L50
 359:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 360:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 361:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 474              		.loc 1 361 7
 475 02bc 104B     		ldr	r3, .L272
 476 02be 9B6D     		ldr	r3, [r3, #88]
 477 02c0 23F0E062 		bic	r2, r3, #117440512
 478 02c4 7B68     		ldr	r3, [r7, #4]
 479 02c6 D3F8A830 		ldr	r3, [r3, #168]
 480 02ca 0D49     		ldr	r1, .L272
 481 02cc 1343     		orrs	r3, r3, r2
 482 02ce 8B65     		str	r3, [r1, #88]
 483 02d0 01E0     		b	.L41
 484              	.L50:
 362:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 363:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 364:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/cctM9lCy.s 			page 16


 365:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 366:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 485              		.loc 1 366 14
 486 02d2 FB7D     		ldrb	r3, [r7, #23]
 487 02d4 BB75     		strb	r3, [r7, #22]
 488              	.L41:
 367:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 368:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 369:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- QSPI configuration -------------------------------*/
 370:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 489              		.loc 1 370 21
 490 02d6 7B68     		ldr	r3, [r7, #4]
 491 02d8 1B68     		ldr	r3, [r3]
 492              		.loc 1 370 45
 493 02da 03F00073 		and	r3, r3, #33554432
 494              		.loc 1 370 5
 495 02de 002B     		cmp	r3, #0
 496 02e0 35D0     		beq	.L51
 371:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 372:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->QspiClockSelection)
 497              		.loc 1 372 25
 498 02e2 7B68     		ldr	r3, [r7, #4]
 499 02e4 9B6C     		ldr	r3, [r3, #72]
 500              		.loc 1 372 5
 501 02e6 102B     		cmp	r3, #16
 502 02e8 0CD0     		beq	.L52
 503 02ea 102B     		cmp	r3, #16
 504 02ec 02D8     		bhi	.L53
 505 02ee 002B     		cmp	r3, #0
 506 02f0 1BD0     		beq	.L238
 507 02f2 17E0     		b	.L55
 508              	.L53:
 509 02f4 202B     		cmp	r3, #32
 510 02f6 0CD0     		beq	.L56
 511 02f8 302B     		cmp	r3, #48
 512 02fa 18D0     		beq	.L239
 513 02fc 12E0     		b	.L55
 514              	.L273:
 515 02fe 00BF     		.align	2
 516              	.L272:
 517 0300 00440258 		.word	1476543488
 518              	.L52:
 373:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 374:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
 375:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable QSPI Clock output generated form System PLL . */
 376:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 519              		.loc 1 376 7
 520 0304 AF4B     		ldr	r3, .L274
 521 0306 DB6A     		ldr	r3, [r3, #44]
 522 0308 AE4A     		ldr	r2, .L274
 523 030a 43F40033 		orr	r3, r3, #131072
 524 030e D362     		str	r3, [r2, #44]
 377:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 378:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 379:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 525              		.loc 1 379 7
 526 0310 0EE0     		b	.L58
ARM GAS  /tmp/cctM9lCy.s 			page 17


 527              	.L56:
 380:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 381:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/
 382:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 383:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 528              		.loc 1 383 13
 529 0312 7B68     		ldr	r3, [r7, #4]
 530 0314 0433     		adds	r3, r3, #4
 531 0316 0221     		movs	r1, #2
 532 0318 1846     		mov	r0, r3
 533 031a FFF7FEFF 		bl	RCCEx_PLL2_Config
 534 031e 0346     		mov	r3, r0
 535 0320 FB75     		strb	r3, [r7, #23]
 384:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 385:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 386:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 536              		.loc 1 386 7
 537 0322 05E0     		b	.L58
 538              	.L55:
 387:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 388:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 389:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_CLKP:
 390:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of QSPI clock */
 391:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 392:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 393:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 394:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_D1HCLK:
 395:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
 396:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 397:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 398:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 399:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 539              		.loc 1 399 11
 540 0324 0123     		movs	r3, #1
 541 0326 FB75     		strb	r3, [r7, #23]
 400:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 542              		.loc 1 400 7
 543 0328 02E0     		b	.L58
 544              	.L238:
 396:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 545              		.loc 1 396 7
 546 032a 00BF     		nop
 547 032c 00E0     		b	.L58
 548              	.L239:
 392:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 549              		.loc 1 392 7
 550 032e 00BF     		nop
 551              	.L58:
 401:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 402:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 403:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 552              		.loc 1 403 7
 553 0330 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 554 0332 002B     		cmp	r3, #0
 555 0334 09D1     		bne	.L59
 404:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 405:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of QSPI clock*/
ARM GAS  /tmp/cctM9lCy.s 			page 18


 406:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 556              		.loc 1 406 7
 557 0336 A34B     		ldr	r3, .L274
 558 0338 DB6C     		ldr	r3, [r3, #76]
 559 033a 23F03002 		bic	r2, r3, #48
 560 033e 7B68     		ldr	r3, [r7, #4]
 561 0340 9B6C     		ldr	r3, [r3, #72]
 562 0342 A049     		ldr	r1, .L274
 563 0344 1343     		orrs	r3, r3, r2
 564 0346 CB64     		str	r3, [r1, #76]
 565 0348 01E0     		b	.L51
 566              	.L59:
 407:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 408:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 409:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 410:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 411:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 567              		.loc 1 411 14
 568 034a FB7D     		ldrb	r3, [r7, #23]
 569 034c BB75     		strb	r3, [r7, #22]
 570              	.L51:
 412:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 413:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 414:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 415:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI1/2/3 configuration -------------------------------*/
 416:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 571              		.loc 1 416 21
 572 034e 7B68     		ldr	r3, [r7, #4]
 573 0350 1B68     		ldr	r3, [r3]
 574              		.loc 1 416 45
 575 0352 03F48053 		and	r3, r3, #4096
 576              		.loc 1 416 5
 577 0356 002B     		cmp	r3, #0
 578 0358 42D0     		beq	.L60
 417:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 418:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi123ClockSelection)
 579              		.loc 1 418 25
 580 035a 7B68     		ldr	r3, [r7, #4]
 581 035c DB6D     		ldr	r3, [r3, #92]
 582              		.loc 1 418 5
 583 035e B3F5005F 		cmp	r3, #8192
 584 0362 1FD0     		beq	.L61
 585 0364 B3F5005F 		cmp	r3, #8192
 586 0368 05D8     		bhi	.L62
 587 036a 002B     		cmp	r3, #0
 588 036c 0AD0     		beq	.L63
 589 036e B3F5805F 		cmp	r3, #4096
 590 0372 0ED0     		beq	.L64
 591 0374 1FE0     		b	.L65
 592              	.L62:
 593 0376 B3F5405F 		cmp	r3, #12288
 594 037a 1FD0     		beq	.L240
 595 037c B3F5804F 		cmp	r3, #16384
 596 0380 1ED0     		beq	.L241
 597 0382 18E0     		b	.L65
 598              	.L63:
 419:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/cctM9lCy.s 			page 19


 420:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
 421:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SPI Clock output generated form System PLL . */
 422:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 599              		.loc 1 422 7
 600 0384 8F4B     		ldr	r3, .L274
 601 0386 DB6A     		ldr	r3, [r3, #44]
 602 0388 8E4A     		ldr	r2, .L274
 603 038a 43F40033 		orr	r3, r3, #131072
 604 038e D362     		str	r3, [r2, #44]
 423:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 424:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 425:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 605              		.loc 1 425 7
 606 0390 17E0     		b	.L68
 607              	.L64:
 426:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 427:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
 428:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 608              		.loc 1 428 13
 609 0392 7B68     		ldr	r3, [r7, #4]
 610 0394 0433     		adds	r3, r3, #4
 611 0396 0021     		movs	r1, #0
 612 0398 1846     		mov	r0, r3
 613 039a FFF7FEFF 		bl	RCCEx_PLL2_Config
 614 039e 0346     		mov	r3, r0
 615 03a0 FB75     		strb	r3, [r7, #23]
 429:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 430:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 431:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 616              		.loc 1 431 7
 617 03a2 0EE0     		b	.L68
 618              	.L61:
 432:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 433:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
 434:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 619              		.loc 1 434 13
 620 03a4 7B68     		ldr	r3, [r7, #4]
 621 03a6 2433     		adds	r3, r3, #36
 622 03a8 0021     		movs	r1, #0
 623 03aa 1846     		mov	r0, r3
 624 03ac FFF7FEFF 		bl	RCCEx_PLL3_Config
 625 03b0 0346     		mov	r3, r0
 626 03b2 FB75     		strb	r3, [r7, #23]
 435:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 436:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 437:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 627              		.loc 1 437 7
 628 03b4 05E0     		b	.L68
 629              	.L65:
 438:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 439:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PIN:
 440:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SPI1/2/3 clock*/
 441:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 442:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 443:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 444:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_CLKP:
 445:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
ARM GAS  /tmp/cctM9lCy.s 			page 20


 446:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 447:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 448:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 449:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 450:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 630              		.loc 1 450 11
 631 03b6 0123     		movs	r3, #1
 632 03b8 FB75     		strb	r3, [r7, #23]
 451:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 633              		.loc 1 451 7
 634 03ba 02E0     		b	.L68
 635              	.L240:
 442:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 636              		.loc 1 442 7
 637 03bc 00BF     		nop
 638 03be 00E0     		b	.L68
 639              	.L241:
 447:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 640              		.loc 1 447 7
 641 03c0 00BF     		nop
 642              	.L68:
 452:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 453:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 454:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 643              		.loc 1 454 7
 644 03c2 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 645 03c4 002B     		cmp	r3, #0
 646 03c6 09D1     		bne	.L69
 455:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 456:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI1/2/3 clock*/
 457:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 647              		.loc 1 457 7
 648 03c8 7E4B     		ldr	r3, .L274
 649 03ca 1B6D     		ldr	r3, [r3, #80]
 650 03cc 23F4E042 		bic	r2, r3, #28672
 651 03d0 7B68     		ldr	r3, [r7, #4]
 652 03d2 DB6D     		ldr	r3, [r3, #92]
 653 03d4 7B49     		ldr	r1, .L274
 654 03d6 1343     		orrs	r3, r3, r2
 655 03d8 0B65     		str	r3, [r1, #80]
 656 03da 01E0     		b	.L60
 657              	.L69:
 458:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 459:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 460:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 461:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 462:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 658              		.loc 1 462 14
 659 03dc FB7D     		ldrb	r3, [r7, #23]
 660 03de BB75     		strb	r3, [r7, #22]
 661              	.L60:
 463:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 464:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 465:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 466:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI4/5 configuration -------------------------------*/
 467:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 662              		.loc 1 467 21
ARM GAS  /tmp/cctM9lCy.s 			page 21


 663 03e0 7B68     		ldr	r3, [r7, #4]
 664 03e2 1B68     		ldr	r3, [r3]
 665              		.loc 1 467 45
 666 03e4 03F40053 		and	r3, r3, #8192
 667              		.loc 1 467 5
 668 03e8 002B     		cmp	r3, #0
 669 03ea 42D0     		beq	.L70
 468:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 469:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi45ClockSelection)
 670              		.loc 1 469 25
 671 03ec 7B68     		ldr	r3, [r7, #4]
 672 03ee 1B6E     		ldr	r3, [r3, #96]
 673              		.loc 1 469 5
 674 03f0 B3F5003F 		cmp	r3, #131072
 675 03f4 1BD0     		beq	.L71
 676 03f6 B3F5003F 		cmp	r3, #131072
 677 03fa 05D8     		bhi	.L72
 678 03fc 002B     		cmp	r3, #0
 679 03fe 22D0     		beq	.L242
 680 0400 B3F5803F 		cmp	r3, #65536
 681 0404 0AD0     		beq	.L74
 682 0406 1BE0     		b	.L75
 683              	.L72:
 684 0408 B3F5802F 		cmp	r3, #262144
 685 040c 1DD0     		beq	.L243
 686 040e B3F5A02F 		cmp	r3, #327680
 687 0412 1CD0     		beq	.L244
 688 0414 B3F5403F 		cmp	r3, #196608
 689 0418 1BD0     		beq	.L245
 690 041a 11E0     		b	.L75
 691              	.L74:
 470:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 471:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_D2PCLK1:      /* D2PCLK1 as clock source for SPI4/5 */
 472:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 473:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 474:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 475:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */
 476:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 477:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 692              		.loc 1 477 13
 693 041c 7B68     		ldr	r3, [r7, #4]
 694 041e 0433     		adds	r3, r3, #4
 695 0420 0121     		movs	r1, #1
 696 0422 1846     		mov	r0, r3
 697 0424 FFF7FEFF 		bl	RCCEx_PLL2_Config
 698 0428 0346     		mov	r3, r0
 699 042a FB75     		strb	r3, [r7, #23]
 478:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 479:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 480:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 700              		.loc 1 480 7
 701 042c 12E0     		b	.L79
 702              	.L71:
 481:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
 482:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 703              		.loc 1 482 13
 704 042e 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cctM9lCy.s 			page 22


 705 0430 2433     		adds	r3, r3, #36
 706 0432 0121     		movs	r1, #1
 707 0434 1846     		mov	r0, r3
 708 0436 FFF7FEFF 		bl	RCCEx_PLL3_Config
 709 043a 0346     		mov	r3, r0
 710 043c FB75     		strb	r3, [r7, #23]
 483:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 484:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 711              		.loc 1 484 7
 712 043e 09E0     		b	.L79
 713              	.L75:
 485:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 486:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSI:
 487:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI4/5 clock*/
 488:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 489:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 490:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 491:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_CSI:
 492:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI4/5 clock */
 493:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 494:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 495:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 496:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSE:
 497:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI4/5 clock */
 498:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 499:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 500:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 501:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 502:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 714              		.loc 1 502 11
 715 0440 0123     		movs	r3, #1
 716 0442 FB75     		strb	r3, [r7, #23]
 503:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 717              		.loc 1 503 7
 718 0444 06E0     		b	.L79
 719              	.L242:
 473:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 720              		.loc 1 473 7
 721 0446 00BF     		nop
 722 0448 04E0     		b	.L79
 723              	.L243:
 494:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 724              		.loc 1 494 7
 725 044a 00BF     		nop
 726 044c 02E0     		b	.L79
 727              	.L244:
 499:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 728              		.loc 1 499 7
 729 044e 00BF     		nop
 730 0450 00E0     		b	.L79
 731              	.L245:
 489:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 732              		.loc 1 489 7
 733 0452 00BF     		nop
 734              	.L79:
 504:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 505:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cctM9lCy.s 			page 23


 506:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 735              		.loc 1 506 7
 736 0454 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 737 0456 002B     		cmp	r3, #0
 738 0458 09D1     		bne	.L80
 507:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 508:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI4/5 clock*/
 509:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 739              		.loc 1 509 7
 740 045a 5A4B     		ldr	r3, .L274
 741 045c 1B6D     		ldr	r3, [r3, #80]
 742 045e 23F4E022 		bic	r2, r3, #458752
 743 0462 7B68     		ldr	r3, [r7, #4]
 744 0464 1B6E     		ldr	r3, [r3, #96]
 745 0466 5749     		ldr	r1, .L274
 746 0468 1343     		orrs	r3, r3, r2
 747 046a 0B65     		str	r3, [r1, #80]
 748 046c 01E0     		b	.L70
 749              	.L80:
 510:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 511:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 512:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 513:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 514:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 750              		.loc 1 514 14
 751 046e FB7D     		ldrb	r3, [r7, #23]
 752 0470 BB75     		strb	r3, [r7, #22]
 753              	.L70:
 515:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 516:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 517:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 518:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI6 configuration -------------------------------*/
 519:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 754              		.loc 1 519 21
 755 0472 7B68     		ldr	r3, [r7, #4]
 756 0474 1B68     		ldr	r3, [r3]
 757              		.loc 1 519 45
 758 0476 03F48043 		and	r3, r3, #16384
 759              		.loc 1 519 5
 760 047a 002B     		cmp	r3, #0
 761 047c 44D0     		beq	.L81
 520:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 521:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi6ClockSelection)
 762              		.loc 1 521 25
 763 047e 7B68     		ldr	r3, [r7, #4]
 764 0480 D3F8AC30 		ldr	r3, [r3, #172]
 765              		.loc 1 521 5
 766 0484 B3F1005F 		cmp	r3, #536870912
 767 0488 1BD0     		beq	.L82
 768 048a B3F1005F 		cmp	r3, #536870912
 769 048e 05D8     		bhi	.L83
 770 0490 002B     		cmp	r3, #0
 771 0492 22D0     		beq	.L246
 772 0494 B3F1805F 		cmp	r3, #268435456
 773 0498 0AD0     		beq	.L85
 774 049a 1BE0     		b	.L86
 775              	.L83:
ARM GAS  /tmp/cctM9lCy.s 			page 24


 776 049c B3F1804F 		cmp	r3, #1073741824
 777 04a0 1DD0     		beq	.L247
 778 04a2 B3F1A04F 		cmp	r3, #1342177280
 779 04a6 1CD0     		beq	.L248
 780 04a8 B3F1405F 		cmp	r3, #805306368
 781 04ac 1BD0     		beq	.L249
 782 04ae 11E0     		b	.L86
 783              	.L85:
 522:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 523:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for SPI6*/
 524:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 525:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 526:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 527:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/
 528:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 529:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 784              		.loc 1 529 13
 785 04b0 7B68     		ldr	r3, [r7, #4]
 786 04b2 0433     		adds	r3, r3, #4
 787 04b4 0121     		movs	r1, #1
 788 04b6 1846     		mov	r0, r3
 789 04b8 FFF7FEFF 		bl	RCCEx_PLL2_Config
 790 04bc 0346     		mov	r3, r0
 791 04be FB75     		strb	r3, [r7, #23]
 530:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 531:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 532:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 792              		.loc 1 532 7
 793 04c0 12E0     		b	.L90
 794              	.L82:
 533:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
 534:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 795              		.loc 1 534 13
 796 04c2 7B68     		ldr	r3, [r7, #4]
 797 04c4 2433     		adds	r3, r3, #36
 798 04c6 0121     		movs	r1, #1
 799 04c8 1846     		mov	r0, r3
 800 04ca FFF7FEFF 		bl	RCCEx_PLL3_Config
 801 04ce 0346     		mov	r3, r0
 802 04d0 FB75     		strb	r3, [r7, #23]
 535:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 536:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 803              		.loc 1 536 7
 804 04d2 09E0     		b	.L90
 805              	.L86:
 537:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 538:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSI:
 539:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI6 clock*/
 540:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 541:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 542:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 543:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_CSI:
 544:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI6 clock */
 545:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 546:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 547:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 548:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSE:
ARM GAS  /tmp/cctM9lCy.s 			page 25


 549:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI6 clock */
 550:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 551:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 552:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 553:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 554:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 806              		.loc 1 554 11
 807 04d4 0123     		movs	r3, #1
 808 04d6 FB75     		strb	r3, [r7, #23]
 555:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 809              		.loc 1 555 7
 810 04d8 06E0     		b	.L90
 811              	.L246:
 525:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 812              		.loc 1 525 7
 813 04da 00BF     		nop
 814 04dc 04E0     		b	.L90
 815              	.L247:
 546:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 816              		.loc 1 546 7
 817 04de 00BF     		nop
 818 04e0 02E0     		b	.L90
 819              	.L248:
 551:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 820              		.loc 1 551 7
 821 04e2 00BF     		nop
 822 04e4 00E0     		b	.L90
 823              	.L249:
 541:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 824              		.loc 1 541 7
 825 04e6 00BF     		nop
 826              	.L90:
 556:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 557:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 558:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 827              		.loc 1 558 7
 828 04e8 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 829 04ea 002B     		cmp	r3, #0
 830 04ec 0AD1     		bne	.L91
 559:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 560:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI6 clock*/
 561:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 831              		.loc 1 561 7
 832 04ee 354B     		ldr	r3, .L274
 833 04f0 9B6D     		ldr	r3, [r3, #88]
 834 04f2 23F0E042 		bic	r2, r3, #1879048192
 835 04f6 7B68     		ldr	r3, [r7, #4]
 836 04f8 D3F8AC30 		ldr	r3, [r3, #172]
 837 04fc 3149     		ldr	r1, .L274
 838 04fe 1343     		orrs	r3, r3, r2
 839 0500 8B65     		str	r3, [r1, #88]
 840 0502 01E0     		b	.L81
 841              	.L91:
 562:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 563:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 564:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 565:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
ARM GAS  /tmp/cctM9lCy.s 			page 26


 566:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 842              		.loc 1 566 14
 843 0504 FB7D     		ldrb	r3, [r7, #23]
 844 0506 BB75     		strb	r3, [r7, #22]
 845              	.L81:
 567:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 568:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 569:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 570:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
 571:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- DSI configuration -------------------------------*/
 572:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 573:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 574:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->DsiClockSelection)
 575:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 576:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 577:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/
 578:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 579:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 580:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 581:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 582:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 583:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 584:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PHY:
 585:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* PHY is used as clock source for DSI*/
 586:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 587:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 588:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 589:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 590:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 591:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 592:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 593:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 594:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 595:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 596:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of DSI clock*/
 597:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 598:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 599:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 600:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 601:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 602:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 603:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 604:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 605:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
 606:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 607:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(FDCAN1) || defined(FDCAN2)
 608:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FDCAN configuration -------------------------------*/
 609:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 846              		.loc 1 609 21
 847 0508 7B68     		ldr	r3, [r7, #4]
 848 050a 1B68     		ldr	r3, [r3]
 849              		.loc 1 609 45
 850 050c 03F40043 		and	r3, r3, #32768
 851              		.loc 1 609 5
 852 0510 002B     		cmp	r3, #0
 853 0512 2DD0     		beq	.L92
 610:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/cctM9lCy.s 			page 27


 611:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FdcanClockSelection)
 854              		.loc 1 611 25
 855 0514 7B68     		ldr	r3, [r7, #4]
 856 0516 DB6E     		ldr	r3, [r3, #108]
 857              		.loc 1 611 5
 858 0518 B3F1805F 		cmp	r3, #268435456
 859 051c 05D0     		beq	.L93
 860 051e B3F1005F 		cmp	r3, #536870912
 861 0522 09D0     		beq	.L94
 862 0524 002B     		cmp	r3, #0
 863 0526 13D0     		beq	.L250
 864 0528 0FE0     		b	.L228
 865              	.L93:
 612:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 613:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
 614:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FDCAN Clock output generated form System PLL . */
 615:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 866              		.loc 1 615 7
 867 052a 264B     		ldr	r3, .L274
 868 052c DB6A     		ldr	r3, [r3, #44]
 869 052e 254A     		ldr	r2, .L274
 870 0530 43F40033 		orr	r3, r3, #131072
 871 0534 D362     		str	r3, [r2, #44]
 616:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 617:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 618:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 872              		.loc 1 618 7
 873 0536 0CE0     		b	.L97
 874              	.L94:
 619:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 620:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/
 621:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 622:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 875              		.loc 1 622 13
 876 0538 7B68     		ldr	r3, [r7, #4]
 877 053a 0433     		adds	r3, r3, #4
 878 053c 0121     		movs	r1, #1
 879 053e 1846     		mov	r0, r3
 880 0540 FFF7FEFF 		bl	RCCEx_PLL2_Config
 881 0544 0346     		mov	r3, r0
 882 0546 FB75     		strb	r3, [r7, #23]
 623:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 624:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 625:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 883              		.loc 1 625 7
 884 0548 03E0     		b	.L97
 885              	.L228:
 626:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 627:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_HSE:
 628:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE is used as clock source for FDCAN*/
 629:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 630:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 631:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 632:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 633:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 886              		.loc 1 633 11
 887 054a 0123     		movs	r3, #1
ARM GAS  /tmp/cctM9lCy.s 			page 28


 888 054c FB75     		strb	r3, [r7, #23]
 634:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 889              		.loc 1 634 7
 890 054e 00E0     		b	.L97
 891              	.L250:
 630:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 892              		.loc 1 630 7
 893 0550 00BF     		nop
 894              	.L97:
 635:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 636:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 637:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 895              		.loc 1 637 7
 896 0552 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 897 0554 002B     		cmp	r3, #0
 898 0556 09D1     		bne	.L98
 638:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 639:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FDCAN clock*/
 640:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 899              		.loc 1 640 7
 900 0558 1A4B     		ldr	r3, .L274
 901 055a 1B6D     		ldr	r3, [r3, #80]
 902 055c 23F04052 		bic	r2, r3, #805306368
 903 0560 7B68     		ldr	r3, [r7, #4]
 904 0562 DB6E     		ldr	r3, [r3, #108]
 905 0564 1749     		ldr	r1, .L274
 906 0566 1343     		orrs	r3, r3, r2
 907 0568 0B65     		str	r3, [r1, #80]
 908 056a 01E0     		b	.L92
 909              	.L98:
 641:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 642:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 643:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 644:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 645:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 910              		.loc 1 645 14
 911 056c FB7D     		ldrb	r3, [r7, #23]
 912 056e BB75     		strb	r3, [r7, #22]
 913              	.L92:
 646:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 647:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 648:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 649:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*FDCAN1 || FDCAN2*/
 650:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FMC configuration -------------------------------*/
 651:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 914              		.loc 1 651 21
 915 0570 7B68     		ldr	r3, [r7, #4]
 916 0572 1B68     		ldr	r3, [r3]
 917              		.loc 1 651 45
 918 0574 03F08073 		and	r3, r3, #16777216
 919              		.loc 1 651 5
 920 0578 002B     		cmp	r3, #0
 921 057a 35D0     		beq	.L99
 652:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 653:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FmcClockSelection)
 922              		.loc 1 653 25
 923 057c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cctM9lCy.s 			page 29


 924 057e 5B6C     		ldr	r3, [r3, #68]
 925              		.loc 1 653 5
 926 0580 032B     		cmp	r3, #3
 927 0582 1BD8     		bhi	.L100
 928 0584 01A2     		adr	r2, .L102
 929 0586 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 930 058a 00BF     		.p2align 2
 931              	.L102:
 932 058c C9050000 		.word	.L251+1
 933 0590 9D050000 		.word	.L104+1
 934 0594 AB050000 		.word	.L103+1
 935 0598 C9050000 		.word	.L251+1
 936              		.p2align 1
 937              	.L104:
 654:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 655:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
 656:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FMC Clock output generated form System PLL . */
 657:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 938              		.loc 1 657 7
 939 059c 094B     		ldr	r3, .L274
 940 059e DB6A     		ldr	r3, [r3, #44]
 941 05a0 084A     		ldr	r2, .L274
 942 05a2 43F40033 		orr	r3, r3, #131072
 943 05a6 D362     		str	r3, [r2, #44]
 658:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 659:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 660:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 944              		.loc 1 660 7
 945 05a8 0FE0     		b	.L106
 946              	.L103:
 661:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 662:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/
 663:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 664:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 947              		.loc 1 664 13
 948 05aa 7B68     		ldr	r3, [r7, #4]
 949 05ac 0433     		adds	r3, r3, #4
 950 05ae 0221     		movs	r1, #2
 951 05b0 1846     		mov	r0, r3
 952 05b2 FFF7FEFF 		bl	RCCEx_PLL2_Config
 953 05b6 0346     		mov	r3, r0
 954 05b8 FB75     		strb	r3, [r7, #23]
 665:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 666:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 667:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 955              		.loc 1 667 7
 956 05ba 06E0     		b	.L106
 957              	.L100:
 668:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 669:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 670:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_CLKP:
 671:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of FMC clock */
 672:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 673:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 674:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 675:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_D1HCLK:
 676:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
ARM GAS  /tmp/cctM9lCy.s 			page 30


 677:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 678:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 679:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 680:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 958              		.loc 1 680 11
 959 05bc 0123     		movs	r3, #1
 960 05be FB75     		strb	r3, [r7, #23]
 681:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 961              		.loc 1 681 7
 962 05c0 03E0     		b	.L106
 963              	.L275:
 964 05c2 00BF     		.align	2
 965              	.L274:
 966 05c4 00440258 		.word	1476543488
 967              	.L251:
 677:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 968              		.loc 1 677 7
 969 05c8 00BF     		nop
 970              	.L106:
 682:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 683:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 684:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 971              		.loc 1 684 7
 972 05ca FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 973 05cc 002B     		cmp	r3, #0
 974 05ce 09D1     		bne	.L107
 685:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 686:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FMC clock*/
 687:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 975              		.loc 1 687 7
 976 05d0 BA4B     		ldr	r3, .L276
 977 05d2 DB6C     		ldr	r3, [r3, #76]
 978 05d4 23F00302 		bic	r2, r3, #3
 979 05d8 7B68     		ldr	r3, [r7, #4]
 980 05da 5B6C     		ldr	r3, [r3, #68]
 981 05dc B749     		ldr	r1, .L276
 982 05de 1343     		orrs	r3, r3, r2
 983 05e0 CB64     		str	r3, [r1, #76]
 984 05e2 01E0     		b	.L99
 985              	.L107:
 688:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 689:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 690:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 691:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 692:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 986              		.loc 1 692 14
 987 05e4 FB7D     		ldrb	r3, [r7, #23]
 988 05e6 BB75     		strb	r3, [r7, #22]
 989              	.L99:
 693:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 694:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 695:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 696:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- RTC configuration -------------------------------*/
 697:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 990              		.loc 1 697 21
 991 05e8 7B68     		ldr	r3, [r7, #4]
 992 05ea 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cctM9lCy.s 			page 31


 993              		.loc 1 697 45
 994 05ec 03F48003 		and	r3, r3, #4194304
 995              		.loc 1 697 5
 996 05f0 002B     		cmp	r3, #0
 997 05f2 00F08680 		beq	.L108
 698:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 699:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 700:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 701:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 702:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 703:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 998              		.loc 1 703 5
 999 05f6 B24B     		ldr	r3, .L276+4
 1000 05f8 1B68     		ldr	r3, [r3]
 1001 05fa B14A     		ldr	r2, .L276+4
 1002 05fc 43F48073 		orr	r3, r3, #256
 1003 0600 1360     		str	r3, [r2]
 704:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 705:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 706:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 1004              		.loc 1 706 17
 1005 0602 FFF7FEFF 		bl	HAL_GetTick
 1006 0606 3861     		str	r0, [r7, #16]
 707:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 708:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 1007              		.loc 1 708 10
 1008 0608 09E0     		b	.L109
 1009              	.L111:
 709:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 710:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1010              		.loc 1 710 11
 1011 060a FFF7FEFF 		bl	HAL_GetTick
 1012 060e 0246     		mov	r2, r0
 1013              		.loc 1 710 25
 1014 0610 3B69     		ldr	r3, [r7, #16]
 1015 0612 D31A     		subs	r3, r2, r3
 1016              		.loc 1 710 9
 1017 0614 642B     		cmp	r3, #100
 1018 0616 02D9     		bls	.L109
 711:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 712:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 1019              		.loc 1 712 13
 1020 0618 0323     		movs	r3, #3
 1021 061a FB75     		strb	r3, [r7, #23]
 713:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1022              		.loc 1 713 9
 1023 061c 05E0     		b	.L110
 1024              	.L109:
 708:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1025              		.loc 1 708 15
 1026 061e A84B     		ldr	r3, .L276+4
 1027 0620 1B68     		ldr	r3, [r3]
 708:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1028              		.loc 1 708 21
 1029 0622 03F48073 		and	r3, r3, #256
 708:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1030              		.loc 1 708 10
ARM GAS  /tmp/cctM9lCy.s 			page 32


 1031 0626 002B     		cmp	r3, #0
 1032 0628 EFD0     		beq	.L111
 1033              	.L110:
 714:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 715:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 716:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 717:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1034              		.loc 1 717 7
 1035 062a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1036 062c 002B     		cmp	r3, #0
 1037 062e 66D1     		bne	.L112
 718:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 719:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 720:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 1038              		.loc 1 720 14
 1039 0630 A24B     		ldr	r3, .L276
 1040 0632 1A6F     		ldr	r2, [r3, #112]
 1041              		.loc 1 720 57
 1042 0634 7B68     		ldr	r3, [r7, #4]
 1043 0636 D3F8B030 		ldr	r3, [r3, #176]
 1044              		.loc 1 720 40
 1045 063a 5340     		eors	r3, r3, r2
 1046 063c 03F44073 		and	r3, r3, #768
 1047              		.loc 1 720 9
 1048 0640 002B     		cmp	r3, #0
 1049 0642 13D0     		beq	.L113
 721:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 722:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 723:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 1050              		.loc 1 723 22
 1051 0644 9D4B     		ldr	r3, .L276
 1052 0646 1B6F     		ldr	r3, [r3, #112]
 1053              		.loc 1 723 16
 1054 0648 23F44073 		bic	r3, r3, #768
 1055 064c FB60     		str	r3, [r7, #12]
 724:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 725:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 1056              		.loc 1 725 9
 1057 064e 9B4B     		ldr	r3, .L276
 1058 0650 1B6F     		ldr	r3, [r3, #112]
 1059 0652 9A4A     		ldr	r2, .L276
 1060 0654 43F48033 		orr	r3, r3, #65536
 1061 0658 1367     		str	r3, [r2, #112]
 726:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 1062              		.loc 1 726 9
 1063 065a 984B     		ldr	r3, .L276
 1064 065c 1B6F     		ldr	r3, [r3, #112]
 1065 065e 974A     		ldr	r2, .L276
 1066 0660 23F48033 		bic	r3, r3, #65536
 1067 0664 1367     		str	r3, [r2, #112]
 727:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 728:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         RCC->BDCR = tmpreg;
 1068              		.loc 1 728 12
 1069 0666 954A     		ldr	r2, .L276
 1070              		.loc 1 728 19
 1071 0668 FB68     		ldr	r3, [r7, #12]
 1072 066a 1367     		str	r3, [r2, #112]
ARM GAS  /tmp/cctM9lCy.s 			page 33


 1073              	.L113:
 729:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 730:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 731:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* If LSE is selected as RTC clock source, wait for LSE reactivation */
 732:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 1074              		.loc 1 732 23
 1075 066c 7B68     		ldr	r3, [r7, #4]
 1076 066e D3F8B030 		ldr	r3, [r3, #176]
 1077              		.loc 1 732 9
 1078 0672 B3F5807F 		cmp	r3, #256
 1079 0676 15D1     		bne	.L114
 733:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 734:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 735:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 1080              		.loc 1 735 21
 1081 0678 FFF7FEFF 		bl	HAL_GetTick
 1082 067c 3861     		str	r0, [r7, #16]
 736:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 737:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 738:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 1083              		.loc 1 738 14
 1084 067e 0BE0     		b	.L115
 1085              	.L116:
 739:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 740:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1086              		.loc 1 740 15
 1087 0680 FFF7FEFF 		bl	HAL_GetTick
 1088 0684 0246     		mov	r2, r0
 1089              		.loc 1 740 29
 1090 0686 3B69     		ldr	r3, [r7, #16]
 1091 0688 D31A     		subs	r3, r2, r3
 1092              		.loc 1 740 13
 1093 068a 41F28832 		movw	r2, #5000
 1094 068e 9342     		cmp	r3, r2
 1095 0690 02D9     		bls	.L115
 741:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 742:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 1096              		.loc 1 742 17
 1097 0692 0323     		movs	r3, #3
 1098 0694 FB75     		strb	r3, [r7, #23]
 743:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             break;
 1099              		.loc 1 743 13
 1100 0696 05E0     		b	.L114
 1101              	.L115:
 738:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1102              		.loc 1 738 15
 1103 0698 884B     		ldr	r3, .L276
 1104 069a 1B6F     		ldr	r3, [r3, #112]
 1105 069c 03F00203 		and	r3, r3, #2
 738:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1106              		.loc 1 738 14
 1107 06a0 002B     		cmp	r3, #0
 1108 06a2 EDD0     		beq	.L116
 1109              	.L114:
 744:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 745:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 746:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cctM9lCy.s 			page 34


 747:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 748:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 1110              		.loc 1 748 9
 1111 06a4 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1112 06a6 002B     		cmp	r3, #0
 1113 06a8 26D1     		bne	.L117
 749:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 750:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 1114              		.loc 1 750 9
 1115 06aa 7B68     		ldr	r3, [r7, #4]
 1116 06ac D3F8B030 		ldr	r3, [r3, #176]
 1117 06b0 03F44073 		and	r3, r3, #768
 1118 06b4 B3F5407F 		cmp	r3, #768
 1119 06b8 0DD1     		bne	.L118
 1120              		.loc 1 750 9 is_stmt 0 discriminator 1
 1121 06ba 804B     		ldr	r3, .L276
 1122 06bc 1B69     		ldr	r3, [r3, #16]
 1123 06be 23F47C52 		bic	r2, r3, #16128
 1124 06c2 7B68     		ldr	r3, [r7, #4]
 1125 06c4 D3F8B030 		ldr	r3, [r3, #176]
 1126 06c8 1909     		lsrs	r1, r3, #4
 1127 06ca 7E4B     		ldr	r3, .L276+8
 1128 06cc 0B40     		ands	r3, r3, r1
 1129 06ce 7B49     		ldr	r1, .L276
 1130 06d0 1343     		orrs	r3, r3, r2
 1131 06d2 0B61     		str	r3, [r1, #16]
 1132 06d4 05E0     		b	.L119
 1133              	.L118:
 1134              		.loc 1 750 9 discriminator 2
 1135 06d6 794B     		ldr	r3, .L276
 1136 06d8 1B69     		ldr	r3, [r3, #16]
 1137 06da 784A     		ldr	r2, .L276
 1138 06dc 23F47C53 		bic	r3, r3, #16128
 1139 06e0 1361     		str	r3, [r2, #16]
 1140              	.L119:
 1141              		.loc 1 750 9 discriminator 4
 1142 06e2 764B     		ldr	r3, .L276
 1143 06e4 1A6F     		ldr	r2, [r3, #112]
 1144 06e6 7B68     		ldr	r3, [r7, #4]
 1145 06e8 D3F8B030 		ldr	r3, [r3, #176]
 1146 06ec C3F30B03 		ubfx	r3, r3, #0, #12
 1147 06f0 7249     		ldr	r1, .L276
 1148 06f2 1343     		orrs	r3, r3, r2
 1149 06f4 0B67     		str	r3, [r1, #112]
 1150 06f6 04E0     		b	.L108
 1151              	.L117:
 751:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 752:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
 753:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 754:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* set overall return value */
 755:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = ret;
 1152              		.loc 1 755 16 is_stmt 1
 1153 06f8 FB7D     		ldrb	r3, [r7, #23]
 1154 06fa BB75     		strb	r3, [r7, #22]
 1155 06fc 01E0     		b	.L108
 1156              	.L112:
 756:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cctM9lCy.s 			page 35


 757:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 758:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 759:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 760:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 761:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1157              		.loc 1 761 14
 1158 06fe FB7D     		ldrb	r3, [r7, #23]
 1159 0700 BB75     		strb	r3, [r7, #22]
 1160              	.L108:
 762:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 763:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 764:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 765:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 766:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART1/6 configuration --------------------------*/
 767:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 1161              		.loc 1 767 21
 1162 0702 7B68     		ldr	r3, [r7, #4]
 1163 0704 1B68     		ldr	r3, [r3]
 1164              		.loc 1 767 45
 1165 0706 03F00103 		and	r3, r3, #1
 1166              		.loc 1 767 5
 1167 070a 002B     		cmp	r3, #0
 1168 070c 7DD0     		beq	.L121
 768:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 769:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart16ClockSelection)
 1169              		.loc 1 769 25
 1170 070e 7B68     		ldr	r3, [r7, #4]
 1171 0710 9B6F     		ldr	r3, [r3, #120]
 1172              		.loc 1 769 5
 1173 0712 282B     		cmp	r3, #40
 1174 0714 66D8     		bhi	.L122
 1175 0716 01A2     		adr	r2, .L124
 1176 0718 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1177              		.p2align 2
 1178              	.L124:
 1179 071c EB070000 		.word	.L252+1
 1180 0720 E5070000 		.word	.L122+1
 1181 0724 E5070000 		.word	.L122+1
 1182 0728 E5070000 		.word	.L122+1
 1183 072c E5070000 		.word	.L122+1
 1184 0730 E5070000 		.word	.L122+1
 1185 0734 E5070000 		.word	.L122+1
 1186 0738 E5070000 		.word	.L122+1
 1187 073c C1070000 		.word	.L128+1
 1188 0740 E5070000 		.word	.L122+1
 1189 0744 E5070000 		.word	.L122+1
 1190 0748 E5070000 		.word	.L122+1
 1191 074c E5070000 		.word	.L122+1
 1192 0750 E5070000 		.word	.L122+1
 1193 0754 E5070000 		.word	.L122+1
 1194 0758 E5070000 		.word	.L122+1
 1195 075c D3070000 		.word	.L127+1
 1196 0760 E5070000 		.word	.L122+1
 1197 0764 E5070000 		.word	.L122+1
 1198 0768 E5070000 		.word	.L122+1
 1199 076c E5070000 		.word	.L122+1
 1200 0770 E5070000 		.word	.L122+1
ARM GAS  /tmp/cctM9lCy.s 			page 36


 1201 0774 E5070000 		.word	.L122+1
 1202 0778 E5070000 		.word	.L122+1
 1203 077c EB070000 		.word	.L252+1
 1204 0780 E5070000 		.word	.L122+1
 1205 0784 E5070000 		.word	.L122+1
 1206 0788 E5070000 		.word	.L122+1
 1207 078c E5070000 		.word	.L122+1
 1208 0790 E5070000 		.word	.L122+1
 1209 0794 E5070000 		.word	.L122+1
 1210 0798 E5070000 		.word	.L122+1
 1211 079c EB070000 		.word	.L252+1
 1212 07a0 E5070000 		.word	.L122+1
 1213 07a4 E5070000 		.word	.L122+1
 1214 07a8 E5070000 		.word	.L122+1
 1215 07ac E5070000 		.word	.L122+1
 1216 07b0 E5070000 		.word	.L122+1
 1217 07b4 E5070000 		.word	.L122+1
 1218 07b8 E5070000 		.word	.L122+1
 1219 07bc EB070000 		.word	.L252+1
 1220              		.p2align 1
 1221              	.L128:
 770:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 771:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_D2PCLK2: /* D2PCLK2 as clock source for USART1/6 */
 772:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 773:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 774:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 775:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
 776:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1222              		.loc 1 776 13
 1223 07c0 7B68     		ldr	r3, [r7, #4]
 1224 07c2 0433     		adds	r3, r3, #4
 1225 07c4 0121     		movs	r1, #1
 1226 07c6 1846     		mov	r0, r3
 1227 07c8 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1228 07cc 0346     		mov	r3, r0
 1229 07ce FB75     		strb	r3, [r7, #23]
 777:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 778:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1230              		.loc 1 778 7
 1231 07d0 0CE0     		b	.L130
 1232              	.L127:
 779:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 780:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
 781:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1233              		.loc 1 781 13
 1234 07d2 7B68     		ldr	r3, [r7, #4]
 1235 07d4 2433     		adds	r3, r3, #36
 1236 07d6 0121     		movs	r1, #1
 1237 07d8 1846     		mov	r0, r3
 1238 07da FFF7FEFF 		bl	RCCEx_PLL3_Config
 1239 07de 0346     		mov	r3, r0
 1240 07e0 FB75     		strb	r3, [r7, #23]
 782:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 783:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1241              		.loc 1 783 7
 1242 07e2 03E0     		b	.L130
 1243              	.L122:
ARM GAS  /tmp/cctM9lCy.s 			page 37


 784:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 785:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_HSI:
 786:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART1/6 clock */
 787:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 788:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 789:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 790:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_CSI:
 791:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART1/6 clock */
 792:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 793:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 794:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 795:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_LSE:
 796:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART1/6 clock */
 797:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 798:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 799:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 800:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 801:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1244              		.loc 1 801 11
 1245 07e4 0123     		movs	r3, #1
 1246 07e6 FB75     		strb	r3, [r7, #23]
 802:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1247              		.loc 1 802 7
 1248 07e8 00E0     		b	.L130
 1249              	.L252:
 773:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1250              		.loc 1 773 7
 1251 07ea 00BF     		nop
 1252              	.L130:
 803:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 804:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 805:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1253              		.loc 1 805 7
 1254 07ec FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1255 07ee 002B     		cmp	r3, #0
 1256 07f0 09D1     		bne	.L131
 806:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 807:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART1/6 clock */
 808:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 1257              		.loc 1 808 7
 1258 07f2 324B     		ldr	r3, .L276
 1259 07f4 5B6D     		ldr	r3, [r3, #84]
 1260 07f6 23F03802 		bic	r2, r3, #56
 1261 07fa 7B68     		ldr	r3, [r7, #4]
 1262 07fc 9B6F     		ldr	r3, [r3, #120]
 1263 07fe 2F49     		ldr	r1, .L276
 1264 0800 1343     		orrs	r3, r3, r2
 1265 0802 4B65     		str	r3, [r1, #84]
 1266 0804 01E0     		b	.L121
 1267              	.L131:
 809:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 810:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 811:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 812:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 813:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1268              		.loc 1 813 14
 1269 0806 FB7D     		ldrb	r3, [r7, #23]
ARM GAS  /tmp/cctM9lCy.s 			page 38


 1270 0808 BB75     		strb	r3, [r7, #22]
 1271              	.L121:
 814:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 815:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 816:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 817:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
 818:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART2345
 1272              		.loc 1 818 21
 1273 080a 7B68     		ldr	r3, [r7, #4]
 1274 080c 1B68     		ldr	r3, [r3]
 1275              		.loc 1 818 45
 1276 080e 03F00203 		and	r3, r3, #2
 1277              		.loc 1 818 5
 1278 0812 002B     		cmp	r3, #0
 1279 0814 37D0     		beq	.L132
 819:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 820:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart234578ClockSelection)
 1280              		.loc 1 820 25
 1281 0816 7B68     		ldr	r3, [r7, #4]
 1282 0818 5B6F     		ldr	r3, [r3, #116]
 1283              		.loc 1 820 5
 1284 081a 052B     		cmp	r3, #5
 1285 081c 20D8     		bhi	.L133
 1286 081e 01A2     		adr	r2, .L135
 1287 0820 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1288              		.p2align 2
 1289              	.L135:
 1290 0824 67080000 		.word	.L253+1
 1291 0828 3D080000 		.word	.L139+1
 1292 082c 4F080000 		.word	.L138+1
 1293 0830 67080000 		.word	.L253+1
 1294 0834 67080000 		.word	.L253+1
 1295 0838 67080000 		.word	.L253+1
 1296              		.p2align 1
 1297              	.L139:
 821:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 822:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_D2PCLK1: /* D2PCLK1 as clock source for USART2/3/4/5/7/8 */
 823:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 824:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 825:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 826:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
 827:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1298              		.loc 1 827 13
 1299 083c 7B68     		ldr	r3, [r7, #4]
 1300 083e 0433     		adds	r3, r3, #4
 1301 0840 0121     		movs	r1, #1
 1302 0842 1846     		mov	r0, r3
 1303 0844 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1304 0848 0346     		mov	r3, r0
 1305 084a FB75     		strb	r3, [r7, #23]
 828:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 829:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1306              		.loc 1 829 7
 1307 084c 0CE0     		b	.L141
 1308              	.L138:
 830:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 831:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
ARM GAS  /tmp/cctM9lCy.s 			page 39


 832:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1309              		.loc 1 832 13
 1310 084e 7B68     		ldr	r3, [r7, #4]
 1311 0850 2433     		adds	r3, r3, #36
 1312 0852 0121     		movs	r1, #1
 1313 0854 1846     		mov	r0, r3
 1314 0856 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1315 085a 0346     		mov	r3, r0
 1316 085c FB75     		strb	r3, [r7, #23]
 833:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 834:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1317              		.loc 1 834 7
 1318 085e 03E0     		b	.L141
 1319              	.L133:
 835:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 836:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_HSI:
 837:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
 838:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 839:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 840:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 841:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_CSI:
 842:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
 843:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 844:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 845:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 846:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_LSE:
 847:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
 848:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 849:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 850:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 851:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 852:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1320              		.loc 1 852 11
 1321 0860 0123     		movs	r3, #1
 1322 0862 FB75     		strb	r3, [r7, #23]
 853:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1323              		.loc 1 853 7
 1324 0864 00E0     		b	.L141
 1325              	.L253:
 824:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1326              		.loc 1 824 7
 1327 0866 00BF     		nop
 1328              	.L141:
 854:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 855:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 856:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1329              		.loc 1 856 7
 1330 0868 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1331 086a 002B     		cmp	r3, #0
 1332 086c 09D1     		bne	.L142
 857:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 858:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART2/3/4/5/7/8 clock */
 859:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 1333              		.loc 1 859 7
 1334 086e 134B     		ldr	r3, .L276
 1335 0870 5B6D     		ldr	r3, [r3, #84]
 1336 0872 23F00702 		bic	r2, r3, #7
ARM GAS  /tmp/cctM9lCy.s 			page 40


 1337 0876 7B68     		ldr	r3, [r7, #4]
 1338 0878 5B6F     		ldr	r3, [r3, #116]
 1339 087a 1049     		ldr	r1, .L276
 1340 087c 1343     		orrs	r3, r3, r2
 1341 087e 4B65     		str	r3, [r1, #84]
 1342 0880 01E0     		b	.L132
 1343              	.L142:
 860:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 861:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 862:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 863:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 864:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1344              		.loc 1 864 14
 1345 0882 FB7D     		ldrb	r3, [r7, #23]
 1346 0884 BB75     		strb	r3, [r7, #22]
 1347              	.L132:
 865:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 866:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 867:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 868:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 Configuration -------------------------*/
 869:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 1348              		.loc 1 869 21
 1349 0886 7B68     		ldr	r3, [r7, #4]
 1350 0888 1B68     		ldr	r3, [r3]
 1351              		.loc 1 869 45
 1352 088a 03F00403 		and	r3, r3, #4
 1353              		.loc 1 869 5
 1354 088e 002B     		cmp	r3, #0
 1355 0890 40D0     		beq	.L143
 870:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 871:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lpuart1ClockSelection)
 1356              		.loc 1 871 25
 1357 0892 7B68     		ldr	r3, [r7, #4]
 1358 0894 D3F89030 		ldr	r3, [r3, #144]
 1359              		.loc 1 871 5
 1360 0898 052B     		cmp	r3, #5
 1361 089a 27D8     		bhi	.L144
 1362 089c 01A2     		adr	r2, .L146
 1363 089e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1364 08a2 00BF     		.p2align 2
 1365              	.L146:
 1366 08a4 F3080000 		.word	.L254+1
 1367 08a8 C9080000 		.word	.L150+1
 1368 08ac DB080000 		.word	.L149+1
 1369 08b0 F3080000 		.word	.L254+1
 1370 08b4 F3080000 		.word	.L254+1
 1371 08b8 F3080000 		.word	.L254+1
 1372              		.p2align 1
 1373              	.L277:
 1374              		.align	2
 1375              	.L276:
 1376 08bc 00440258 		.word	1476543488
 1377 08c0 00480258 		.word	1476544512
 1378 08c4 CFFFFF00 		.word	16777167
 1379              	.L150:
 872:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 873:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_D3PCLK1: /* D3PCLK1 as clock source for LPUART1 */
ARM GAS  /tmp/cctM9lCy.s 			page 41


 874:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 875:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 876:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 877:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
 878:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1380              		.loc 1 878 13
 1381 08c8 7B68     		ldr	r3, [r7, #4]
 1382 08ca 0433     		adds	r3, r3, #4
 1383 08cc 0121     		movs	r1, #1
 1384 08ce 1846     		mov	r0, r3
 1385 08d0 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1386 08d4 0346     		mov	r3, r0
 1387 08d6 FB75     		strb	r3, [r7, #23]
 879:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 880:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1388              		.loc 1 880 7
 1389 08d8 0CE0     		b	.L152
 1390              	.L149:
 881:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 882:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
 883:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1391              		.loc 1 883 13
 1392 08da 7B68     		ldr	r3, [r7, #4]
 1393 08dc 2433     		adds	r3, r3, #36
 1394 08de 0121     		movs	r1, #1
 1395 08e0 1846     		mov	r0, r3
 1396 08e2 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1397 08e6 0346     		mov	r3, r0
 1398 08e8 FB75     		strb	r3, [r7, #23]
 884:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 885:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1399              		.loc 1 885 7
 1400 08ea 03E0     		b	.L152
 1401              	.L144:
 886:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 887:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_HSI:
 888:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of LPUART1 clock */
 889:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 890:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 891:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 892:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_CSI:
 893:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of LPUART1 clock */
 894:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 895:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 896:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 897:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_LSE:
 898:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of LPUART1 clock */
 899:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 900:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 901:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 902:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 903:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1402              		.loc 1 903 11
 1403 08ec 0123     		movs	r3, #1
 1404 08ee FB75     		strb	r3, [r7, #23]
 904:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1405              		.loc 1 904 7
ARM GAS  /tmp/cctM9lCy.s 			page 42


 1406 08f0 00E0     		b	.L152
 1407              	.L254:
 875:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1408              		.loc 1 875 7
 1409 08f2 00BF     		nop
 1410              	.L152:
 905:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 906:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 907:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1411              		.loc 1 907 7
 1412 08f4 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1413 08f6 002B     		cmp	r3, #0
 1414 08f8 0AD1     		bne	.L153
 908:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 909:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPUART1 clock */
 910:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 1415              		.loc 1 910 7
 1416 08fa B34B     		ldr	r3, .L278
 1417 08fc 9B6D     		ldr	r3, [r3, #88]
 1418 08fe 23F00702 		bic	r2, r3, #7
 1419 0902 7B68     		ldr	r3, [r7, #4]
 1420 0904 D3F89030 		ldr	r3, [r3, #144]
 1421 0908 AF49     		ldr	r1, .L278
 1422 090a 1343     		orrs	r3, r3, r2
 1423 090c 8B65     		str	r3, [r1, #88]
 1424 090e 01E0     		b	.L143
 1425              	.L153:
 911:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 912:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 913:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 914:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 915:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1426              		.loc 1 915 14
 1427 0910 FB7D     		ldrb	r3, [r7, #23]
 1428 0912 BB75     		strb	r3, [r7, #22]
 1429              	.L143:
 916:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 917:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 918:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 919:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration -------------------------------*/
 920:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 1430              		.loc 1 920 21
 1431 0914 7B68     		ldr	r3, [r7, #4]
 1432 0916 1B68     		ldr	r3, [r3]
 1433              		.loc 1 920 45
 1434 0918 03F02003 		and	r3, r3, #32
 1435              		.loc 1 920 5
 1436 091c 002B     		cmp	r3, #0
 1437 091e 44D0     		beq	.L154
 921:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 922:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim1ClockSelection)
 1438              		.loc 1 922 25
 1439 0920 7B68     		ldr	r3, [r7, #4]
 1440 0922 D3F88C30 		ldr	r3, [r3, #140]
 1441              		.loc 1 922 5
 1442 0926 B3F1005F 		cmp	r3, #536870912
 1443 092a 1BD0     		beq	.L155
ARM GAS  /tmp/cctM9lCy.s 			page 43


 1444 092c B3F1005F 		cmp	r3, #536870912
 1445 0930 05D8     		bhi	.L156
 1446 0932 002B     		cmp	r3, #0
 1447 0934 22D0     		beq	.L255
 1448 0936 B3F1805F 		cmp	r3, #268435456
 1449 093a 0AD0     		beq	.L158
 1450 093c 1BE0     		b	.L159
 1451              	.L156:
 1452 093e B3F1804F 		cmp	r3, #1073741824
 1453 0942 1DD0     		beq	.L256
 1454 0944 B3F1A04F 		cmp	r3, #1342177280
 1455 0948 1CD0     		beq	.L257
 1456 094a B3F1405F 		cmp	r3, #805306368
 1457 094e 1BD0     		beq	.L258
 1458 0950 11E0     		b	.L159
 1459              	.L158:
 923:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 924:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_D2PCLK1:      /* D2PCLK1 as clock source for LPTIM1*/
 925:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 926:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 927:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 928:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/
 929:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 930:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1460              		.loc 1 930 13
 1461 0952 7B68     		ldr	r3, [r7, #4]
 1462 0954 0433     		adds	r3, r3, #4
 1463 0956 0021     		movs	r1, #0
 1464 0958 1846     		mov	r0, r3
 1465 095a FFF7FEFF 		bl	RCCEx_PLL2_Config
 1466 095e 0346     		mov	r3, r0
 1467 0960 FB75     		strb	r3, [r7, #23]
 931:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 932:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 933:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1468              		.loc 1 933 7
 1469 0962 12E0     		b	.L163
 1470              	.L155:
 934:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 935:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
 936:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1471              		.loc 1 936 13
 1472 0964 7B68     		ldr	r3, [r7, #4]
 1473 0966 2433     		adds	r3, r3, #36
 1474 0968 0221     		movs	r1, #2
 1475 096a 1846     		mov	r0, r3
 1476 096c FFF7FEFF 		bl	RCCEx_PLL3_Config
 1477 0970 0346     		mov	r3, r0
 1478 0972 FB75     		strb	r3, [r7, #23]
 937:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 938:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 939:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1479              		.loc 1 939 7
 1480 0974 09E0     		b	.L163
 1481              	.L159:
 940:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 941:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSE:
ARM GAS  /tmp/cctM9lCy.s 			page 44


 942:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM1 clock*/
 943:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 944:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 945:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 946:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSI:
 947:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM1 clock*/
 948:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 949:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 950:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_CLKP:
 951:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
 952:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 953:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 954:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 955:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 956:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1482              		.loc 1 956 11
 1483 0976 0123     		movs	r3, #1
 1484 0978 FB75     		strb	r3, [r7, #23]
 957:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1485              		.loc 1 957 7
 1486 097a 06E0     		b	.L163
 1487              	.L255:
 926:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1488              		.loc 1 926 7
 1489 097c 00BF     		nop
 1490 097e 04E0     		b	.L163
 1491              	.L256:
 949:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_CLKP:
 1492              		.loc 1 949 7
 1493 0980 00BF     		nop
 1494 0982 02E0     		b	.L163
 1495              	.L257:
 953:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1496              		.loc 1 953 7
 1497 0984 00BF     		nop
 1498 0986 00E0     		b	.L163
 1499              	.L258:
 944:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1500              		.loc 1 944 7
 1501 0988 00BF     		nop
 1502              	.L163:
 958:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 959:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 960:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1503              		.loc 1 960 7
 1504 098a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1505 098c 002B     		cmp	r3, #0
 1506 098e 0AD1     		bne	.L164
 961:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 962:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM1 clock*/
 963:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 1507              		.loc 1 963 7
 1508 0990 8D4B     		ldr	r3, .L278
 1509 0992 5B6D     		ldr	r3, [r3, #84]
 1510 0994 23F0E042 		bic	r2, r3, #1879048192
 1511 0998 7B68     		ldr	r3, [r7, #4]
 1512 099a D3F88C30 		ldr	r3, [r3, #140]
ARM GAS  /tmp/cctM9lCy.s 			page 45


 1513 099e 8A49     		ldr	r1, .L278
 1514 09a0 1343     		orrs	r3, r3, r2
 1515 09a2 4B65     		str	r3, [r1, #84]
 1516 09a4 01E0     		b	.L154
 1517              	.L164:
 964:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 965:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 966:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 967:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 968:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1518              		.loc 1 968 14
 1519 09a6 FB7D     		ldrb	r3, [r7, #23]
 1520 09a8 BB75     		strb	r3, [r7, #22]
 1521              	.L154:
 969:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 970:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 971:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 972:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM2 configuration -------------------------------*/
 973:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 1522              		.loc 1 973 21
 1523 09aa 7B68     		ldr	r3, [r7, #4]
 1524 09ac 1B68     		ldr	r3, [r3]
 1525              		.loc 1 973 45
 1526 09ae 03F04003 		and	r3, r3, #64
 1527              		.loc 1 973 5
 1528 09b2 002B     		cmp	r3, #0
 1529 09b4 44D0     		beq	.L165
 974:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 975:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim2ClockSelection)
 1530              		.loc 1 975 25
 1531 09b6 7B68     		ldr	r3, [r7, #4]
 1532 09b8 D3F89830 		ldr	r3, [r3, #152]
 1533              		.loc 1 975 5
 1534 09bc B3F5006F 		cmp	r3, #2048
 1535 09c0 1BD0     		beq	.L166
 1536 09c2 B3F5006F 		cmp	r3, #2048
 1537 09c6 05D8     		bhi	.L167
 1538 09c8 002B     		cmp	r3, #0
 1539 09ca 22D0     		beq	.L259
 1540 09cc B3F5806F 		cmp	r3, #1024
 1541 09d0 0AD0     		beq	.L169
 1542 09d2 1BE0     		b	.L170
 1543              	.L167:
 1544 09d4 B3F5805F 		cmp	r3, #4096
 1545 09d8 1DD0     		beq	.L260
 1546 09da B3F5A05F 		cmp	r3, #5120
 1547 09de 1CD0     		beq	.L261
 1548 09e0 B3F5406F 		cmp	r3, #3072
 1549 09e4 1BD0     		beq	.L262
 1550 09e6 11E0     		b	.L170
 1551              	.L169:
 976:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 977:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for LPTIM2*/
 978:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
 979:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 980:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 981:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/
ARM GAS  /tmp/cctM9lCy.s 			page 46


 982:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 983:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1552              		.loc 1 983 13
 1553 09e8 7B68     		ldr	r3, [r7, #4]
 1554 09ea 0433     		adds	r3, r3, #4
 1555 09ec 0021     		movs	r1, #0
 1556 09ee 1846     		mov	r0, r3
 1557 09f0 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1558 09f4 0346     		mov	r3, r0
 1559 09f6 FB75     		strb	r3, [r7, #23]
 984:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 985:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
 986:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1560              		.loc 1 986 7
 1561 09f8 12E0     		b	.L174
 1562              	.L166:
 987:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 988:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
 989:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1563              		.loc 1 989 13
 1564 09fa 7B68     		ldr	r3, [r7, #4]
 1565 09fc 2433     		adds	r3, r3, #36
 1566 09fe 0221     		movs	r1, #2
 1567 0a00 1846     		mov	r0, r3
 1568 0a02 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1569 0a06 0346     		mov	r3, r0
 1570 0a08 FB75     		strb	r3, [r7, #23]
 990:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
 992:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1571              		.loc 1 992 7
 1572 0a0a 09E0     		b	.L174
 1573              	.L170:
 993:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 994:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSE:
 995:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM2 clock*/
 996:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
 997:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 998:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 999:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSI:
1000:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM2 clock*/
1001:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1002:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1003:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_CLKP:
1004:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
1005:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1006:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1007:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1008:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1009:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1574              		.loc 1 1009 11
 1575 0a0c 0123     		movs	r3, #1
 1576 0a0e FB75     		strb	r3, [r7, #23]
1010:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1577              		.loc 1 1010 7
 1578 0a10 06E0     		b	.L174
 1579              	.L259:
ARM GAS  /tmp/cctM9lCy.s 			page 47


 979:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1580              		.loc 1 979 7
 1581 0a12 00BF     		nop
 1582 0a14 04E0     		b	.L174
 1583              	.L260:
1002:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_CLKP:
 1584              		.loc 1 1002 7
 1585 0a16 00BF     		nop
 1586 0a18 02E0     		b	.L174
 1587              	.L261:
1006:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1588              		.loc 1 1006 7
 1589 0a1a 00BF     		nop
 1590 0a1c 00E0     		b	.L174
 1591              	.L262:
 997:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1592              		.loc 1 997 7
 1593 0a1e 00BF     		nop
 1594              	.L174:
1011:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1012:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1013:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1595              		.loc 1 1013 7
 1596 0a20 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1597 0a22 002B     		cmp	r3, #0
 1598 0a24 0AD1     		bne	.L175
1014:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1015:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM2 clock*/
1016:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 1599              		.loc 1 1016 7
 1600 0a26 684B     		ldr	r3, .L278
 1601 0a28 9B6D     		ldr	r3, [r3, #88]
 1602 0a2a 23F4E052 		bic	r2, r3, #7168
 1603 0a2e 7B68     		ldr	r3, [r7, #4]
 1604 0a30 D3F89830 		ldr	r3, [r3, #152]
 1605 0a34 6449     		ldr	r1, .L278
 1606 0a36 1343     		orrs	r3, r3, r2
 1607 0a38 8B65     		str	r3, [r1, #88]
 1608 0a3a 01E0     		b	.L165
 1609              	.L175:
1017:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1018:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1019:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1020:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1021:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1610              		.loc 1 1021 14
 1611 0a3c FB7D     		ldrb	r3, [r7, #23]
 1612 0a3e BB75     		strb	r3, [r7, #22]
 1613              	.L165:
1022:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1023:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1024:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1025:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM345 configuration -------------------------------*/
1026:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 1614              		.loc 1 1026 21
 1615 0a40 7B68     		ldr	r3, [r7, #4]
 1616 0a42 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cctM9lCy.s 			page 48


 1617              		.loc 1 1026 45
 1618 0a44 03F08003 		and	r3, r3, #128
 1619              		.loc 1 1026 5
 1620 0a48 002B     		cmp	r3, #0
 1621 0a4a 44D0     		beq	.L176
1027:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1028:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim345ClockSelection)
 1622              		.loc 1 1028 25
 1623 0a4c 7B68     		ldr	r3, [r7, #4]
 1624 0a4e D3F89C30 		ldr	r3, [r3, #156]
 1625              		.loc 1 1028 5
 1626 0a52 B3F5804F 		cmp	r3, #16384
 1627 0a56 1BD0     		beq	.L177
 1628 0a58 B3F5804F 		cmp	r3, #16384
 1629 0a5c 05D8     		bhi	.L178
 1630 0a5e 002B     		cmp	r3, #0
 1631 0a60 22D0     		beq	.L263
 1632 0a62 B3F5005F 		cmp	r3, #8192
 1633 0a66 0AD0     		beq	.L180
 1634 0a68 1BE0     		b	.L181
 1635              	.L178:
 1636 0a6a B3F5004F 		cmp	r3, #32768
 1637 0a6e 1DD0     		beq	.L264
 1638 0a70 B3F5204F 		cmp	r3, #40960
 1639 0a74 1CD0     		beq	.L265
 1640 0a76 B3F5C04F 		cmp	r3, #24576
 1641 0a7a 1BD0     		beq	.L266
 1642 0a7c 11E0     		b	.L181
 1643              	.L180:
1029:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1030:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1031:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for LPTIM3/4/5 */
1032:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1033:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1034:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1035:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
1036:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1644              		.loc 1 1036 13
 1645 0a7e 7B68     		ldr	r3, [r7, #4]
 1646 0a80 0433     		adds	r3, r3, #4
 1647 0a82 0021     		movs	r1, #0
 1648 0a84 1846     		mov	r0, r3
 1649 0a86 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1650 0a8a 0346     		mov	r3, r0
 1651 0a8c FB75     		strb	r3, [r7, #23]
1037:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1038:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1039:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1652              		.loc 1 1039 7
 1653 0a8e 12E0     		b	.L185
 1654              	.L177:
1040:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1041:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
1042:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1655              		.loc 1 1042 13
 1656 0a90 7B68     		ldr	r3, [r7, #4]
 1657 0a92 2433     		adds	r3, r3, #36
ARM GAS  /tmp/cctM9lCy.s 			page 49


 1658 0a94 0221     		movs	r1, #2
 1659 0a96 1846     		mov	r0, r3
 1660 0a98 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1661 0a9c 0346     		mov	r3, r0
 1662 0a9e FB75     		strb	r3, [r7, #23]
1043:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1044:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1045:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1663              		.loc 1 1045 7
 1664 0aa0 09E0     		b	.L185
 1665              	.L181:
1046:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1047:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSE:
1048:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM3/4/5 clock */
1049:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1050:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1051:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1052:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSI:
1053:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM3/4/5 clock */
1054:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1055:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1056:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_CLKP:
1057:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
1058:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1060:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1061:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1062:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1666              		.loc 1 1062 11
 1667 0aa2 0123     		movs	r3, #1
 1668 0aa4 FB75     		strb	r3, [r7, #23]
1063:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1669              		.loc 1 1063 7
 1670 0aa6 06E0     		b	.L185
 1671              	.L263:
1033:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1672              		.loc 1 1033 7
 1673 0aa8 00BF     		nop
 1674 0aaa 04E0     		b	.L185
 1675              	.L264:
1055:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_CLKP:
 1676              		.loc 1 1055 7
 1677 0aac 00BF     		nop
 1678 0aae 02E0     		b	.L185
 1679              	.L265:
1059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1680              		.loc 1 1059 7
 1681 0ab0 00BF     		nop
 1682 0ab2 00E0     		b	.L185
 1683              	.L266:
1050:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1684              		.loc 1 1050 7
 1685 0ab4 00BF     		nop
 1686              	.L185:
1064:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1065:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1066:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
ARM GAS  /tmp/cctM9lCy.s 			page 50


 1687              		.loc 1 1066 7
 1688 0ab6 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1689 0ab8 002B     		cmp	r3, #0
 1690 0aba 0AD1     		bne	.L186
1067:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1068:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM3/4/5 clock */
1069:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 1691              		.loc 1 1069 7
 1692 0abc 424B     		ldr	r3, .L278
 1693 0abe 9B6D     		ldr	r3, [r3, #88]
 1694 0ac0 23F46042 		bic	r2, r3, #57344
 1695 0ac4 7B68     		ldr	r3, [r7, #4]
 1696 0ac6 D3F89C30 		ldr	r3, [r3, #156]
 1697 0aca 3F49     		ldr	r1, .L278
 1698 0acc 1343     		orrs	r3, r3, r2
 1699 0ace 8B65     		str	r3, [r1, #88]
 1700 0ad0 01E0     		b	.L176
 1701              	.L186:
1070:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1071:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1072:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1073:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1074:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1702              		.loc 1 1074 14
 1703 0ad2 FB7D     		ldrb	r3, [r7, #23]
 1704 0ad4 BB75     		strb	r3, [r7, #22]
 1705              	.L176:
1075:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1076:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1077:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1078:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C1/2/3 Configuration ------------------------*/
1079:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 1706              		.loc 1 1079 21
 1707 0ad6 7B68     		ldr	r3, [r7, #4]
 1708 0ad8 1B68     		ldr	r3, [r3]
 1709              		.loc 1 1079 45
 1710 0ada 03F00803 		and	r3, r3, #8
 1711              		.loc 1 1079 5
 1712 0ade 002B     		cmp	r3, #0
 1713 0ae0 1BD0     		beq	.L187
1080:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1081:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1082:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
1083:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1084:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 1714              		.loc 1 1084 23
 1715 0ae2 7B68     		ldr	r3, [r7, #4]
 1716 0ae4 D3F88030 		ldr	r3, [r3, #128]
 1717              		.loc 1 1084 8
 1718 0ae8 B3F5805F 		cmp	r3, #4096
 1719 0aec 0BD1     		bne	.L188
1085:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1086:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 1720              		.loc 1 1086 12
 1721 0aee 7B68     		ldr	r3, [r7, #4]
 1722 0af0 2433     		adds	r3, r3, #36
 1723 0af2 0221     		movs	r1, #2
ARM GAS  /tmp/cctM9lCy.s 			page 51


 1724 0af4 1846     		mov	r0, r3
 1725 0af6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1726 0afa 0346     		mov	r3, r0
 1727              		.loc 1 1086 11
 1728 0afc 002B     		cmp	r3, #0
 1729 0afe 0CD0     		beq	.L187
1087:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1088:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 1730              		.loc 1 1088 18
 1731 0b00 0123     		movs	r3, #1
 1732 0b02 BB75     		strb	r3, [r7, #22]
 1733 0b04 09E0     		b	.L187
 1734              	.L188:
1089:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1090:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1091:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1092:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1093:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1094:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 1735              		.loc 1 1094 7
 1736 0b06 304B     		ldr	r3, .L278
 1737 0b08 5B6D     		ldr	r3, [r3, #84]
 1738 0b0a 23F44052 		bic	r2, r3, #12288
 1739 0b0e 7B68     		ldr	r3, [r7, #4]
 1740 0b10 D3F88030 		ldr	r3, [r3, #128]
 1741 0b14 2C49     		ldr	r1, .L278
 1742 0b16 1343     		orrs	r3, r3, r2
 1743 0b18 4B65     		str	r3, [r1, #84]
 1744              	.L187:
1095:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1096:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1097:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1098:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1099:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C4 Configuration ------------------------*/
1100:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 1745              		.loc 1 1100 21
 1746 0b1a 7B68     		ldr	r3, [r7, #4]
 1747 0b1c 1B68     		ldr	r3, [r3]
 1748              		.loc 1 1100 45
 1749 0b1e 03F01003 		and	r3, r3, #16
 1750              		.loc 1 1100 5
 1751 0b22 002B     		cmp	r3, #0
 1752 0b24 1BD0     		beq	.L190
1101:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1102:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1103:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
1104:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1105:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 1753              		.loc 1 1105 23
 1754 0b26 7B68     		ldr	r3, [r7, #4]
 1755 0b28 D3F89430 		ldr	r3, [r3, #148]
 1756              		.loc 1 1105 8
 1757 0b2c B3F5807F 		cmp	r3, #256
 1758 0b30 0BD1     		bne	.L191
1106:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1107:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 1759              		.loc 1 1107 10
ARM GAS  /tmp/cctM9lCy.s 			page 52


 1760 0b32 7B68     		ldr	r3, [r7, #4]
 1761 0b34 2433     		adds	r3, r3, #36
 1762 0b36 0221     		movs	r1, #2
 1763 0b38 1846     		mov	r0, r3
 1764 0b3a FFF7FEFF 		bl	RCCEx_PLL3_Config
 1765 0b3e 0346     		mov	r3, r0
 1766              		.loc 1 1107 9
 1767 0b40 002B     		cmp	r3, #0
 1768 0b42 0CD0     		beq	.L190
1108:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1109:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 1769              		.loc 1 1109 16
 1770 0b44 0123     		movs	r3, #1
 1771 0b46 BB75     		strb	r3, [r7, #22]
 1772 0b48 09E0     		b	.L190
 1773              	.L191:
1110:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1111:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1112:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1113:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1114:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1115:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 1774              		.loc 1 1115 7
 1775 0b4a 1F4B     		ldr	r3, .L278
 1776 0b4c 9B6D     		ldr	r3, [r3, #88]
 1777 0b4e 23F44072 		bic	r2, r3, #768
 1778 0b52 7B68     		ldr	r3, [r7, #4]
 1779 0b54 D3F89430 		ldr	r3, [r3, #148]
 1780 0b58 1B49     		ldr	r1, .L278
 1781 0b5a 1343     		orrs	r3, r3, r2
 1782 0b5c 8B65     		str	r3, [r1, #88]
 1783              	.L190:
1116:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1117:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1118:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1119:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- ADC configuration -------------------------------*/
1120:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 1784              		.loc 1 1120 21
 1785 0b5e 7B68     		ldr	r3, [r7, #4]
 1786 0b60 1B68     		ldr	r3, [r3]
 1787              		.loc 1 1120 45
 1788 0b62 03F40023 		and	r3, r3, #524288
 1789              		.loc 1 1120 5
 1790 0b66 002B     		cmp	r3, #0
 1791 0b68 32D0     		beq	.L193
1121:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1122:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->AdcClockSelection)
 1792              		.loc 1 1122 25
 1793 0b6a 7B68     		ldr	r3, [r7, #4]
 1794 0b6c D3F8A030 		ldr	r3, [r3, #160]
 1795              		.loc 1 1122 5
 1796 0b70 B3F5803F 		cmp	r3, #65536
 1797 0b74 0DD0     		beq	.L194
 1798 0b76 B3F5003F 		cmp	r3, #131072
 1799 0b7a 16D0     		beq	.L267
 1800 0b7c 002B     		cmp	r3, #0
 1801 0b7e 11D1     		bne	.L196
ARM GAS  /tmp/cctM9lCy.s 			page 53


1123:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1124:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/
1126:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1127:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1802              		.loc 1 1127 13
 1803 0b80 7B68     		ldr	r3, [r7, #4]
 1804 0b82 0433     		adds	r3, r3, #4
 1805 0b84 0021     		movs	r1, #0
 1806 0b86 1846     		mov	r0, r3
 1807 0b88 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1808 0b8c 0346     		mov	r3, r0
 1809 0b8e FB75     		strb	r3, [r7, #23]
1128:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1129:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1130:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1810              		.loc 1 1130 7
 1811 0b90 0CE0     		b	.L197
 1812              	.L194:
1131:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1132:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
1133:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1813              		.loc 1 1133 13
 1814 0b92 7B68     		ldr	r3, [r7, #4]
 1815 0b94 2433     		adds	r3, r3, #36
 1816 0b96 0221     		movs	r1, #2
 1817 0b98 1846     		mov	r0, r3
 1818 0b9a FFF7FEFF 		bl	RCCEx_PLL3_Config
 1819 0b9e 0346     		mov	r3, r0
 1820 0ba0 FB75     		strb	r3, [r7, #23]
1134:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1135:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1136:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1821              		.loc 1 1136 7
 1822 0ba2 03E0     		b	.L197
 1823              	.L196:
1137:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1138:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_CLKP:
1139:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
1140:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1141:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1142:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1143:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1144:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1824              		.loc 1 1144 11
 1825 0ba4 0123     		movs	r3, #1
 1826 0ba6 FB75     		strb	r3, [r7, #23]
1145:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1827              		.loc 1 1145 7
 1828 0ba8 00E0     		b	.L197
 1829              	.L267:
1141:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1830              		.loc 1 1141 7
 1831 0baa 00BF     		nop
 1832              	.L197:
1146:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1147:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cctM9lCy.s 			page 54


1148:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1833              		.loc 1 1148 7
 1834 0bac FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1835 0bae 002B     		cmp	r3, #0
 1836 0bb0 0CD1     		bne	.L198
1149:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1150:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of ADC clock*/
1151:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 1837              		.loc 1 1151 7
 1838 0bb2 054B     		ldr	r3, .L278
 1839 0bb4 9B6D     		ldr	r3, [r3, #88]
 1840 0bb6 23F44032 		bic	r2, r3, #196608
 1841 0bba 7B68     		ldr	r3, [r7, #4]
 1842 0bbc D3F8A030 		ldr	r3, [r3, #160]
 1843 0bc0 0149     		ldr	r1, .L278
 1844 0bc2 1343     		orrs	r3, r3, r2
 1845 0bc4 8B65     		str	r3, [r1, #88]
 1846 0bc6 03E0     		b	.L193
 1847              	.L279:
 1848              		.align	2
 1849              	.L278:
 1850 0bc8 00440258 		.word	1476543488
 1851              	.L198:
1152:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1153:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1154:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1155:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1156:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1852              		.loc 1 1156 14
 1853 0bcc FB7D     		ldrb	r3, [r7, #23]
 1854 0bce BB75     		strb	r3, [r7, #22]
 1855              	.L193:
1157:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1158:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1159:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1160:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ USB Configuration -------------------------*/
1161:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 1856              		.loc 1 1161 21
 1857 0bd0 7B68     		ldr	r3, [r7, #4]
 1858 0bd2 1B68     		ldr	r3, [r3]
 1859              		.loc 1 1161 45
 1860 0bd4 03F48023 		and	r3, r3, #262144
 1861              		.loc 1 1161 5
 1862 0bd8 002B     		cmp	r3, #0
 1863 0bda 2FD0     		beq	.L199
1162:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1163:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1164:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->UsbClockSelection)
 1864              		.loc 1 1164 25
 1865 0bdc 7B68     		ldr	r3, [r7, #4]
 1866 0bde D3F88430 		ldr	r3, [r3, #132]
 1867              		.loc 1 1164 5
 1868 0be2 B3F5001F 		cmp	r3, #2097152
 1869 0be6 0CD0     		beq	.L200
 1870 0be8 B3F5401F 		cmp	r3, #3145728
 1871 0bec 15D0     		beq	.L268
 1872 0bee B3F5801F 		cmp	r3, #1048576
ARM GAS  /tmp/cctM9lCy.s 			page 55


 1873 0bf2 0FD1     		bne	.L202
1165:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1166:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
1167:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable USB Clock output generated form System USB . */
1168:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1874              		.loc 1 1168 7
 1875 0bf4 794B     		ldr	r3, .L280
 1876 0bf6 DB6A     		ldr	r3, [r3, #44]
 1877 0bf8 784A     		ldr	r2, .L280
 1878 0bfa 43F40033 		orr	r3, r3, #131072
 1879 0bfe D362     		str	r3, [r2, #44]
1169:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1170:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1171:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1880              		.loc 1 1171 7
 1881 0c00 0CE0     		b	.L203
 1882              	.L200:
1172:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1173:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/
1174:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1175:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1883              		.loc 1 1175 13
 1884 0c02 7B68     		ldr	r3, [r7, #4]
 1885 0c04 2433     		adds	r3, r3, #36
 1886 0c06 0121     		movs	r1, #1
 1887 0c08 1846     		mov	r0, r3
 1888 0c0a FFF7FEFF 		bl	RCCEx_PLL3_Config
 1889 0c0e 0346     		mov	r3, r0
 1890 0c10 FB75     		strb	r3, [r7, #23]
1176:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1177:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1178:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1891              		.loc 1 1178 7
 1892 0c12 03E0     		b	.L203
 1893              	.L202:
1179:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1180:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_HSI48:
1181:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of USB clock */
1182:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1183:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1184:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1185:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1186:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1894              		.loc 1 1186 11
 1895 0c14 0123     		movs	r3, #1
 1896 0c16 FB75     		strb	r3, [r7, #23]
1187:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1897              		.loc 1 1187 7
 1898 0c18 00E0     		b	.L203
 1899              	.L268:
1183:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1900              		.loc 1 1183 7
 1901 0c1a 00BF     		nop
 1902              	.L203:
1188:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1189:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1190:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
ARM GAS  /tmp/cctM9lCy.s 			page 56


 1903              		.loc 1 1190 7
 1904 0c1c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1905 0c1e 002B     		cmp	r3, #0
 1906 0c20 0AD1     		bne	.L204
1191:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1192:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USB clock*/
1193:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 1907              		.loc 1 1193 7
 1908 0c22 6E4B     		ldr	r3, .L280
 1909 0c24 5B6D     		ldr	r3, [r3, #84]
 1910 0c26 23F44012 		bic	r2, r3, #3145728
 1911 0c2a 7B68     		ldr	r3, [r7, #4]
 1912 0c2c D3F88430 		ldr	r3, [r3, #132]
 1913 0c30 6A49     		ldr	r1, .L280
 1914 0c32 1343     		orrs	r3, r3, r2
 1915 0c34 4B65     		str	r3, [r1, #84]
 1916 0c36 01E0     		b	.L199
 1917              	.L204:
1194:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1195:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1196:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1197:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1198:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1918              		.loc 1 1198 14
 1919 0c38 FB7D     		ldrb	r3, [r7, #23]
 1920 0c3a BB75     		strb	r3, [r7, #22]
 1921              	.L199:
1199:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1200:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1201:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1202:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1203:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------- SDMMC Configuration ------------------------------------*
1204:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 1922              		.loc 1 1204 21
 1923 0c3c 7B68     		ldr	r3, [r7, #4]
 1924 0c3e 1B68     		ldr	r3, [r3]
 1925              		.loc 1 1204 45
 1926 0c40 03F48033 		and	r3, r3, #65536
 1927              		.loc 1 1204 5
 1928 0c44 002B     		cmp	r3, #0
 1929 0c46 29D0     		beq	.L205
1205:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1206:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1207:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
1208:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1209:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SdmmcClockSelection)
 1930              		.loc 1 1209 25
 1931 0c48 7B68     		ldr	r3, [r7, #4]
 1932 0c4a DB6C     		ldr	r3, [r3, #76]
 1933              		.loc 1 1209 5
 1934 0c4c 002B     		cmp	r3, #0
 1935 0c4e 03D0     		beq	.L206
 1936 0c50 B3F5803F 		cmp	r3, #65536
 1937 0c54 07D0     		beq	.L207
 1938 0c56 0FE0     		b	.L229
 1939              	.L206:
1210:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/cctM9lCy.s 			page 57


1211:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
1212:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SDMMC Clock output generated form System PLL . */
1213:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1940              		.loc 1 1213 7
 1941 0c58 604B     		ldr	r3, .L280
 1942 0c5a DB6A     		ldr	r3, [r3, #44]
 1943 0c5c 5F4A     		ldr	r2, .L280
 1944 0c5e 43F40033 		orr	r3, r3, #131072
 1945 0c62 D362     		str	r3, [r2, #44]
1214:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1215:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1216:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1946              		.loc 1 1216 7
 1947 0c64 0BE0     		b	.L209
 1948              	.L207:
1217:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1218:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/
1219:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1220:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 1949              		.loc 1 1220 13
 1950 0c66 7B68     		ldr	r3, [r7, #4]
 1951 0c68 0433     		adds	r3, r3, #4
 1952 0c6a 0221     		movs	r1, #2
 1953 0c6c 1846     		mov	r0, r3
 1954 0c6e FFF7FEFF 		bl	RCCEx_PLL2_Config
 1955 0c72 0346     		mov	r3, r0
 1956 0c74 FB75     		strb	r3, [r7, #23]
1221:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1222:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1223:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1957              		.loc 1 1223 7
 1958 0c76 02E0     		b	.L209
 1959              	.L229:
1224:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1225:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1226:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1960              		.loc 1 1226 11
 1961 0c78 0123     		movs	r3, #1
 1962 0c7a FB75     		strb	r3, [r7, #23]
1227:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1963              		.loc 1 1227 7
 1964 0c7c 00BF     		nop
 1965              	.L209:
1228:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1229:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1230:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1966              		.loc 1 1230 7
 1967 0c7e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1968 0c80 002B     		cmp	r3, #0
 1969 0c82 09D1     		bne	.L210
1231:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1232:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SDMMC clock*/
1233:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 1970              		.loc 1 1233 7
 1971 0c84 554B     		ldr	r3, .L280
 1972 0c86 DB6C     		ldr	r3, [r3, #76]
 1973 0c88 23F48032 		bic	r2, r3, #65536
ARM GAS  /tmp/cctM9lCy.s 			page 58


 1974 0c8c 7B68     		ldr	r3, [r7, #4]
 1975 0c8e DB6C     		ldr	r3, [r3, #76]
 1976 0c90 5249     		ldr	r1, .L280
 1977 0c92 1343     		orrs	r3, r3, r2
 1978 0c94 CB64     		str	r3, [r1, #76]
 1979 0c96 01E0     		b	.L205
 1980              	.L210:
1234:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1235:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1236:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1237:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1238:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1981              		.loc 1 1238 14
 1982 0c98 FB7D     		ldrb	r3, [r7, #23]
 1983 0c9a BB75     		strb	r3, [r7, #22]
 1984              	.L205:
1239:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1240:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1241:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1242:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1243:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------------------- LTDC Configuration -----------------------------------*/
1244:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 1985              		.loc 1 1244 21
 1986 0c9c 7B68     		ldr	r3, [r7, #4]
 1987 0c9e 1B68     		ldr	r3, [r3]
 1988              		.loc 1 1244 45
 1989 0ca0 03F00053 		and	r3, r3, #536870912
 1990              		.loc 1 1244 5
 1991 0ca4 002B     		cmp	r3, #0
 1992 0ca6 0AD0     		beq	.L211
1245:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1246:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 1993              		.loc 1 1246 8
 1994 0ca8 7B68     		ldr	r3, [r7, #4]
 1995 0caa 2433     		adds	r3, r3, #36
 1996 0cac 0221     		movs	r1, #2
 1997 0cae 1846     		mov	r0, r3
 1998 0cb0 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1999 0cb4 0346     		mov	r3, r0
 2000              		.loc 1 1246 7
 2001 0cb6 002B     		cmp	r3, #0
 2002 0cb8 01D0     		beq	.L211
1247:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1248:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status=HAL_ERROR;
 2003              		.loc 1 1248 13
 2004 0cba 0123     		movs	r3, #1
 2005 0cbc BB75     		strb	r3, [r7, #22]
 2006              	.L211:
1249:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1250:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1251:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1252:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1253:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ RNG Configuration -------------------------*/
1254:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 2007              		.loc 1 1254 21
 2008 0cbe 7B68     		ldr	r3, [r7, #4]
 2009 0cc0 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cctM9lCy.s 			page 59


 2010              		.loc 1 1254 45
 2011 0cc2 03F40033 		and	r3, r3, #131072
 2012              		.loc 1 1254 5
 2013 0cc6 002B     		cmp	r3, #0
 2014 0cc8 2FD0     		beq	.L212
1255:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1256:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1257:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->RngClockSelection)
 2015              		.loc 1 1257 25
 2016 0cca 7B68     		ldr	r3, [r7, #4]
 2017 0ccc DB6F     		ldr	r3, [r3, #124]
 2018              		.loc 1 1257 5
 2019 0cce B3F5807F 		cmp	r3, #256
 2020 0cd2 0CD0     		beq	.L213
 2021 0cd4 B3F5807F 		cmp	r3, #256
 2022 0cd8 02D8     		bhi	.L214
 2023 0cda 002B     		cmp	r3, #0
 2024 0cdc 11D0     		beq	.L269
 2025 0cde 0DE0     		b	.L216
 2026              	.L214:
 2027 0ce0 B3F5007F 		cmp	r3, #512
 2028 0ce4 0FD0     		beq	.L270
 2029 0ce6 B3F5407F 		cmp	r3, #768
 2030 0cea 0ED0     		beq	.L271
 2031 0cec 06E0     		b	.L216
 2032              	.L213:
1258:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1259:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
1260:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable RNG Clock output generated form System RNG . */
1261:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 2033              		.loc 1 1261 7
 2034 0cee 3B4B     		ldr	r3, .L280
 2035 0cf0 DB6A     		ldr	r3, [r3, #44]
 2036 0cf2 3A4A     		ldr	r2, .L280
 2037 0cf4 43F40033 		orr	r3, r3, #131072
 2038 0cf8 D362     		str	r3, [r2, #44]
1262:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1263:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1264:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2039              		.loc 1 1264 7
 2040 0cfa 07E0     		b	.L219
 2041              	.L216:
1265:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1266:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSE: /* LSE is used as clock source for RNG*/
1267:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1268:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1269:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1270:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1271:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSI: /* LSI is used as clock source for RNG*/
1272:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1273:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1274:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1275:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_HSI48:
1276:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of RNG clock */
1277:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1278:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1279:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cctM9lCy.s 			page 60


1280:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1281:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 2042              		.loc 1 1281 11
 2043 0cfc 0123     		movs	r3, #1
 2044 0cfe FB75     		strb	r3, [r7, #23]
1282:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2045              		.loc 1 1282 7
 2046 0d00 04E0     		b	.L219
 2047              	.L269:
1278:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2048              		.loc 1 1278 7
 2049 0d02 00BF     		nop
 2050 0d04 02E0     		b	.L219
 2051              	.L270:
1269:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2052              		.loc 1 1269 7
 2053 0d06 00BF     		nop
 2054 0d08 00E0     		b	.L219
 2055              	.L271:
1274:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_HSI48:
 2056              		.loc 1 1274 7
 2057 0d0a 00BF     		nop
 2058              	.L219:
1283:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1284:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1285:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 2059              		.loc 1 1285 7
 2060 0d0c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2061 0d0e 002B     		cmp	r3, #0
 2062 0d10 09D1     		bne	.L220
1286:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1287:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of RNG clock*/
1288:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 2063              		.loc 1 1288 7
 2064 0d12 324B     		ldr	r3, .L280
 2065 0d14 5B6D     		ldr	r3, [r3, #84]
 2066 0d16 23F44072 		bic	r2, r3, #768
 2067 0d1a 7B68     		ldr	r3, [r7, #4]
 2068 0d1c DB6F     		ldr	r3, [r3, #124]
 2069 0d1e 2F49     		ldr	r1, .L280
 2070 0d20 1343     		orrs	r3, r3, r2
 2071 0d22 4B65     		str	r3, [r1, #84]
 2072 0d24 01E0     		b	.L212
 2073              	.L220:
1289:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1290:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1291:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1292:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1293:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2074              		.loc 1 1293 14
 2075 0d26 FB7D     		ldrb	r3, [r7, #23]
 2076 0d28 BB75     		strb	r3, [r7, #22]
 2077              	.L212:
1294:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1295:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1296:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1297:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cctM9lCy.s 			page 61


1298:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ SWPMI1 Configuration ------------------------*/
1299:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 2078              		.loc 1 1299 21
 2079 0d2a 7B68     		ldr	r3, [r7, #4]
 2080 0d2c 1B68     		ldr	r3, [r3]
 2081              		.loc 1 1299 45
 2082 0d2e 03F48013 		and	r3, r3, #1048576
 2083              		.loc 1 1299 5
 2084 0d32 002B     		cmp	r3, #0
 2085 0d34 08D0     		beq	.L221
1300:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1301:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1302:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
1303:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1304:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 interface clock source */
1305:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 2086              		.loc 1 1305 5
 2087 0d36 294B     		ldr	r3, .L280
 2088 0d38 1B6D     		ldr	r3, [r3, #80]
 2089 0d3a 23F00042 		bic	r2, r3, #-2147483648
 2090 0d3e 7B68     		ldr	r3, [r7, #4]
 2091 0d40 1B6F     		ldr	r3, [r3, #112]
 2092 0d42 2649     		ldr	r1, .L280
 2093 0d44 1343     		orrs	r3, r3, r2
 2094 0d46 0B65     		str	r3, [r1, #80]
 2095              	.L221:
1306:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1307:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1308:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ HRTIM1 clock Configuration ----------------*/
1309:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 2096              		.loc 1 1309 21
 2097 0d48 7B68     		ldr	r3, [r7, #4]
 2098 0d4a 1B68     		ldr	r3, [r3]
 2099              		.loc 1 1309 45
 2100 0d4c 03F08053 		and	r3, r3, #268435456
 2101              		.loc 1 1309 5
 2102 0d50 002B     		cmp	r3, #0
 2103 0d52 09D0     		beq	.L222
1310:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1311:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1312:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
1313:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1314:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the HRTIM1 clock source */
1315:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 2104              		.loc 1 1315 5
 2105 0d54 214B     		ldr	r3, .L280
 2106 0d56 1B69     		ldr	r3, [r3, #16]
 2107 0d58 23F48042 		bic	r2, r3, #16384
 2108 0d5c 7B68     		ldr	r3, [r7, #4]
 2109 0d5e D3F8B430 		ldr	r3, [r3, #180]
 2110 0d62 1E49     		ldr	r1, .L280
 2111 0d64 1343     		orrs	r3, r3, r2
 2112 0d66 0B61     		str	r3, [r1, #16]
 2113              	.L222:
1316:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1317:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1318:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM1 Configuration ------------------------*/
ARM GAS  /tmp/cctM9lCy.s 			page 62


1319:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 2114              		.loc 1 1319 21
 2115 0d68 7B68     		ldr	r3, [r7, #4]
 2116 0d6a 1B68     		ldr	r3, [r3]
 2117              		.loc 1 1319 45
 2118 0d6c 03F40013 		and	r3, r3, #2097152
 2119              		.loc 1 1319 5
 2120 0d70 002B     		cmp	r3, #0
 2121 0d72 08D0     		beq	.L223
1320:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1321:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1322:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
1323:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1324:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
1325:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 2122              		.loc 1 1325 5
 2123 0d74 194B     		ldr	r3, .L280
 2124 0d76 1B6D     		ldr	r3, [r3, #80]
 2125 0d78 23F08072 		bic	r2, r3, #16777216
 2126 0d7c 7B68     		ldr	r3, [r7, #4]
 2127 0d7e 9B6E     		ldr	r3, [r3, #104]
 2128 0d80 1649     		ldr	r1, .L280
 2129 0d82 1343     		orrs	r3, r3, r2
 2130 0d84 0B65     		str	r3, [r1, #80]
 2131              	.L223:
1326:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1327:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1328:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ TIM configuration --------------------------------------*/
1329:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 2132              		.loc 1 1329 21
 2133 0d86 7B68     		ldr	r3, [r7, #4]
 2134 0d88 1B68     		ldr	r3, [r3]
 2135              		.loc 1 1329 45
 2136 0d8a 03F08043 		and	r3, r3, #1073741824
 2137              		.loc 1 1329 5
 2138 0d8e 002B     		cmp	r3, #0
 2139 0d90 0DD0     		beq	.L224
1330:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1331:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1332:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
1333:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1334:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure Timer Prescaler */
1335:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 2140              		.loc 1 1335 5
 2141 0d92 124B     		ldr	r3, .L280
 2142 0d94 1B69     		ldr	r3, [r3, #16]
 2143 0d96 114A     		ldr	r2, .L280
 2144 0d98 23F40043 		bic	r3, r3, #32768
 2145 0d9c 1361     		str	r3, [r2, #16]
 2146 0d9e 0F4B     		ldr	r3, .L280
 2147 0da0 1A69     		ldr	r2, [r3, #16]
 2148 0da2 7B68     		ldr	r3, [r7, #4]
 2149 0da4 D3F8B830 		ldr	r3, [r3, #184]
 2150 0da8 0C49     		ldr	r1, .L280
 2151 0daa 1343     		orrs	r3, r3, r2
 2152 0dac 0B61     		str	r3, [r1, #16]
 2153              	.L224:
ARM GAS  /tmp/cctM9lCy.s 			page 63


1336:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1337:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1338:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ CKPER configuration --------------------------------------
1339:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 2154              		.loc 1 1339 21
 2155 0dae 7B68     		ldr	r3, [r7, #4]
 2156 0db0 1B68     		ldr	r3, [r3]
 2157              		.loc 1 1339 5
 2158 0db2 002B     		cmp	r3, #0
 2159 0db4 08DA     		bge	.L225
1340:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1341:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1342:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
1343:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1344:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CKPER clock source */
1345:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 2160              		.loc 1 1345 5
 2161 0db6 094B     		ldr	r3, .L280
 2162 0db8 DB6C     		ldr	r3, [r3, #76]
 2163 0dba 23F04052 		bic	r2, r3, #805306368
 2164 0dbe 7B68     		ldr	r3, [r7, #4]
 2165 0dc0 1B6D     		ldr	r3, [r3, #80]
 2166 0dc2 0649     		ldr	r1, .L280
 2167 0dc4 1343     		orrs	r3, r3, r2
 2168 0dc6 CB64     		str	r3, [r1, #76]
 2169              	.L225:
1346:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1347:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1348:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (status == HAL_OK)
 2170              		.loc 1 1348 6
 2171 0dc8 BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 2172 0dca 002B     		cmp	r3, #0
 2173 0dcc 01D1     		bne	.L226
1349:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1350:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_OK;
 2174              		.loc 1 1350 12
 2175 0dce 0023     		movs	r3, #0
 2176 0dd0 00E0     		b	.L227
 2177              	.L226:
1351:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1352:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return HAL_ERROR;
 2178              		.loc 1 1352 10
 2179 0dd2 0123     		movs	r3, #1
 2180              	.L227:
1353:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2181              		.loc 1 1353 1
 2182 0dd4 1846     		mov	r0, r3
 2183 0dd6 1837     		adds	r7, r7, #24
 2184              		.cfi_def_cfa_offset 8
 2185 0dd8 BD46     		mov	sp, r7
 2186              		.cfi_def_cfa_register 13
 2187              		@ sp needed
 2188 0dda 80BD     		pop	{r7, pc}
 2189              	.L281:
 2190              		.align	2
 2191              	.L280:
 2192 0ddc 00440258 		.word	1476543488
ARM GAS  /tmp/cctM9lCy.s 			page 64


 2193              		.cfi_endproc
 2194              	.LFE134:
 2196              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 2197              		.align	1
 2198              		.global	HAL_RCCEx_GetPeriphCLKConfig
 2199              		.syntax unified
 2200              		.thumb
 2201              		.thumb_func
 2202              		.fpu fpv5-d16
 2204              	HAL_RCCEx_GetPeriphCLKConfig:
 2205              	.LFB135:
1354:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1355:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1356:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
1357:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
1358:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *         returns the configuration information for the Extended Peripherals clocks :
1359:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         (SDMMC, CKPER, FMC, QSPI, DSI, SPI45, SPDIF, DFSDM1, FDCAN, SWPMI,SAI23, SAI1, SPI123,
1360:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16, RNG,HRTIM1, I2C123, USB,CEC, LPTIM1, LPUART1, I2C4, LPTIM2, LPTIM
1361:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *         SAI4A,SAI4B,SPI6,RTC,TIM).
1362:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
1363:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1364:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1365:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2206              		.loc 1 1365 1
 2207              		.cfi_startproc
 2208              		@ args = 0, pretend = 0, frame = 8
 2209              		@ frame_needed = 1, uses_anonymous_args = 0
 2210              		@ link register save eliminated.
 2211 0000 80B4     		push	{r7}
 2212              		.cfi_def_cfa_offset 4
 2213              		.cfi_offset 7, -4
 2214 0002 83B0     		sub	sp, sp, #12
 2215              		.cfi_def_cfa_offset 16
 2216 0004 00AF     		add	r7, sp, #0
 2217              		.cfi_def_cfa_register 7
 2218 0006 7860     		str	r0, [r7, #4]
1366:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
1367:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection =
 2219              		.loc 1 1367 39
 2220 0008 7B68     		ldr	r3, [r7, #4]
 2221 000a 6FF00052 		mvn	r2, #536870912
 2222 000e 1A60     		str	r2, [r3]
1368:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_USART16 | RCC_PERIPHCLK_USART234578 | RCC_PERIPHCLK_LPUART1 | RCC_PE
1369:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_I2C4    | RCC_PERIPHCLK_LPTIM1      | RCC_PERIPHCLK_LPTIM2  | RCC_PE
1370:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SAI1    | RCC_PERIPHCLK_SAI23       | RCC_PERIPHCLK_SAI4A   | RCC_PE
1371:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SPI123  | RCC_PERIPHCLK_SPI45       | RCC_PERIPHCLK_SPI6    | RCC_PE
1372:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SDMMC   | RCC_PERIPHCLK_RNG         | RCC_PERIPHCLK_USB     | RCC_PE
1373:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SWPMI1  | RCC_PERIPHCLK_DFSDM1      | RCC_PERIPHCLK_RTC     | RCC_PE
1374:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_FMC     | RCC_PERIPHCLK_QSPI        | RCC_PERIPHCLK_DSI     | RCC_PE
1375:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_HRTIM1  | RCC_PERIPHCLK_TIM         | RCC_PERIPHCLK_CKPER;
1376:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1377:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1378:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
 2223              		.loc 1 1378 39
 2224 0010 7B68     		ldr	r3, [r7, #4]
 2225 0012 1B68     		ldr	r3, [r3]
 2226 0014 43F00052 		orr	r2, r3, #536870912
ARM GAS  /tmp/cctM9lCy.s 			page 65


 2227 0018 7B68     		ldr	r3, [r7, #4]
 2228 001a 1A60     		str	r2, [r3]
1379:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1380:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1381:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL3 Clock configuration -----------------------------------------------*/
1382:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> RCC_PLLCKSELR_DIV
 2229              		.loc 1 1382 46
 2230 001c 994B     		ldr	r3, .L286
 2231 001e 9B6A     		ldr	r3, [r3, #40]
 2232              		.loc 1 1382 31
 2233 0020 1B0D     		lsrs	r3, r3, #20
 2234 0022 03F03F02 		and	r2, r3, #63
 2235              		.loc 1 1382 29
 2236 0026 7B68     		ldr	r3, [r7, #4]
 2237 0028 5A62     		str	r2, [r3, #36]
1383:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos)+
 2238              		.loc 1 1383 46
 2239 002a 964B     		ldr	r3, .L286
 2240 002c 1B6C     		ldr	r3, [r3, #64]
 2241              		.loc 1 1383 31
 2242 002e C3F30803 		ubfx	r3, r3, #0, #9
 2243              		.loc 1 1383 99
 2244 0032 5A1C     		adds	r2, r3, #1
 2245              		.loc 1 1383 29
 2246 0034 7B68     		ldr	r3, [r7, #4]
 2247 0036 9A62     		str	r2, [r3, #40]
1384:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos)+
 2248              		.loc 1 1384 46
 2249 0038 924B     		ldr	r3, .L286
 2250 003a 1B6C     		ldr	r3, [r3, #64]
 2251              		.loc 1 1384 31
 2252 003c 1B0E     		lsrs	r3, r3, #24
 2253 003e 03F07F03 		and	r3, r3, #127
 2254              		.loc 1 1384 99
 2255 0042 5A1C     		adds	r2, r3, #1
 2256              		.loc 1 1384 29
 2257 0044 7B68     		ldr	r3, [r7, #4]
 2258 0046 5A63     		str	r2, [r3, #52]
1385:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos)+
 2259              		.loc 1 1385 46
 2260 0048 8E4B     		ldr	r3, .L286
 2261 004a 1B6C     		ldr	r3, [r3, #64]
 2262              		.loc 1 1385 31
 2263 004c 5B0A     		lsrs	r3, r3, #9
 2264 004e 03F07F03 		and	r3, r3, #127
 2265              		.loc 1 1385 99
 2266 0052 5A1C     		adds	r2, r3, #1
 2267              		.loc 1 1385 29
 2268 0054 7B68     		ldr	r3, [r7, #4]
 2269 0056 DA62     		str	r2, [r3, #44]
1386:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos)+
 2270              		.loc 1 1386 46
 2271 0058 8A4B     		ldr	r3, .L286
 2272 005a 1B6C     		ldr	r3, [r3, #64]
 2273              		.loc 1 1386 31
 2274 005c 1B0C     		lsrs	r3, r3, #16
 2275 005e 03F07F03 		and	r3, r3, #127
ARM GAS  /tmp/cctM9lCy.s 			page 66


 2276              		.loc 1 1386 99
 2277 0062 5A1C     		adds	r2, r3, #1
 2278              		.loc 1 1386 29
 2279 0064 7B68     		ldr	r3, [r7, #4]
 2280 0066 1A63     		str	r2, [r3, #48]
1387:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3
 2281              		.loc 1 1387 48
 2282 0068 864B     		ldr	r3, .L286
 2283 006a DB6A     		ldr	r3, [r3, #44]
 2284              		.loc 1 1387 33
 2285 006c 9B0A     		lsrs	r3, r3, #10
 2286 006e 03F00302 		and	r2, r3, #3
 2287              		.loc 1 1387 31
 2288 0072 7B68     		ldr	r3, [r7, #4]
 2289 0074 9A63     		str	r2, [r3, #56]
1388:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFG
 2290              		.loc 1 1388 51
 2291 0076 834B     		ldr	r3, .L286
 2292 0078 DB6A     		ldr	r3, [r3, #44]
 2293              		.loc 1 1388 36
 2294 007a 5B0A     		lsrs	r3, r3, #9
 2295 007c 03F00102 		and	r2, r3, #1
 2296              		.loc 1 1388 34
 2297 0080 7B68     		ldr	r3, [r7, #4]
 2298 0082 DA63     		str	r2, [r3, #60]
1389:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1390:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL2 Clock configuration -----------------------------------------------*/
1391:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> RCC_PLLCKSELR_DIV
 2299              		.loc 1 1391 46
 2300 0084 7F4B     		ldr	r3, .L286
 2301 0086 9B6A     		ldr	r3, [r3, #40]
 2302              		.loc 1 1391 31
 2303 0088 1B0B     		lsrs	r3, r3, #12
 2304 008a 03F03F02 		and	r2, r3, #63
 2305              		.loc 1 1391 29
 2306 008e 7B68     		ldr	r3, [r7, #4]
 2307 0090 5A60     		str	r2, [r3, #4]
1392:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos)+
 2308              		.loc 1 1392 46
 2309 0092 7C4B     		ldr	r3, .L286
 2310 0094 9B6B     		ldr	r3, [r3, #56]
 2311              		.loc 1 1392 31
 2312 0096 C3F30803 		ubfx	r3, r3, #0, #9
 2313              		.loc 1 1392 99
 2314 009a 5A1C     		adds	r2, r3, #1
 2315              		.loc 1 1392 29
 2316 009c 7B68     		ldr	r3, [r7, #4]
 2317 009e 9A60     		str	r2, [r3, #8]
1393:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos)+
 2318              		.loc 1 1393 46
 2319 00a0 784B     		ldr	r3, .L286
 2320 00a2 9B6B     		ldr	r3, [r3, #56]
 2321              		.loc 1 1393 31
 2322 00a4 1B0E     		lsrs	r3, r3, #24
 2323 00a6 03F07F03 		and	r3, r3, #127
 2324              		.loc 1 1393 99
 2325 00aa 5A1C     		adds	r2, r3, #1
ARM GAS  /tmp/cctM9lCy.s 			page 67


 2326              		.loc 1 1393 29
 2327 00ac 7B68     		ldr	r3, [r7, #4]
 2328 00ae 5A61     		str	r2, [r3, #20]
1394:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos)+
 2329              		.loc 1 1394 46
 2330 00b0 744B     		ldr	r3, .L286
 2331 00b2 9B6B     		ldr	r3, [r3, #56]
 2332              		.loc 1 1394 31
 2333 00b4 5B0A     		lsrs	r3, r3, #9
 2334 00b6 03F07F03 		and	r3, r3, #127
 2335              		.loc 1 1394 99
 2336 00ba 5A1C     		adds	r2, r3, #1
 2337              		.loc 1 1394 29
 2338 00bc 7B68     		ldr	r3, [r7, #4]
 2339 00be DA60     		str	r2, [r3, #12]
1395:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos)+
 2340              		.loc 1 1395 46
 2341 00c0 704B     		ldr	r3, .L286
 2342 00c2 9B6B     		ldr	r3, [r3, #56]
 2343              		.loc 1 1395 31
 2344 00c4 1B0C     		lsrs	r3, r3, #16
 2345 00c6 03F07F03 		and	r3, r3, #127
 2346              		.loc 1 1395 99
 2347 00ca 5A1C     		adds	r2, r3, #1
 2348              		.loc 1 1395 29
 2349 00cc 7B68     		ldr	r3, [r7, #4]
 2350 00ce 1A61     		str	r2, [r3, #16]
1396:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2
 2351              		.loc 1 1396 48
 2352 00d0 6C4B     		ldr	r3, .L286
 2353 00d2 DB6A     		ldr	r3, [r3, #44]
 2354              		.loc 1 1396 33
 2355 00d4 9B09     		lsrs	r3, r3, #6
 2356 00d6 03F00302 		and	r2, r3, #3
 2357              		.loc 1 1396 31
 2358 00da 7B68     		ldr	r3, [r7, #4]
 2359 00dc 9A61     		str	r2, [r3, #24]
1397:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFG
 2360              		.loc 1 1397 51
 2361 00de 694B     		ldr	r3, .L286
 2362 00e0 DB6A     		ldr	r3, [r3, #44]
 2363              		.loc 1 1397 36
 2364 00e2 5B09     		lsrs	r3, r3, #5
 2365 00e4 03F00102 		and	r2, r3, #1
 2366              		.loc 1 1397 34
 2367 00e8 7B68     		ldr	r3, [r7, #4]
 2368 00ea DA61     		str	r2, [r3, #28]
1398:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1399:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
1400:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
 2369              		.loc 1 1400 47
 2370 00ec 654B     		ldr	r3, .L286
 2371 00ee 5B6D     		ldr	r3, [r3, #84]
 2372 00f0 03F03802 		and	r2, r3, #56
 2373              		.loc 1 1400 45
 2374 00f4 7B68     		ldr	r3, [r7, #4]
 2375 00f6 9A67     		str	r2, [r3, #120]
ARM GAS  /tmp/cctM9lCy.s 			page 68


1401:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
1402:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
 2376              		.loc 1 1402 47
 2377 00f8 624B     		ldr	r3, .L286
 2378 00fa 5B6D     		ldr	r3, [r3, #84]
 2379 00fc 03F00702 		and	r2, r3, #7
 2380              		.loc 1 1402 45
 2381 0100 7B68     		ldr	r3, [r7, #4]
 2382 0102 5A67     		str	r2, [r3, #116]
1403:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
1404:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
 2383              		.loc 1 1404 47
 2384 0104 5F4B     		ldr	r3, .L286
 2385 0106 9B6D     		ldr	r3, [r3, #88]
 2386 0108 03F00702 		and	r2, r3, #7
 2387              		.loc 1 1404 45
 2388 010c 7B68     		ldr	r3, [r7, #4]
 2389 010e C3F89020 		str	r2, [r3, #144]
1405:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3 clock source -------------------------------------------*/
1406:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
 2390              		.loc 1 1406 47
 2391 0112 5C4B     		ldr	r3, .L286
 2392 0114 5B6D     		ldr	r3, [r3, #84]
 2393 0116 03F44052 		and	r2, r3, #12288
 2394              		.loc 1 1406 45
 2395 011a 7B68     		ldr	r3, [r7, #4]
 2396 011c C3F88020 		str	r2, [r3, #128]
1407:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1408:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
 2397              		.loc 1 1408 47
 2398 0120 584B     		ldr	r3, .L286
 2399 0122 5B6D     		ldr	r3, [r3, #84]
 2400 0124 03F0E042 		and	r2, r3, #1879048192
 2401              		.loc 1 1408 45
 2402 0128 7B68     		ldr	r3, [r7, #4]
 2403 012a C3F88C20 		str	r2, [r3, #140]
1409:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1410:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
 2404              		.loc 1 1410 47
 2405 012e 554B     		ldr	r3, .L286
 2406 0130 9B6D     		ldr	r3, [r3, #88]
 2407 0132 03F4E052 		and	r2, r3, #7168
 2408              		.loc 1 1410 45
 2409 0136 7B68     		ldr	r3, [r7, #4]
 2410 0138 C3F89820 		str	r2, [r3, #152]
1411:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
1412:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
 2411              		.loc 1 1412 47
 2412 013c 514B     		ldr	r3, .L286
 2413 013e 9B6D     		ldr	r3, [r3, #88]
 2414 0140 03F46042 		and	r2, r3, #57344
 2415              		.loc 1 1412 45
 2416 0144 7B68     		ldr	r3, [r7, #4]
 2417 0146 C3F89C20 		str	r2, [r3, #156]
1413:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1414:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
 2418              		.loc 1 1414 47
ARM GAS  /tmp/cctM9lCy.s 			page 69


 2419 014a 4E4B     		ldr	r3, .L286
 2420 014c 1B6D     		ldr	r3, [r3, #80]
 2421 014e 03F00702 		and	r2, r3, #7
 2422              		.loc 1 1414 45
 2423 0152 7B68     		ldr	r3, [r7, #4]
 2424 0154 5A65     		str	r2, [r3, #84]
1415:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2/3 clock source ---------------------------------------------*/
1416:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai23ClockSelection        = __HAL_RCC_GET_SAI23_SOURCE();
 2425              		.loc 1 1416 47
 2426 0156 4B4B     		ldr	r3, .L286
 2427 0158 1B6D     		ldr	r3, [r3, #80]
 2428 015a 03F4E072 		and	r2, r3, #448
 2429              		.loc 1 1416 45
 2430 015e 7B68     		ldr	r3, [r7, #4]
 2431 0160 9A65     		str	r2, [r3, #88]
1417:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4A clock source ----------------------------------------------*/
1418:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
 2432              		.loc 1 1418 47
 2433 0162 484B     		ldr	r3, .L286
 2434 0164 9B6D     		ldr	r3, [r3, #88]
 2435 0166 03F46002 		and	r2, r3, #14680064
 2436              		.loc 1 1418 45
 2437 016a 7B68     		ldr	r3, [r7, #4]
 2438 016c C3F8A420 		str	r2, [r3, #164]
1419:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4B clock source ----------------------------------------------*/
1420:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
 2439              		.loc 1 1420 47
 2440 0170 444B     		ldr	r3, .L286
 2441 0172 9B6D     		ldr	r3, [r3, #88]
 2442 0174 03F0E062 		and	r2, r3, #117440512
 2443              		.loc 1 1420 45
 2444 0178 7B68     		ldr	r3, [r7, #4]
 2445 017a C3F8A820 		str	r2, [r3, #168]
1421:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1422:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
 2446              		.loc 1 1422 47
 2447 017e 414B     		ldr	r3, .L286
 2448 0180 1B6F     		ldr	r3, [r3, #112]
 2449 0182 03F44072 		and	r2, r3, #768
 2450              		.loc 1 1422 45
 2451 0186 7B68     		ldr	r3, [r7, #4]
 2452 0188 C3F8B020 		str	r2, [r3, #176]
1423:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1424:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
 2453              		.loc 1 1424 47
 2454 018c 3D4B     		ldr	r3, .L286
 2455 018e 5B6D     		ldr	r3, [r3, #84]
 2456 0190 03F44012 		and	r2, r3, #3145728
 2457              		.loc 1 1424 45
 2458 0194 7B68     		ldr	r3, [r7, #4]
 2459 0196 C3F88420 		str	r2, [r3, #132]
1425:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SDMMC clock source ----------------------------------------------*/
1426:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
 2460              		.loc 1 1426 47
 2461 019a 3A4B     		ldr	r3, .L286
 2462 019c DB6C     		ldr	r3, [r3, #76]
 2463 019e 03F48032 		and	r2, r3, #65536
ARM GAS  /tmp/cctM9lCy.s 			page 70


 2464              		.loc 1 1426 45
 2465 01a2 7B68     		ldr	r3, [r7, #4]
 2466 01a4 DA64     		str	r2, [r3, #76]
1427:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1428:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
 2467              		.loc 1 1428 47
 2468 01a6 374B     		ldr	r3, .L286
 2469 01a8 5B6D     		ldr	r3, [r3, #84]
 2470 01aa 03F44072 		and	r2, r3, #768
 2471              		.loc 1 1428 45
 2472 01ae 7B68     		ldr	r3, [r7, #4]
 2473 01b0 DA67     		str	r2, [r3, #124]
1429:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the HRTIM1 clock source ---------------------------------------------*/
1430:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
 2474              		.loc 1 1430 47
 2475 01b2 344B     		ldr	r3, .L286
 2476 01b4 1B69     		ldr	r3, [r3, #16]
 2477 01b6 03F48042 		and	r2, r3, #16384
 2478              		.loc 1 1430 45
 2479 01ba 7B68     		ldr	r3, [r7, #4]
 2480 01bc C3F8B420 		str	r2, [r3, #180]
1431:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1432:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
 2481              		.loc 1 1432 47
 2482 01c0 304B     		ldr	r3, .L286
 2483 01c2 9B6D     		ldr	r3, [r3, #88]
 2484 01c4 03F44032 		and	r2, r3, #196608
 2485              		.loc 1 1432 45
 2486 01c8 7B68     		ldr	r3, [r7, #4]
 2487 01ca C3F8A020 		str	r2, [r3, #160]
1433:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1434:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
 2488              		.loc 1 1434 47
 2489 01ce 2D4B     		ldr	r3, .L286
 2490 01d0 1B6D     		ldr	r3, [r3, #80]
 2491 01d2 03F00042 		and	r2, r3, #-2147483648
 2492              		.loc 1 1434 45
 2493 01d6 7B68     		ldr	r3, [r7, #4]
 2494 01d8 1A67     		str	r2, [r3, #112]
1435:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1436:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
 2495              		.loc 1 1436 47
 2496 01da 2A4B     		ldr	r3, .L286
 2497 01dc 1B6D     		ldr	r3, [r3, #80]
 2498 01de 03F08072 		and	r2, r3, #16777216
 2499              		.loc 1 1436 45
 2500 01e2 7B68     		ldr	r3, [r7, #4]
 2501 01e4 9A66     		str	r2, [r3, #104]
1437:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPDIFRX clock source --------------------------------------------*/
1438:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
 2502              		.loc 1 1438 47
 2503 01e6 274B     		ldr	r3, .L286
 2504 01e8 1B6D     		ldr	r3, [r3, #80]
 2505 01ea 03F44012 		and	r2, r3, #3145728
 2506              		.loc 1 1438 45
 2507 01ee 7B68     		ldr	r3, [r7, #4]
 2508 01f0 5A66     		str	r2, [r3, #100]
ARM GAS  /tmp/cctM9lCy.s 			page 71


1439:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI1/2/3 clock source -------------------------------------------*/
1440:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
 2509              		.loc 1 1440 47
 2510 01f2 244B     		ldr	r3, .L286
 2511 01f4 1B6D     		ldr	r3, [r3, #80]
 2512 01f6 03F4E042 		and	r2, r3, #28672
 2513              		.loc 1 1440 45
 2514 01fa 7B68     		ldr	r3, [r7, #4]
 2515 01fc DA65     		str	r2, [r3, #92]
1441:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI4/5 clock source ---------------------------------------------*/
1442:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
 2516              		.loc 1 1442 47
 2517 01fe 214B     		ldr	r3, .L286
 2518 0200 1B6D     		ldr	r3, [r3, #80]
 2519 0202 03F4E022 		and	r2, r3, #458752
 2520              		.loc 1 1442 45
 2521 0206 7B68     		ldr	r3, [r7, #4]
 2522 0208 1A66     		str	r2, [r3, #96]
1443:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI6 clock source -----------------------------------------------*/
1444:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
 2523              		.loc 1 1444 47
 2524 020a 1E4B     		ldr	r3, .L286
 2525 020c 9B6D     		ldr	r3, [r3, #88]
 2526 020e 03F0E042 		and	r2, r3, #1879048192
 2527              		.loc 1 1444 45
 2528 0212 7B68     		ldr	r3, [r7, #4]
 2529 0214 C3F8AC20 		str	r2, [r3, #172]
1445:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source ----------------------------------------------*/
1446:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
 2530              		.loc 1 1446 47
 2531 0218 1A4B     		ldr	r3, .L286
 2532 021a 1B6D     		ldr	r3, [r3, #80]
 2533 021c 03F04052 		and	r2, r3, #805306368
 2534              		.loc 1 1446 45
 2535 0220 7B68     		ldr	r3, [r7, #4]
 2536 0222 DA66     		str	r2, [r3, #108]
1447:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CEC clock source ------------------------------------------------*/
1448:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
 2537              		.loc 1 1448 47
 2538 0224 174B     		ldr	r3, .L286
 2539 0226 5B6D     		ldr	r3, [r3, #84]
 2540 0228 03F44002 		and	r2, r3, #12582912
 2541              		.loc 1 1448 45
 2542 022c 7B68     		ldr	r3, [r7, #4]
 2543 022e C3F88820 		str	r2, [r3, #136]
1449:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FMC clock source ------------------------------------------------*/
1450:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
 2544              		.loc 1 1450 47
 2545 0232 144B     		ldr	r3, .L286
 2546 0234 DB6C     		ldr	r3, [r3, #76]
 2547 0236 03F00302 		and	r2, r3, #3
 2548              		.loc 1 1450 45
 2549 023a 7B68     		ldr	r3, [r7, #4]
 2550 023c 5A64     		str	r2, [r3, #68]
1451:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the QSPI clock source -----------------------------------------------*/
1452:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
 2551              		.loc 1 1452 47
ARM GAS  /tmp/cctM9lCy.s 			page 72


 2552 023e 114B     		ldr	r3, .L286
 2553 0240 DB6C     		ldr	r3, [r3, #76]
 2554 0242 03F03002 		and	r2, r3, #48
 2555              		.loc 1 1452 45
 2556 0246 7B68     		ldr	r3, [r7, #4]
 2557 0248 9A64     		str	r2, [r3, #72]
1453:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1454:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1455:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1456:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
1457:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
1458:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1459:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CKPER clock source ----------------------------------------------*/
1460:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
 2558              		.loc 1 1460 47
 2559 024a 0E4B     		ldr	r3, .L286
 2560 024c DB6C     		ldr	r3, [r3, #76]
 2561 024e 03F04052 		and	r2, r3, #805306368
 2562              		.loc 1 1460 45
 2563 0252 7B68     		ldr	r3, [r7, #4]
 2564 0254 1A65     		str	r2, [r3, #80]
1461:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1462:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the TIM Prescaler configuration -------------------------------------*/
1463:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
 2565              		.loc 1 1463 11
 2566 0256 0B4B     		ldr	r3, .L286
 2567 0258 1B69     		ldr	r3, [r3, #16]
 2568              		.loc 1 1463 18
 2569 025a 03F40043 		and	r3, r3, #32768
 2570              		.loc 1 1463 6
 2571 025e 002B     		cmp	r3, #0
 2572 0260 04D1     		bne	.L283
1464:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1465:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 2573              		.loc 1 1465 37
 2574 0262 7B68     		ldr	r3, [r7, #4]
 2575 0264 0022     		movs	r2, #0
 2576 0266 C3F8B820 		str	r2, [r3, #184]
1466:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1467:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
1468:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1469:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
1470:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1471:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2577              		.loc 1 1471 1
 2578 026a 04E0     		b	.L285
 2579              	.L283:
1469:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2580              		.loc 1 1469 37
 2581 026c 7B68     		ldr	r3, [r7, #4]
 2582 026e 4FF40042 		mov	r2, #32768
 2583 0272 C3F8B820 		str	r2, [r3, #184]
 2584              	.L285:
 2585              		.loc 1 1471 1
 2586 0276 00BF     		nop
 2587 0278 0C37     		adds	r7, r7, #12
 2588              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cctM9lCy.s 			page 73


 2589 027a BD46     		mov	sp, r7
 2590              		.cfi_def_cfa_register 13
 2591              		@ sp needed
 2592 027c 5DF8047B 		ldr	r7, [sp], #4
 2593              		.cfi_restore 7
 2594              		.cfi_def_cfa_offset 0
 2595 0280 7047     		bx	lr
 2596              	.L287:
 2597 0282 00BF     		.align	2
 2598              	.L286:
 2599 0284 00440258 		.word	1476543488
 2600              		.cfi_endproc
 2601              	.LFE135:
 2603              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 2604              		.align	1
 2605              		.global	HAL_RCCEx_GetPeriphCLKFreq
 2606              		.syntax unified
 2607              		.thumb
 2608              		.thumb_func
 2609              		.fpu fpv5-d16
 2611              	HAL_RCCEx_GetPeriphCLKFreq:
 2612              	.LFB136:
1472:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1473:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1474:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
1475:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1476:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClk: Peripheral clock identifier
1477:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1478:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI1  : SAI1 peripheral clock
1479:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI23 : SAI2/3 peripheral clock
1480:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4A : SAI4A peripheral clock
1481:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4B : SAI4B peripheral clock
1482:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI123: SPI1/2/3 peripheral clock
1483:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval Frequency in KHz
1484:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1485:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1486:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2613              		.loc 1 1486 1
 2614              		.cfi_startproc
 2615              		@ args = 0, pretend = 0, frame = 64
 2616              		@ frame_needed = 1, uses_anonymous_args = 0
 2617 0000 80B5     		push	{r7, lr}
 2618              		.cfi_def_cfa_offset 8
 2619              		.cfi_offset 7, -8
 2620              		.cfi_offset 14, -4
 2621 0002 90B0     		sub	sp, sp, #64
 2622              		.cfi_def_cfa_offset 72
 2623 0004 00AF     		add	r7, sp, #0
 2624              		.cfi_def_cfa_register 7
 2625 0006 7860     		str	r0, [r7, #4]
1487:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL1_ClocksTypeDef pll1_clocks;
1488:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL2_ClocksTypeDef pll2_clocks;
1489:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL3_ClocksTypeDef pll3_clocks;
1490:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1491:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI clock frequency (value in Hz) */
1492:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t frequency;
1493:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI and CKP clock source */
ARM GAS  /tmp/cctM9lCy.s 			page 74


1494:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t saiclocksource;
1495:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t ckpclocksource;
1496:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t srcclk;
1497:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1498:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_SAI1)
 2626              		.loc 1 1498 6
 2627 0008 7B68     		ldr	r3, [r7, #4]
 2628 000a B3F5807F 		cmp	r3, #256
 2629 000e 50D1     		bne	.L289
1499:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1500:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1501:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 2630              		.loc 1 1501 23
 2631 0010 A04B     		ldr	r3, .L365
 2632 0012 1B6D     		ldr	r3, [r3, #80]
 2633              		.loc 1 1501 21
 2634 0014 03F00703 		and	r3, r3, #7
 2635 0018 BB63     		str	r3, [r7, #56]
1502:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1503:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 2636              		.loc 1 1503 7
 2637 001a BB6B     		ldr	r3, [r7, #56]
 2638 001c 042B     		cmp	r3, #4
 2639 001e 44D8     		bhi	.L290
 2640 0020 01A2     		adr	r2, .L292
 2641 0022 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2642 0026 00BF     		.p2align 2
 2643              	.L292:
 2644 0028 3D000000 		.word	.L296+1
 2645 002c 4D000000 		.word	.L295+1
 2646 0030 5D000000 		.word	.L294+1
 2647 0034 A5000000 		.word	.L293+1
 2648 0038 6D000000 		.word	.L291+1
 2649              		.p2align 1
 2650              	.L296:
1504:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1505:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for SAI1 */
1506:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1507:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 2651              		.loc 1 1507 11
 2652 003c 07F12403 		add	r3, r7, #36
 2653 0040 1846     		mov	r0, r3
 2654 0042 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1508:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 2655              		.loc 1 1508 21
 2656 0046 BB6A     		ldr	r3, [r7, #40]
 2657 0048 FB63     		str	r3, [r7, #60]
1509:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2658              		.loc 1 1509 11
 2659 004a F3E1     		b	.L302
 2660              	.L295:
1510:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1511:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI1SEL_0: /* PLLI2 is the clock source for SAI1 */
1512:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1513:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 2661              		.loc 1 1513 11
 2662 004c 07F11803 		add	r3, r7, #24
ARM GAS  /tmp/cctM9lCy.s 			page 75


 2663 0050 1846     		mov	r0, r3
 2664 0052 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1514:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 2665              		.loc 1 1514 21
 2666 0056 BB69     		ldr	r3, [r7, #24]
 2667 0058 FB63     		str	r3, [r7, #60]
1515:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2668              		.loc 1 1515 11
 2669 005a EBE1     		b	.L302
 2670              	.L294:
1516:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1517:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1518:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI1SEL_1: /* PLLI3 is the clock source for SAI1 */
1519:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1520:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 2671              		.loc 1 1520 11
 2672 005c 07F10C03 		add	r3, r7, #12
 2673 0060 1846     		mov	r0, r3
 2674 0062 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1521:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 2675              		.loc 1 1521 21
 2676 0066 FB68     		ldr	r3, [r7, #12]
 2677 0068 FB63     		str	r3, [r7, #60]
1522:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2678              		.loc 1 1522 11
 2679 006a E3E1     		b	.L302
 2680              	.L291:
1523:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1524:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1525:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI1SEL_2: /* CKPER is the clock source for SAI1*/
1526:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1527:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1528:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 2681              		.loc 1 1528 27
 2682 006c 894B     		ldr	r3, .L365
 2683 006e DB6C     		ldr	r3, [r3, #76]
 2684              		.loc 1 1528 25
 2685 0070 03F04053 		and	r3, r3, #805306368
 2686 0074 7B63     		str	r3, [r7, #52]
1529:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1530:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== 0U)
 2687              		.loc 1 1530 13
 2688 0076 7B6B     		ldr	r3, [r7, #52]
 2689 0078 002B     		cmp	r3, #0
 2690 007a 02D1     		bne	.L298
1531:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1532:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1533:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
 2691              		.loc 1 1533 23
 2692 007c 864B     		ldr	r3, .L365+4
 2693 007e FB63     		str	r3, [r7, #60]
1534:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1535:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1536:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
1537:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1538:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1539:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
ARM GAS  /tmp/cctM9lCy.s 			page 76


1540:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1541:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1542:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
1543:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1544:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1545:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1546:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1547:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1548:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1549:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1550:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1551:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1552:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1553:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1554:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2694              		.loc 1 1554 11
 2695 0080 D8E1     		b	.L302
 2696              	.L298:
1536:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 2697              		.loc 1 1536 18
 2698 0082 7B6B     		ldr	r3, [r7, #52]
 2699 0084 B3F1805F 		cmp	r3, #268435456
 2700 0088 02D1     		bne	.L300
1539:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 2701              		.loc 1 1539 23
 2702 008a 844B     		ldr	r3, .L365+8
 2703 008c FB63     		str	r3, [r7, #60]
 2704              		.loc 1 1554 11
 2705 008e D1E1     		b	.L302
 2706              	.L300:
1542:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 2707              		.loc 1 1542 19
 2708 0090 7B6B     		ldr	r3, [r7, #52]
 2709 0092 B3F1005F 		cmp	r3, #536870912
 2710 0096 02D1     		bne	.L301
1545:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 2711              		.loc 1 1545 23
 2712 0098 814B     		ldr	r3, .L365+12
 2713 009a FB63     		str	r3, [r7, #60]
 2714              		.loc 1 1554 11
 2715 009c CAE1     		b	.L302
 2716              	.L301:
1551:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 2717              		.loc 1 1551 23
 2718 009e 0023     		movs	r3, #0
 2719 00a0 FB63     		str	r3, [r7, #60]
 2720              		.loc 1 1554 11
 2721 00a2 C7E1     		b	.L302
 2722              	.L293:
1555:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1556:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1557:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D2CCIP1R_SAI1SEL_0 | RCC_D2CCIP1R_SAI1SEL_1 ): /* External clock is the clock sourc
1558:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1559:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 2723              		.loc 1 1559 21
 2724 00a4 7F4B     		ldr	r3, .L365+16
 2725 00a6 FB63     		str	r3, [r7, #60]
ARM GAS  /tmp/cctM9lCy.s 			page 77


1560:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2726              		.loc 1 1560 11
 2727 00a8 C4E1     		b	.L302
 2728              	.L290:
1561:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1562:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1563:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1564:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 2729              		.loc 1 1564 21
 2730 00aa 0023     		movs	r3, #0
 2731 00ac FB63     		str	r3, [r7, #60]
1565:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2732              		.loc 1 1565 11
 2733 00ae 00BF     		nop
 2734 00b0 C0E1     		b	.L302
 2735              	.L289:
1566:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1567:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1568:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1569:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1570:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 2736              		.loc 1 1570 11
 2737 00b2 7B68     		ldr	r3, [r7, #4]
 2738 00b4 B3F5007F 		cmp	r3, #512
 2739 00b8 54D1     		bne	.L303
1571:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1572:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1573:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 2740              		.loc 1 1573 23
 2741 00ba 764B     		ldr	r3, .L365
 2742 00bc 1B6D     		ldr	r3, [r3, #80]
 2743              		.loc 1 1573 21
 2744 00be 03F4E073 		and	r3, r3, #448
 2745 00c2 BB63     		str	r3, [r7, #56]
1574:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1575:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 2746              		.loc 1 1575 7
 2747 00c4 BB6B     		ldr	r3, [r7, #56]
 2748 00c6 802B     		cmp	r3, #128
 2749 00c8 21D0     		beq	.L304
 2750 00ca BB6B     		ldr	r3, [r7, #56]
 2751 00cc 802B     		cmp	r3, #128
 2752 00ce 06D8     		bhi	.L305
 2753 00d0 BB6B     		ldr	r3, [r7, #56]
 2754 00d2 002B     		cmp	r3, #0
 2755 00d4 0BD0     		beq	.L306
 2756 00d6 BB6B     		ldr	r3, [r7, #56]
 2757 00d8 402B     		cmp	r3, #64
 2758 00da 10D0     		beq	.L307
 2759 00dc 3EE0     		b	.L308
 2760              	.L305:
 2761 00de BB6B     		ldr	r3, [r7, #56]
 2762 00e0 C02B     		cmp	r3, #192
 2763 00e2 38D0     		beq	.L309
 2764 00e4 BB6B     		ldr	r3, [r7, #56]
 2765 00e6 B3F5807F 		cmp	r3, #256
 2766 00ea 18D0     		beq	.L310
ARM GAS  /tmp/cctM9lCy.s 			page 78


 2767 00ec 36E0     		b	.L308
 2768              	.L306:
1576:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1577:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for SAI2/3 */
1578:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1579:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 2769              		.loc 1 1579 11
 2770 00ee 07F12403 		add	r3, r7, #36
 2771 00f2 1846     		mov	r0, r3
 2772 00f4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1580:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 2773              		.loc 1 1580 21
 2774 00f8 BB6A     		ldr	r3, [r7, #40]
 2775 00fa FB63     		str	r3, [r7, #60]
1581:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2776              		.loc 1 1581 11
 2777 00fc 9AE1     		b	.L302
 2778              	.L307:
1582:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1583:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI23SEL_0: /* PLLI2 is the clock source for SAI2/3 */
1584:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1585:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 2779              		.loc 1 1585 11
 2780 00fe 07F11803 		add	r3, r7, #24
 2781 0102 1846     		mov	r0, r3
 2782 0104 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1586:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 2783              		.loc 1 1586 21
 2784 0108 BB69     		ldr	r3, [r7, #24]
 2785 010a FB63     		str	r3, [r7, #60]
1587:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2786              		.loc 1 1587 11
 2787 010c 92E1     		b	.L302
 2788              	.L304:
1588:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1589:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1590:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI23SEL_1: /* PLLI3 is the clock source for SAI2/3 */
1591:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1592:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 2789              		.loc 1 1592 11
 2790 010e 07F10C03 		add	r3, r7, #12
 2791 0112 1846     		mov	r0, r3
 2792 0114 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1593:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 2793              		.loc 1 1593 21
 2794 0118 FB68     		ldr	r3, [r7, #12]
 2795 011a FB63     		str	r3, [r7, #60]
1594:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2796              		.loc 1 1594 11
 2797 011c 8AE1     		b	.L302
 2798              	.L310:
1595:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1596:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1597:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI23SEL_2: /* CKPER is the clock source for SAI2/3 */
1598:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1599:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1600:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
ARM GAS  /tmp/cctM9lCy.s 			page 79


 2799              		.loc 1 1600 27
 2800 011e 5D4B     		ldr	r3, .L365
 2801 0120 DB6C     		ldr	r3, [r3, #76]
 2802              		.loc 1 1600 25
 2803 0122 03F04053 		and	r3, r3, #805306368
 2804 0126 7B63     		str	r3, [r7, #52]
1601:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1602:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== 0U)
 2805              		.loc 1 1602 13
 2806 0128 7B6B     		ldr	r3, [r7, #52]
 2807 012a 002B     		cmp	r3, #0
 2808 012c 02D1     		bne	.L312
1603:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1604:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1605:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
 2809              		.loc 1 1605 23
 2810 012e 5A4B     		ldr	r3, .L365+4
 2811 0130 FB63     		str	r3, [r7, #60]
1606:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1607:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1608:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
1609:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1610:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1611:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1612:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1613:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1614:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
1615:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1616:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1617:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1618:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1619:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1620:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1621:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1622:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1623:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1624:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1625:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1626:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2812              		.loc 1 1626 11
 2813 0132 7FE1     		b	.L302
 2814              	.L312:
1608:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 2815              		.loc 1 1608 18
 2816 0134 7B6B     		ldr	r3, [r7, #52]
 2817 0136 B3F1805F 		cmp	r3, #268435456
 2818 013a 02D1     		bne	.L314
1611:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 2819              		.loc 1 1611 23
 2820 013c 574B     		ldr	r3, .L365+8
 2821 013e FB63     		str	r3, [r7, #60]
 2822              		.loc 1 1626 11
 2823 0140 78E1     		b	.L302
 2824              	.L314:
1614:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 2825              		.loc 1 1614 19
 2826 0142 7B6B     		ldr	r3, [r7, #52]
ARM GAS  /tmp/cctM9lCy.s 			page 80


 2827 0144 B3F1005F 		cmp	r3, #536870912
 2828 0148 02D1     		bne	.L315
1617:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 2829              		.loc 1 1617 23
 2830 014a 554B     		ldr	r3, .L365+12
 2831 014c FB63     		str	r3, [r7, #60]
 2832              		.loc 1 1626 11
 2833 014e 71E1     		b	.L302
 2834              	.L315:
1623:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 2835              		.loc 1 1623 23
 2836 0150 0023     		movs	r3, #0
 2837 0152 FB63     		str	r3, [r7, #60]
 2838              		.loc 1 1626 11
 2839 0154 6EE1     		b	.L302
 2840              	.L309:
1627:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1628:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1629:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D2CCIP1R_SAI23SEL_0 | RCC_D2CCIP1R_SAI23SEL_1 ): /* External clock is the clock sou
1630:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1631:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 2841              		.loc 1 1631 21
 2842 0156 534B     		ldr	r3, .L365+16
 2843 0158 FB63     		str	r3, [r7, #60]
1632:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2844              		.loc 1 1632 11
 2845 015a 6BE1     		b	.L302
 2846              	.L308:
1633:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1634:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1635:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1636:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 2847              		.loc 1 1636 21
 2848 015c 0023     		movs	r3, #0
 2849 015e FB63     		str	r3, [r7, #60]
1637:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2850              		.loc 1 1637 11
 2851 0160 00BF     		nop
 2852 0162 67E1     		b	.L302
 2853              	.L303:
1638:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1639:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1640:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1641:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1642:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 2854              		.loc 1 1642 11
 2855 0164 7B68     		ldr	r3, [r7, #4]
 2856 0166 B3F5806F 		cmp	r3, #1024
 2857 016a 58D1     		bne	.L316
1643:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1644:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1645:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 2858              		.loc 1 1645 23
 2859 016c 494B     		ldr	r3, .L365
 2860 016e 9B6D     		ldr	r3, [r3, #88]
 2861              		.loc 1 1645 21
 2862 0170 03F46003 		and	r3, r3, #14680064
ARM GAS  /tmp/cctM9lCy.s 			page 81


 2863 0174 BB63     		str	r3, [r7, #56]
1646:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1647:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 2864              		.loc 1 1647 7
 2865 0176 BB6B     		ldr	r3, [r7, #56]
 2866 0178 B3F5800F 		cmp	r3, #4194304
 2867 017c 24D0     		beq	.L317
 2868 017e BB6B     		ldr	r3, [r7, #56]
 2869 0180 B3F5800F 		cmp	r3, #4194304
 2870 0184 07D8     		bhi	.L318
 2871 0186 BB6B     		ldr	r3, [r7, #56]
 2872 0188 002B     		cmp	r3, #0
 2873 018a 0DD0     		beq	.L319
 2874 018c BB6B     		ldr	r3, [r7, #56]
 2875 018e B3F5001F 		cmp	r3, #2097152
 2876 0192 11D0     		beq	.L320
 2877 0194 3FE0     		b	.L321
 2878              	.L318:
 2879 0196 BB6B     		ldr	r3, [r7, #56]
 2880 0198 B3F5C00F 		cmp	r3, #6291456
 2881 019c 38D0     		beq	.L322
 2882 019e BB6B     		ldr	r3, [r7, #56]
 2883 01a0 B3F5000F 		cmp	r3, #8388608
 2884 01a4 18D0     		beq	.L323
 2885 01a6 36E0     		b	.L321
 2886              	.L319:
1648:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1649:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for SAI4A */
1650:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1651:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 2887              		.loc 1 1651 11
 2888 01a8 07F12403 		add	r3, r7, #36
 2889 01ac 1846     		mov	r0, r3
 2890 01ae FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1652:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 2891              		.loc 1 1652 21
 2892 01b2 BB6A     		ldr	r3, [r7, #40]
 2893 01b4 FB63     		str	r3, [r7, #60]
1653:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2894              		.loc 1 1653 11
 2895 01b6 3DE1     		b	.L302
 2896              	.L320:
1654:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1655:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4ASEL_0: /* PLLI2 is the clock source for SAI4A */
1656:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1657:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 2897              		.loc 1 1657 11
 2898 01b8 07F11803 		add	r3, r7, #24
 2899 01bc 1846     		mov	r0, r3
 2900 01be FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1658:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 2901              		.loc 1 1658 21
 2902 01c2 BB69     		ldr	r3, [r7, #24]
 2903 01c4 FB63     		str	r3, [r7, #60]
1659:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2904              		.loc 1 1659 11
 2905 01c6 35E1     		b	.L302
ARM GAS  /tmp/cctM9lCy.s 			page 82


 2906              	.L317:
1660:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1661:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1662:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4ASEL_1: /* PLLI3 is the clock source for SAI4A */
1663:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1664:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 2907              		.loc 1 1664 11
 2908 01c8 07F10C03 		add	r3, r7, #12
 2909 01cc 1846     		mov	r0, r3
 2910 01ce FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1665:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 2911              		.loc 1 1665 21
 2912 01d2 FB68     		ldr	r3, [r7, #12]
 2913 01d4 FB63     		str	r3, [r7, #60]
1666:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2914              		.loc 1 1666 11
 2915 01d6 2DE1     		b	.L302
 2916              	.L323:
1667:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1668:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1669:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4ASEL_2: /* CKPER is the clock source for SAI4A*/
1670:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1671:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1672:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 2917              		.loc 1 1672 27
 2918 01d8 2E4B     		ldr	r3, .L365
 2919 01da DB6C     		ldr	r3, [r3, #76]
 2920              		.loc 1 1672 25
 2921 01dc 03F04053 		and	r3, r3, #805306368
 2922 01e0 7B63     		str	r3, [r7, #52]
1673:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1674:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== 0U)
 2923              		.loc 1 1674 13
 2924 01e2 7B6B     		ldr	r3, [r7, #52]
 2925 01e4 002B     		cmp	r3, #0
 2926 01e6 02D1     		bne	.L325
1675:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1676:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1677:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
 2927              		.loc 1 1677 23
 2928 01e8 2B4B     		ldr	r3, .L365+4
 2929 01ea FB63     		str	r3, [r7, #60]
1678:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1679:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1680:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
1681:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1682:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1683:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1684:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1685:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1686:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
1687:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1688:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1689:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1690:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1691:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1692:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
ARM GAS  /tmp/cctM9lCy.s 			page 83


1693:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1694:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1695:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1696:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1697:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1698:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2930              		.loc 1 1698 11
 2931 01ec 22E1     		b	.L302
 2932              	.L325:
1680:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 2933              		.loc 1 1680 18
 2934 01ee 7B6B     		ldr	r3, [r7, #52]
 2935 01f0 B3F1805F 		cmp	r3, #268435456
 2936 01f4 02D1     		bne	.L327
1683:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 2937              		.loc 1 1683 23
 2938 01f6 294B     		ldr	r3, .L365+8
 2939 01f8 FB63     		str	r3, [r7, #60]
 2940              		.loc 1 1698 11
 2941 01fa 1BE1     		b	.L302
 2942              	.L327:
1686:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 2943              		.loc 1 1686 19
 2944 01fc 7B6B     		ldr	r3, [r7, #52]
 2945 01fe B3F1005F 		cmp	r3, #536870912
 2946 0202 02D1     		bne	.L328
1689:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 2947              		.loc 1 1689 23
 2948 0204 264B     		ldr	r3, .L365+12
 2949 0206 FB63     		str	r3, [r7, #60]
 2950              		.loc 1 1698 11
 2951 0208 14E1     		b	.L302
 2952              	.L328:
1695:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 2953              		.loc 1 1695 23
 2954 020a 0023     		movs	r3, #0
 2955 020c FB63     		str	r3, [r7, #60]
 2956              		.loc 1 1698 11
 2957 020e 11E1     		b	.L302
 2958              	.L322:
1699:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1700:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1701:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1 ): /* External clock is the clock sourc
1702:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1703:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 2959              		.loc 1 1703 21
 2960 0210 244B     		ldr	r3, .L365+16
 2961 0212 FB63     		str	r3, [r7, #60]
1704:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2962              		.loc 1 1704 11
 2963 0214 0EE1     		b	.L302
 2964              	.L321:
1705:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1706:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1707:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1708:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1709:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
ARM GAS  /tmp/cctM9lCy.s 			page 84


 2965              		.loc 1 1709 21
 2966 0216 0023     		movs	r3, #0
 2967 0218 FB63     		str	r3, [r7, #60]
1710:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2968              		.loc 1 1710 11
 2969 021a 00BF     		nop
 2970 021c 0AE1     		b	.L302
 2971              	.L316:
1711:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1712:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1713:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1714:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1715:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 2972              		.loc 1 1715 11
 2973 021e 7B68     		ldr	r3, [r7, #4]
 2974 0220 B3F5006F 		cmp	r3, #2048
 2975 0224 63D1     		bne	.L329
1716:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1717:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1718:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 2976              		.loc 1 1718 23
 2977 0226 1B4B     		ldr	r3, .L365
 2978 0228 9B6D     		ldr	r3, [r3, #88]
 2979              		.loc 1 1718 21
 2980 022a 03F0E063 		and	r3, r3, #117440512
 2981 022e BB63     		str	r3, [r7, #56]
1719:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1720:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 2982              		.loc 1 1720 7
 2983 0230 BB6B     		ldr	r3, [r7, #56]
 2984 0232 B3F1007F 		cmp	r3, #33554432
 2985 0236 24D0     		beq	.L330
 2986 0238 BB6B     		ldr	r3, [r7, #56]
 2987 023a B3F1007F 		cmp	r3, #33554432
 2988 023e 07D8     		bhi	.L331
 2989 0240 BB6B     		ldr	r3, [r7, #56]
 2990 0242 002B     		cmp	r3, #0
 2991 0244 0DD0     		beq	.L332
 2992 0246 BB6B     		ldr	r3, [r7, #56]
 2993 0248 B3F1807F 		cmp	r3, #16777216
 2994 024c 11D0     		beq	.L333
 2995 024e 4AE0     		b	.L334
 2996              	.L331:
 2997 0250 BB6B     		ldr	r3, [r7, #56]
 2998 0252 B3F1407F 		cmp	r3, #50331648
 2999 0256 43D0     		beq	.L335
 3000 0258 BB6B     		ldr	r3, [r7, #56]
 3001 025a B3F1806F 		cmp	r3, #67108864
 3002 025e 23D0     		beq	.L336
 3003 0260 41E0     		b	.L334
 3004              	.L332:
1721:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1722:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for SAI4B */
1723:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1724:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3005              		.loc 1 1724 11
 3006 0262 07F12403 		add	r3, r7, #36
ARM GAS  /tmp/cctM9lCy.s 			page 85


 3007 0266 1846     		mov	r0, r3
 3008 0268 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1725:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3009              		.loc 1 1725 21
 3010 026c BB6A     		ldr	r3, [r7, #40]
 3011 026e FB63     		str	r3, [r7, #60]
1726:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3012              		.loc 1 1726 11
 3013 0270 E0E0     		b	.L302
 3014              	.L333:
1727:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1728:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4BSEL_0: /* PLLI2 is the clock source for SAI4B */
1729:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1730:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3015              		.loc 1 1730 11
 3016 0272 07F11803 		add	r3, r7, #24
 3017 0276 1846     		mov	r0, r3
 3018 0278 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1731:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3019              		.loc 1 1731 21
 3020 027c BB69     		ldr	r3, [r7, #24]
 3021 027e FB63     		str	r3, [r7, #60]
1732:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3022              		.loc 1 1732 11
 3023 0280 D8E0     		b	.L302
 3024              	.L330:
1733:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1734:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1735:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4BSEL_1: /* PLLI3 is the clock source for SAI4B */
1736:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1737:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3025              		.loc 1 1737 11
 3026 0282 07F10C03 		add	r3, r7, #12
 3027 0286 1846     		mov	r0, r3
 3028 0288 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1738:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3029              		.loc 1 1738 21
 3030 028c FB68     		ldr	r3, [r7, #12]
 3031 028e FB63     		str	r3, [r7, #60]
1739:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3032              		.loc 1 1739 11
 3033 0290 D0E0     		b	.L302
 3034              	.L366:
 3035 0292 00BF     		.align	2
 3036              	.L365:
 3037 0294 00440258 		.word	1476543488
 3038 0298 0090D003 		.word	64000000
 3039 029c 00093D00 		.word	4000000
 3040 02a0 40787D01 		.word	25000000
 3041 02a4 0080BB00 		.word	12288000
 3042              	.L336:
1740:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1741:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1742:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4BSEL_2: /* CKPER is the clock source for SAI4B*/
1743:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1744:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1745:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
ARM GAS  /tmp/cctM9lCy.s 			page 86


 3043              		.loc 1 1745 27
 3044 02a8 654B     		ldr	r3, .L367
 3045 02aa DB6C     		ldr	r3, [r3, #76]
 3046              		.loc 1 1745 25
 3047 02ac 03F04053 		and	r3, r3, #805306368
 3048 02b0 7B63     		str	r3, [r7, #52]
1746:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1747:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== 0U)
 3049              		.loc 1 1747 13
 3050 02b2 7B6B     		ldr	r3, [r7, #52]
 3051 02b4 002B     		cmp	r3, #0
 3052 02b6 02D1     		bne	.L338
1748:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1749:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1750:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
 3053              		.loc 1 1750 23
 3054 02b8 624B     		ldr	r3, .L367+4
 3055 02ba FB63     		str	r3, [r7, #60]
1751:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1752:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1753:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
1754:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1755:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1756:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1757:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1758:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1759:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
1760:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1761:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1762:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1763:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1764:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1765:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1766:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1767:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1768:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1769:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1770:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1771:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3056              		.loc 1 1771 11
 3057 02bc BAE0     		b	.L302
 3058              	.L338:
1753:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3059              		.loc 1 1753 18
 3060 02be 7B6B     		ldr	r3, [r7, #52]
 3061 02c0 B3F1805F 		cmp	r3, #268435456
 3062 02c4 02D1     		bne	.L340
1756:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3063              		.loc 1 1756 23
 3064 02c6 604B     		ldr	r3, .L367+8
 3065 02c8 FB63     		str	r3, [r7, #60]
 3066              		.loc 1 1771 11
 3067 02ca B3E0     		b	.L302
 3068              	.L340:
1759:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3069              		.loc 1 1759 19
 3070 02cc 7B6B     		ldr	r3, [r7, #52]
ARM GAS  /tmp/cctM9lCy.s 			page 87


 3071 02ce B3F1005F 		cmp	r3, #536870912
 3072 02d2 02D1     		bne	.L341
1762:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3073              		.loc 1 1762 23
 3074 02d4 5D4B     		ldr	r3, .L367+12
 3075 02d6 FB63     		str	r3, [r7, #60]
 3076              		.loc 1 1771 11
 3077 02d8 ACE0     		b	.L302
 3078              	.L341:
1768:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3079              		.loc 1 1768 23
 3080 02da 0023     		movs	r3, #0
 3081 02dc FB63     		str	r3, [r7, #60]
 3082              		.loc 1 1771 11
 3083 02de A9E0     		b	.L302
 3084              	.L335:
1772:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1773:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1774:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1 ): /* External clock is the clock sourc
1775:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1776:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3085              		.loc 1 1776 21
 3086 02e0 5B4B     		ldr	r3, .L367+16
 3087 02e2 FB63     		str	r3, [r7, #60]
1777:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3088              		.loc 1 1777 11
 3089 02e4 A6E0     		b	.L302
 3090              	.L334:
1778:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1779:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1780:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1781:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1782:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3091              		.loc 1 1782 21
 3092 02e6 0023     		movs	r3, #0
 3093 02e8 FB63     		str	r3, [r7, #60]
1783:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3094              		.loc 1 1783 11
 3095 02ea 00BF     		nop
 3096 02ec A2E0     		b	.L302
 3097              	.L329:
1784:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1785:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1786:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1787:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1788:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 3098              		.loc 1 1788 11
 3099 02ee 7B68     		ldr	r3, [r7, #4]
 3100 02f0 B3F5805F 		cmp	r3, #4096
 3101 02f4 58D1     		bne	.L342
1789:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1790:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SPI1/2/3 clock source */
1791:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 3102              		.loc 1 1791 15
 3103 02f6 524B     		ldr	r3, .L367
 3104 02f8 1B6D     		ldr	r3, [r3, #80]
 3105              		.loc 1 1791 13
ARM GAS  /tmp/cctM9lCy.s 			page 88


 3106 02fa 03F4E043 		and	r3, r3, #28672
 3107 02fe 3B63     		str	r3, [r7, #48]
1792:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1793:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3108              		.loc 1 1793 7
 3109 0300 3B6B     		ldr	r3, [r7, #48]
 3110 0302 B3F5005F 		cmp	r3, #8192
 3111 0306 24D0     		beq	.L343
 3112 0308 3B6B     		ldr	r3, [r7, #48]
 3113 030a B3F5005F 		cmp	r3, #8192
 3114 030e 07D8     		bhi	.L344
 3115 0310 3B6B     		ldr	r3, [r7, #48]
 3116 0312 002B     		cmp	r3, #0
 3117 0314 0DD0     		beq	.L345
 3118 0316 3B6B     		ldr	r3, [r7, #48]
 3119 0318 B3F5805F 		cmp	r3, #4096
 3120 031c 11D0     		beq	.L346
 3121 031e 3FE0     		b	.L347
 3122              	.L344:
 3123 0320 3B6B     		ldr	r3, [r7, #48]
 3124 0322 B3F5405F 		cmp	r3, #12288
 3125 0326 38D0     		beq	.L348
 3126 0328 3B6B     		ldr	r3, [r7, #48]
 3127 032a B3F5804F 		cmp	r3, #16384
 3128 032e 18D0     		beq	.L349
 3129 0330 36E0     		b	.L347
 3130              	.L345:
1794:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1795:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for I2S */
1796:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1797:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3131              		.loc 1 1797 11
 3132 0332 07F12403 		add	r3, r7, #36
 3133 0336 1846     		mov	r0, r3
 3134 0338 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1798:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3135              		.loc 1 1798 21
 3136 033c BB6A     		ldr	r3, [r7, #40]
 3137 033e FB63     		str	r3, [r7, #60]
1799:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3138              		.loc 1 1799 11
 3139 0340 78E0     		b	.L302
 3140              	.L346:
1800:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1801:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SPI123SEL_0: /* PLL2 is the clock source for I2S */
1802:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1803:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3141              		.loc 1 1803 11
 3142 0342 07F11803 		add	r3, r7, #24
 3143 0346 1846     		mov	r0, r3
 3144 0348 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1804:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3145              		.loc 1 1804 21
 3146 034c BB69     		ldr	r3, [r7, #24]
 3147 034e FB63     		str	r3, [r7, #60]
1805:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3148              		.loc 1 1805 11
ARM GAS  /tmp/cctM9lCy.s 			page 89


 3149 0350 70E0     		b	.L302
 3150              	.L343:
1806:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1807:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1808:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SPI123SEL_1: /* PLL3 is the clock source for I2S */
1809:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1810:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3151              		.loc 1 1810 11
 3152 0352 07F10C03 		add	r3, r7, #12
 3153 0356 1846     		mov	r0, r3
 3154 0358 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1811:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3155              		.loc 1 1811 21
 3156 035c FB68     		ldr	r3, [r7, #12]
 3157 035e FB63     		str	r3, [r7, #60]
1812:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3158              		.loc 1 1812 11
 3159 0360 68E0     		b	.L302
 3160              	.L349:
1813:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1814:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1815:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SPI123SEL_2: /* CKPER is the clock source for I2S */
1816:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1817:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1818:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3161              		.loc 1 1818 27
 3162 0362 374B     		ldr	r3, .L367
 3163 0364 DB6C     		ldr	r3, [r3, #76]
 3164              		.loc 1 1818 25
 3165 0366 03F04053 		and	r3, r3, #805306368
 3166 036a 7B63     		str	r3, [r7, #52]
1819:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1820:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 3167              		.loc 1 1820 13
 3168 036c 7B6B     		ldr	r3, [r7, #52]
 3169 036e 002B     		cmp	r3, #0
 3170 0370 02D1     		bne	.L351
1821:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1822:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1823:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
 3171              		.loc 1 1823 23
 3172 0372 344B     		ldr	r3, .L367+4
 3173 0374 FB63     		str	r3, [r7, #60]
1824:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1825:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1826:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
1827:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1828:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1829:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1830:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1831:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1832:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
1833:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1834:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1835:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1836:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1837:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cctM9lCy.s 			page 90


1838:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1839:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1840:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1841:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1842:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1843:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1844:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3174              		.loc 1 1844 11
 3175 0376 5DE0     		b	.L302
 3176              	.L351:
1826:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3177              		.loc 1 1826 18
 3178 0378 7B6B     		ldr	r3, [r7, #52]
 3179 037a B3F1805F 		cmp	r3, #268435456
 3180 037e 02D1     		bne	.L353
1829:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3181              		.loc 1 1829 23
 3182 0380 314B     		ldr	r3, .L367+8
 3183 0382 FB63     		str	r3, [r7, #60]
 3184              		.loc 1 1844 11
 3185 0384 56E0     		b	.L302
 3186              	.L353:
1832:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3187              		.loc 1 1832 19
 3188 0386 7B6B     		ldr	r3, [r7, #52]
 3189 0388 B3F1005F 		cmp	r3, #536870912
 3190 038c 02D1     		bne	.L354
1835:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3191              		.loc 1 1835 23
 3192 038e 2F4B     		ldr	r3, .L367+12
 3193 0390 FB63     		str	r3, [r7, #60]
 3194              		.loc 1 1844 11
 3195 0392 4FE0     		b	.L302
 3196              	.L354:
1841:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3197              		.loc 1 1841 23
 3198 0394 0023     		movs	r3, #0
 3199 0396 FB63     		str	r3, [r7, #60]
 3200              		.loc 1 1844 11
 3201 0398 4CE0     		b	.L302
 3202              	.L348:
1845:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1846:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1847:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D2CCIP1R_SPI123SEL_0 | RCC_D2CCIP1R_SPI123SEL_1): /* External clock is the clock so
1848:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1849:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3203              		.loc 1 1849 21
 3204 039a 2D4B     		ldr	r3, .L367+16
 3205 039c FB63     		str	r3, [r7, #60]
1850:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3206              		.loc 1 1850 11
 3207 039e 49E0     		b	.L302
 3208              	.L347:
1851:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1852:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1853:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1854:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
ARM GAS  /tmp/cctM9lCy.s 			page 91


 3209              		.loc 1 1854 21
 3210 03a0 0023     		movs	r3, #0
 3211 03a2 FB63     		str	r3, [r7, #60]
1855:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3212              		.loc 1 1855 11
 3213 03a4 00BF     		nop
 3214 03a6 45E0     		b	.L302
 3215              	.L342:
1856:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1857:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1858:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1859:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_ADC)
 3216              		.loc 1 1859 11
 3217 03a8 7B68     		ldr	r3, [r7, #4]
 3218 03aa B3F5002F 		cmp	r3, #524288
 3219 03ae 3FD1     		bne	.L355
1860:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1861:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get ADC clock source */
1862:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_ADC_SOURCE();
 3220              		.loc 1 1862 15
 3221 03b0 234B     		ldr	r3, .L367
 3222 03b2 9B6D     		ldr	r3, [r3, #88]
 3223              		.loc 1 1862 13
 3224 03b4 03F44033 		and	r3, r3, #196608
 3225 03b8 3B63     		str	r3, [r7, #48]
1863:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1864:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3226              		.loc 1 1864 7
 3227 03ba 3B6B     		ldr	r3, [r7, #48]
 3228 03bc B3F5803F 		cmp	r3, #65536
 3229 03c0 0ED0     		beq	.L356
 3230 03c2 3B6B     		ldr	r3, [r7, #48]
 3231 03c4 B3F5003F 		cmp	r3, #131072
 3232 03c8 12D0     		beq	.L357
 3233 03ca 3B6B     		ldr	r3, [r7, #48]
 3234 03cc 002B     		cmp	r3, #0
 3235 03ce 2BD1     		bne	.L358
1865:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1866:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL2:
1867:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1868:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3236              		.loc 1 1868 11
 3237 03d0 07F11803 		add	r3, r7, #24
 3238 03d4 1846     		mov	r0, r3
 3239 03d6 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1869:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3240              		.loc 1 1869 21
 3241 03da BB69     		ldr	r3, [r7, #24]
 3242 03dc FB63     		str	r3, [r7, #60]
1870:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3243              		.loc 1 1870 11
 3244 03de 29E0     		b	.L302
 3245              	.L356:
1871:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1872:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL3:
1873:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1874:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
ARM GAS  /tmp/cctM9lCy.s 			page 92


 3246              		.loc 1 1874 11
 3247 03e0 07F10C03 		add	r3, r7, #12
 3248 03e4 1846     		mov	r0, r3
 3249 03e6 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1875:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_R_Frequency;
 3250              		.loc 1 1875 21
 3251 03ea 7B69     		ldr	r3, [r7, #20]
 3252 03ec FB63     		str	r3, [r7, #60]
1876:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3253              		.loc 1 1876 11
 3254 03ee 21E0     		b	.L302
 3255              	.L357:
1877:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1878:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1879:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_CLKP:
1880:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1881:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1882:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3256              		.loc 1 1882 27
 3257 03f0 134B     		ldr	r3, .L367
 3258 03f2 DB6C     		ldr	r3, [r3, #76]
 3259              		.loc 1 1882 25
 3260 03f4 03F04053 		and	r3, r3, #805306368
 3261 03f8 7B63     		str	r3, [r7, #52]
1883:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1884:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 3262              		.loc 1 1884 13
 3263 03fa 7B6B     		ldr	r3, [r7, #52]
 3264 03fc 002B     		cmp	r3, #0
 3265 03fe 02D1     		bne	.L360
1885:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1886:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1887:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
 3266              		.loc 1 1887 23
 3267 0400 104B     		ldr	r3, .L367+4
 3268 0402 FB63     		str	r3, [r7, #60]
1888:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1889:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1890:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
1891:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1892:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1893:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1894:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1895:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1896:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
1897:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1898:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1899:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1900:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1901:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1902:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1903:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1904:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1905:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1906:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1907:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1908:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/cctM9lCy.s 			page 93


 3269              		.loc 1 1908 11
 3270 0404 16E0     		b	.L302
 3271              	.L360:
1890:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3272              		.loc 1 1890 18
 3273 0406 7B6B     		ldr	r3, [r7, #52]
 3274 0408 B3F1805F 		cmp	r3, #268435456
 3275 040c 02D1     		bne	.L362
1893:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3276              		.loc 1 1893 23
 3277 040e 0E4B     		ldr	r3, .L367+8
 3278 0410 FB63     		str	r3, [r7, #60]
 3279              		.loc 1 1908 11
 3280 0412 0FE0     		b	.L302
 3281              	.L362:
1896:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3282              		.loc 1 1896 19
 3283 0414 7B6B     		ldr	r3, [r7, #52]
 3284 0416 B3F1005F 		cmp	r3, #536870912
 3285 041a 02D1     		bne	.L363
1899:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3286              		.loc 1 1899 23
 3287 041c 0B4B     		ldr	r3, .L367+12
 3288 041e FB63     		str	r3, [r7, #60]
 3289              		.loc 1 1908 11
 3290 0420 08E0     		b	.L302
 3291              	.L363:
1905:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3292              		.loc 1 1905 23
 3293 0422 0023     		movs	r3, #0
 3294 0424 FB63     		str	r3, [r7, #60]
 3295              		.loc 1 1908 11
 3296 0426 05E0     		b	.L302
 3297              	.L358:
1909:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1910:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1911:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1912:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1913:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3298              		.loc 1 1913 21
 3299 0428 0023     		movs	r3, #0
 3300 042a FB63     		str	r3, [r7, #60]
1914:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3301              		.loc 1 1914 11
 3302 042c 00BF     		nop
 3303 042e 01E0     		b	.L302
 3304              	.L355:
1915:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1916:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1917:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1918:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
1919:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1920:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       frequency = 0;
 3305              		.loc 1 1920 17
 3306 0430 0023     		movs	r3, #0
 3307 0432 FB63     		str	r3, [r7, #60]
 3308              	.L302:
ARM GAS  /tmp/cctM9lCy.s 			page 94


1921:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1922:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1923:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return frequency;
 3309              		.loc 1 1923 10
 3310 0434 FB6B     		ldr	r3, [r7, #60]
1924:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3311              		.loc 1 1924 1
 3312 0436 1846     		mov	r0, r3
 3313 0438 4037     		adds	r7, r7, #64
 3314              		.cfi_def_cfa_offset 8
 3315 043a BD46     		mov	sp, r7
 3316              		.cfi_def_cfa_register 13
 3317              		@ sp needed
 3318 043c 80BD     		pop	{r7, pc}
 3319              	.L368:
 3320 043e 00BF     		.align	2
 3321              	.L367:
 3322 0440 00440258 		.word	1476543488
 3323 0444 0090D003 		.word	64000000
 3324 0448 00093D00 		.word	4000000
 3325 044c 40787D01 		.word	25000000
 3326 0450 0080BB00 		.word	12288000
 3327              		.cfi_endproc
 3328              	.LFE136:
 3330              		.section	.text.HAL_RCCEx_GetD1PCLK1Freq,"ax",%progbits
 3331              		.align	1
 3332              		.global	HAL_RCCEx_GetD1PCLK1Freq
 3333              		.syntax unified
 3334              		.thumb
 3335              		.thumb_func
 3336              		.fpu fpv5-d16
 3338              	HAL_RCCEx_GetD1PCLK1Freq:
 3339              	.LFB137:
1925:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1926:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1927:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1928:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D1PCLK1 frequency
1929:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D1PCLK1 changes, this function must be called to update the
1930:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D1PCLK1 value. Otherwise, any configuration based on this function will be incorr
1931:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D1PCLK1 frequency
1932:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1933:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1PCLK1Freq(void)
1934:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 3340              		.loc 1 1934 1
 3341              		.cfi_startproc
 3342              		@ args = 0, pretend = 0, frame = 0
 3343              		@ frame_needed = 1, uses_anonymous_args = 0
 3344 0000 80B5     		push	{r7, lr}
 3345              		.cfi_def_cfa_offset 8
 3346              		.cfi_offset 7, -8
 3347              		.cfi_offset 14, -4
 3348 0002 00AF     		add	r7, sp, #0
 3349              		.cfi_def_cfa_register 7
1935:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
1936:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1PPRE)>> RCC_D1CFGR
 3350              		.loc 1 1936 11
 3351 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
ARM GAS  /tmp/cctM9lCy.s 			page 95


 3352 0008 0146     		mov	r1, r0
 3353              		.loc 1 1936 58
 3354 000a 064B     		ldr	r3, .L371
 3355 000c 9B69     		ldr	r3, [r3, #24]
 3356              		.loc 1 1936 87
 3357 000e 1B09     		lsrs	r3, r3, #4
 3358 0010 03F00703 		and	r3, r3, #7
 3359              		.loc 1 1936 53
 3360 0014 044A     		ldr	r2, .L371+4
 3361 0016 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3362              		.loc 1 1936 113
 3363 0018 03F01F03 		and	r3, r3, #31
 3364              		.loc 1 1936 33
 3365 001c 21FA03F3 		lsr	r3, r1, r3
1937:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3366              		.loc 1 1937 1
 3367 0020 1846     		mov	r0, r3
 3368 0022 80BD     		pop	{r7, pc}
 3369              	.L372:
 3370              		.align	2
 3371              	.L371:
 3372 0024 00440258 		.word	1476543488
 3373 0028 00000000 		.word	D1CorePrescTable
 3374              		.cfi_endproc
 3375              	.LFE137:
 3377              		.section	.text.HAL_RCCEx_GetD3PCLK1Freq,"ax",%progbits
 3378              		.align	1
 3379              		.global	HAL_RCCEx_GetD3PCLK1Freq
 3380              		.syntax unified
 3381              		.thumb
 3382              		.thumb_func
 3383              		.fpu fpv5-d16
 3385              	HAL_RCCEx_GetD3PCLK1Freq:
 3386              	.LFB138:
1938:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1939:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1940:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D3PCLK1 frequency
1941:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D3PCLK1 changes, this function must be called to update the
1942:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorr
1943:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D3PCLK1 frequency
1944:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1945:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
1946:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 3387              		.loc 1 1946 1
 3388              		.cfi_startproc
 3389              		@ args = 0, pretend = 0, frame = 0
 3390              		@ frame_needed = 1, uses_anonymous_args = 0
 3391 0000 80B5     		push	{r7, lr}
 3392              		.cfi_def_cfa_offset 8
 3393              		.cfi_offset 7, -8
 3394              		.cfi_offset 14, -4
 3395 0002 00AF     		add	r7, sp, #0
 3396              		.cfi_def_cfa_register 7
1947:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
1948:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR
 3397              		.loc 1 1948 11
 3398 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
ARM GAS  /tmp/cctM9lCy.s 			page 96


 3399 0008 0146     		mov	r1, r0
 3400              		.loc 1 1948 58
 3401 000a 064B     		ldr	r3, .L375
 3402 000c 1B6A     		ldr	r3, [r3, #32]
 3403              		.loc 1 1948 87
 3404 000e 1B09     		lsrs	r3, r3, #4
 3405 0010 03F00703 		and	r3, r3, #7
 3406              		.loc 1 1948 53
 3407 0014 044A     		ldr	r2, .L375+4
 3408 0016 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3409              		.loc 1 1948 113
 3410 0018 03F01F03 		and	r3, r3, #31
 3411              		.loc 1 1948 33
 3412 001c 21FA03F3 		lsr	r3, r1, r3
1949:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3413              		.loc 1 1949 1
 3414 0020 1846     		mov	r0, r3
 3415 0022 80BD     		pop	{r7, pc}
 3416              	.L376:
 3417              		.align	2
 3418              	.L375:
 3419 0024 00440258 		.word	1476543488
 3420 0028 00000000 		.word	D1CorePrescTable
 3421              		.cfi_endproc
 3422              	.LFE138:
 3424              		.section	.text.HAL_RCCEx_GetPLL2ClockFreq,"ax",%progbits
 3425              		.align	1
 3426              		.global	HAL_RCCEx_GetPLL2ClockFreq
 3427              		.syntax unified
 3428              		.thumb
 3429              		.thumb_func
 3430              		.fpu fpv5-d16
 3432              	HAL_RCCEx_GetPLL2ClockFreq:
 3433              	.LFB139:
1950:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1951:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL2 clock frequencies :PLL2_P_Frequency,PLL2_R_Frequency and PLL2_Q_Frequenc
1952:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL2 clock frequencies computed by this function is not the real
1953:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
1954:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
1955:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
1956:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
1957:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
1958:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1959:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL2CLK changes, this function must be called to update the
1960:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorr
1961:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL2_Clocks structure.
1962:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
1963:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1964:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
1965:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 3434              		.loc 1 1965 1
 3435              		.cfi_startproc
 3436              		@ args = 0, pretend = 0, frame = 32
 3437              		@ frame_needed = 1, uses_anonymous_args = 0
 3438              		@ link register save eliminated.
 3439 0000 80B4     		push	{r7}
 3440              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cctM9lCy.s 			page 97


 3441              		.cfi_offset 7, -4
 3442 0002 89B0     		sub	sp, sp, #36
 3443              		.cfi_def_cfa_offset 40
 3444 0004 00AF     		add	r7, sp, #0
 3445              		.cfi_def_cfa_register 7
 3446 0006 7860     		str	r0, [r7, #4]
1966:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t  pllsource, pll2m,  pll2fracen, hsivalue;
1967:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn2, pll2vco;
1968:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1969:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
1970:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL2xCLK = PLL2_VCO / PLL2x
1971:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1972:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 3447              		.loc 1 1972 19
 3448 0008 9E4B     		ldr	r3, .L389
 3449 000a 9B6A     		ldr	r3, [r3, #40]
 3450              		.loc 1 1972 13
 3451 000c 03F00303 		and	r3, r3, #3
 3452 0010 BB61     		str	r3, [r7, #24]
1973:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 3453              		.loc 1 1973 16
 3454 0012 9C4B     		ldr	r3, .L389
 3455 0014 9B6A     		ldr	r3, [r3, #40]
 3456              		.loc 1 1973 50
 3457 0016 1B0B     		lsrs	r3, r3, #12
 3458              		.loc 1 1973 9
 3459 0018 03F03F03 		and	r3, r3, #63
 3460 001c 7B61     		str	r3, [r7, #20]
1974:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 3461              		.loc 1 1974 19
 3462 001e 994B     		ldr	r3, .L389
 3463 0020 DB6A     		ldr	r3, [r3, #44]
 3464              		.loc 1 1974 14
 3465 0022 03F01003 		and	r3, r3, #16
 3466 0026 3B61     		str	r3, [r7, #16]
1975:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 3467              		.loc 1 1975 48
 3468 0028 964B     		ldr	r3, .L389
 3469 002a DB6B     		ldr	r3, [r3, #60]
 3470              		.loc 1 1975 83
 3471 002c DB08     		lsrs	r3, r3, #3
 3472 002e C3F30C03 		ubfx	r3, r3, #0, #13
 3473              		.loc 1 1975 20
 3474 0032 3A69     		ldr	r2, [r7, #16]
 3475 0034 02FB03F3 		mul	r3, r2, r3
 3476              		.loc 1 1975 10
 3477 0038 07EE903A 		vmov	s15, r3	@ int
 3478 003c F8EE677A 		vcvt.f32.u32	s15, s15
 3479 0040 C7ED037A 		vstr.32	s15, [r7, #12]
1976:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1977:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll2m != 0U)
 3480              		.loc 1 1977 6
 3481 0044 7B69     		ldr	r3, [r7, #20]
 3482 0046 002B     		cmp	r3, #0
 3483 0048 00F00C81 		beq	.L378
1978:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1979:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
ARM GAS  /tmp/cctM9lCy.s 			page 98


 3484              		.loc 1 1979 5
 3485 004c BB69     		ldr	r3, [r7, #24]
 3486 004e 012B     		cmp	r3, #1
 3487 0050 5CD0     		beq	.L379
 3488 0052 BB69     		ldr	r3, [r7, #24]
 3489 0054 002B     		cmp	r3, #0
 3490 0056 03D0     		beq	.L380
 3491 0058 BB69     		ldr	r3, [r7, #24]
 3492 005a 022B     		cmp	r3, #2
 3493 005c 78D0     		beq	.L381
 3494 005e 99E0     		b	.L387
 3495              	.L380:
1980:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1981:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1982:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1983:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1984:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 3496              		.loc 1 1984 11
 3497 0060 884B     		ldr	r3, .L389
 3498 0062 1B68     		ldr	r3, [r3]
 3499 0064 03F02003 		and	r3, r3, #32
 3500              		.loc 1 1984 10
 3501 0068 002B     		cmp	r3, #0
 3502 006a 2DD0     		beq	.L383
1985:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1986:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3503              		.loc 1 1986 35
 3504 006c 854B     		ldr	r3, .L389
 3505 006e 1B68     		ldr	r3, [r3]
 3506              		.loc 1 1986 62
 3507 0070 DB08     		lsrs	r3, r3, #3
 3508 0072 03F00303 		and	r3, r3, #3
 3509              		.loc 1 1986 18
 3510 0076 844A     		ldr	r2, .L389+4
 3511 0078 22FA03F3 		lsr	r3, r2, r3
 3512 007c BB60     		str	r3, [r7, #8]
1987:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 3513              		.loc 1 1987 21
 3514 007e BB68     		ldr	r3, [r7, #8]
 3515 0080 07EE903A 		vmov	s15, r3	@ int
 3516 0084 F8EE676A 		vcvt.f32.u32	s13, s15
 3517              		.loc 1 1987 41
 3518 0088 7B69     		ldr	r3, [r7, #20]
 3519 008a 07EE903A 		vmov	s15, r3	@ int
 3520 008e F8EE677A 		vcvt.f32.u32	s15, s15
 3521              		.loc 1 1987 39
 3522 0092 86EEA77A 		vdiv.f32	s14, s13, s15
 3523              		.loc 1 1987 83
 3524 0096 7B4B     		ldr	r3, .L389
 3525 0098 9B6B     		ldr	r3, [r3, #56]
 3526              		.loc 1 1987 69
 3527 009a C3F30803 		ubfx	r3, r3, #0, #9
 3528              		.loc 1 1987 60
 3529 009e 07EE903A 		vmov	s15, r3	@ int
 3530 00a2 F8EE676A 		vcvt.f32.u32	s13, s15
 3531              		.loc 1 1987 122
 3532 00a6 97ED036A 		vldr.32	s12, [r7, #12]
ARM GAS  /tmp/cctM9lCy.s 			page 99


 3533 00aa DFED785A 		vldr.32	s11, .L389+8
 3534 00ae C6EE257A 		vdiv.f32	s15, s12, s11
 3535              		.loc 1 1987 113
 3536 00b2 76EEA77A 		vadd.f32	s15, s13, s15
 3537              		.loc 1 1987 140
 3538 00b6 F7EE006A 		vmov.f32	s13, #1.0e+0
 3539 00ba 77EEA67A 		vadd.f32	s15, s15, s13
 3540              		.loc 1 1987 17
 3541 00be 67EE277A 		vmul.f32	s15, s14, s15
 3542 00c2 C7ED077A 		vstr.32	s15, [r7, #28]
1988:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1989:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
1990:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
1992:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1993:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 3543              		.loc 1 1993 7
 3544 00c6 87E0     		b	.L385
 3545              	.L383:
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3546              		.loc 1 1991 41
 3547 00c8 7B69     		ldr	r3, [r7, #20]
 3548 00ca 07EE903A 		vmov	s15, r3	@ int
 3549 00ce F8EE677A 		vcvt.f32.u32	s15, s15
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3550              		.loc 1 1991 39
 3551 00d2 DFED6F6A 		vldr.32	s13, .L389+12
 3552 00d6 86EEA77A 		vdiv.f32	s14, s13, s15
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3553              		.loc 1 1991 83
 3554 00da 6A4B     		ldr	r3, .L389
 3555 00dc 9B6B     		ldr	r3, [r3, #56]
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3556              		.loc 1 1991 69
 3557 00de C3F30803 		ubfx	r3, r3, #0, #9
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3558              		.loc 1 1991 60
 3559 00e2 07EE903A 		vmov	s15, r3	@ int
 3560 00e6 F8EE676A 		vcvt.f32.u32	s13, s15
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3561              		.loc 1 1991 122
 3562 00ea 97ED036A 		vldr.32	s12, [r7, #12]
 3563 00ee DFED675A 		vldr.32	s11, .L389+8
 3564 00f2 C6EE257A 		vdiv.f32	s15, s12, s11
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3565              		.loc 1 1991 113
 3566 00f6 76EEA77A 		vadd.f32	s15, s13, s15
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3567              		.loc 1 1991 140
 3568 00fa F7EE006A 		vmov.f32	s13, #1.0e+0
 3569 00fe 77EEA67A 		vadd.f32	s15, s15, s13
1991:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3570              		.loc 1 1991 17
 3571 0102 67EE277A 		vmul.f32	s15, s14, s15
 3572 0106 C7ED077A 		vstr.32	s15, [r7, #28]
 3573              		.loc 1 1993 7
 3574 010a 65E0     		b	.L385
ARM GAS  /tmp/cctM9lCy.s 			page 100


 3575              	.L379:
1994:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1995:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
1996:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 3576              		.loc 1 1996 39
 3577 010c 7B69     		ldr	r3, [r7, #20]
 3578 010e 07EE903A 		vmov	s15, r3	@ int
 3579 0112 F8EE677A 		vcvt.f32.u32	s15, s15
 3580              		.loc 1 1996 37
 3581 0116 DFED5F6A 		vldr.32	s13, .L389+16
 3582 011a 86EEA77A 		vdiv.f32	s14, s13, s15
 3583              		.loc 1 1996 81
 3584 011e 594B     		ldr	r3, .L389
 3585 0120 9B6B     		ldr	r3, [r3, #56]
 3586              		.loc 1 1996 67
 3587 0122 C3F30803 		ubfx	r3, r3, #0, #9
 3588              		.loc 1 1996 58
 3589 0126 07EE903A 		vmov	s15, r3	@ int
 3590 012a F8EE676A 		vcvt.f32.u32	s13, s15
 3591              		.loc 1 1996 120
 3592 012e 97ED036A 		vldr.32	s12, [r7, #12]
 3593 0132 DFED565A 		vldr.32	s11, .L389+8
 3594 0136 C6EE257A 		vdiv.f32	s15, s12, s11
 3595              		.loc 1 1996 111
 3596 013a 76EEA77A 		vadd.f32	s15, s13, s15
 3597              		.loc 1 1996 138
 3598 013e F7EE006A 		vmov.f32	s13, #1.0e+0
 3599 0142 77EEA67A 		vadd.f32	s15, s15, s13
 3600              		.loc 1 1996 15
 3601 0146 67EE277A 		vmul.f32	s15, s14, s15
 3602 014a C7ED077A 		vstr.32	s15, [r7, #28]
1997:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 3603              		.loc 1 1997 7
 3604 014e 43E0     		b	.L385
 3605              	.L381:
1998:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1999:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2000:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 3606              		.loc 1 2000 39
 3607 0150 7B69     		ldr	r3, [r7, #20]
 3608 0152 07EE903A 		vmov	s15, r3	@ int
 3609 0156 F8EE677A 		vcvt.f32.u32	s15, s15
 3610              		.loc 1 2000 37
 3611 015a DFED4F6A 		vldr.32	s13, .L389+20
 3612 015e 86EEA77A 		vdiv.f32	s14, s13, s15
 3613              		.loc 1 2000 81
 3614 0162 484B     		ldr	r3, .L389
 3615 0164 9B6B     		ldr	r3, [r3, #56]
 3616              		.loc 1 2000 67
 3617 0166 C3F30803 		ubfx	r3, r3, #0, #9
 3618              		.loc 1 2000 58
 3619 016a 07EE903A 		vmov	s15, r3	@ int
 3620 016e F8EE676A 		vcvt.f32.u32	s13, s15
 3621              		.loc 1 2000 120
 3622 0172 97ED036A 		vldr.32	s12, [r7, #12]
 3623 0176 DFED455A 		vldr.32	s11, .L389+8
 3624 017a C6EE257A 		vdiv.f32	s15, s12, s11
ARM GAS  /tmp/cctM9lCy.s 			page 101


 3625              		.loc 1 2000 111
 3626 017e 76EEA77A 		vadd.f32	s15, s13, s15
 3627              		.loc 1 2000 138
 3628 0182 F7EE006A 		vmov.f32	s13, #1.0e+0
 3629 0186 77EEA67A 		vadd.f32	s15, s15, s13
 3630              		.loc 1 2000 15
 3631 018a 67EE277A 		vmul.f32	s15, s14, s15
 3632 018e C7ED077A 		vstr.32	s15, [r7, #28]
2001:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 3633              		.loc 1 2001 7
 3634 0192 21E0     		b	.L385
 3635              	.L387:
2002:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2003:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2004:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 3636              		.loc 1 2004 39
 3637 0194 7B69     		ldr	r3, [r7, #20]
 3638 0196 07EE903A 		vmov	s15, r3	@ int
 3639 019a F8EE677A 		vcvt.f32.u32	s15, s15
 3640              		.loc 1 2004 37
 3641 019e DFED3D6A 		vldr.32	s13, .L389+16
 3642 01a2 86EEA77A 		vdiv.f32	s14, s13, s15
 3643              		.loc 1 2004 81
 3644 01a6 374B     		ldr	r3, .L389
 3645 01a8 9B6B     		ldr	r3, [r3, #56]
 3646              		.loc 1 2004 67
 3647 01aa C3F30803 		ubfx	r3, r3, #0, #9
 3648              		.loc 1 2004 58
 3649 01ae 07EE903A 		vmov	s15, r3	@ int
 3650 01b2 F8EE676A 		vcvt.f32.u32	s13, s15
 3651              		.loc 1 2004 120
 3652 01b6 97ED036A 		vldr.32	s12, [r7, #12]
 3653 01ba DFED345A 		vldr.32	s11, .L389+8
 3654 01be C6EE257A 		vdiv.f32	s15, s12, s11
 3655              		.loc 1 2004 111
 3656 01c2 76EEA77A 		vadd.f32	s15, s13, s15
 3657              		.loc 1 2004 138
 3658 01c6 F7EE006A 		vmov.f32	s13, #1.0e+0
 3659 01ca 77EEA67A 		vadd.f32	s15, s15, s13
 3660              		.loc 1 2004 15
 3661 01ce 67EE277A 		vmul.f32	s15, s14, s15
 3662 01d2 C7ED077A 		vstr.32	s15, [r7, #28]
2005:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 3663              		.loc 1 2005 7
 3664 01d6 00BF     		nop
 3665              	.L385:
2006:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2007:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 3666              		.loc 1 2007 90
 3667 01d8 2A4B     		ldr	r3, .L389
 3668 01da 9B6B     		ldr	r3, [r3, #56]
 3669              		.loc 1 2007 75
 3670 01dc 5B0A     		lsrs	r3, r3, #9
 3671 01de 03F07F03 		and	r3, r3, #127
 3672              		.loc 1 2007 66
 3673 01e2 07EE903A 		vmov	s15, r3	@ int
 3674 01e6 F8EE677A 		vcvt.f32.u32	s15, s15
ARM GAS  /tmp/cctM9lCy.s 			page 102


 3675              		.loc 1 2007 126
 3676 01ea B7EE007A 		vmov.f32	s14, #1.0e+0
 3677 01ee 37EE877A 		vadd.f32	s14, s15, s14
 3678              		.loc 1 2007 47
 3679 01f2 D7ED076A 		vldr.32	s13, [r7, #28]
 3680 01f6 C6EE877A 		vdiv.f32	s15, s13, s14
 3681              		.loc 1 2007 37
 3682 01fa FCEEE77A 		vcvt.u32.f32	s15, s15
 3683 01fe 17EE902A 		vmov	r2, s15	@ int
 3684              		.loc 1 2007 35
 3685 0202 7B68     		ldr	r3, [r7, #4]
 3686 0204 1A60     		str	r2, [r3]
2008:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 3687              		.loc 1 2008 90
 3688 0206 1F4B     		ldr	r3, .L389
 3689 0208 9B6B     		ldr	r3, [r3, #56]
 3690              		.loc 1 2008 75
 3691 020a 1B0C     		lsrs	r3, r3, #16
 3692 020c 03F07F03 		and	r3, r3, #127
 3693              		.loc 1 2008 66
 3694 0210 07EE903A 		vmov	s15, r3	@ int
 3695 0214 F8EE677A 		vcvt.f32.u32	s15, s15
 3696              		.loc 1 2008 126
 3697 0218 B7EE007A 		vmov.f32	s14, #1.0e+0
 3698 021c 37EE877A 		vadd.f32	s14, s15, s14
 3699              		.loc 1 2008 47
 3700 0220 D7ED076A 		vldr.32	s13, [r7, #28]
 3701 0224 C6EE877A 		vdiv.f32	s15, s13, s14
 3702              		.loc 1 2008 37
 3703 0228 FCEEE77A 		vcvt.u32.f32	s15, s15
 3704 022c 17EE902A 		vmov	r2, s15	@ int
 3705              		.loc 1 2008 35
 3706 0230 7B68     		ldr	r3, [r7, #4]
 3707 0232 5A60     		str	r2, [r3, #4]
2009:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 3708              		.loc 1 2009 90
 3709 0234 134B     		ldr	r3, .L389
 3710 0236 9B6B     		ldr	r3, [r3, #56]
 3711              		.loc 1 2009 75
 3712 0238 1B0E     		lsrs	r3, r3, #24
 3713 023a 03F07F03 		and	r3, r3, #127
 3714              		.loc 1 2009 66
 3715 023e 07EE903A 		vmov	s15, r3	@ int
 3716 0242 F8EE677A 		vcvt.f32.u32	s15, s15
 3717              		.loc 1 2009 126
 3718 0246 B7EE007A 		vmov.f32	s14, #1.0e+0
 3719 024a 37EE877A 		vadd.f32	s14, s15, s14
 3720              		.loc 1 2009 47
 3721 024e D7ED076A 		vldr.32	s13, [r7, #28]
 3722 0252 C6EE877A 		vdiv.f32	s15, s13, s14
 3723              		.loc 1 2009 37
 3724 0256 FCEEE77A 		vcvt.u32.f32	s15, s15
 3725 025a 17EE902A 		vmov	r2, s15	@ int
 3726              		.loc 1 2009 35
 3727 025e 7B68     		ldr	r3, [r7, #4]
 3728 0260 9A60     		str	r2, [r3, #8]
2010:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/cctM9lCy.s 			page 103


2011:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2012:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2013:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = 0U;
2014:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
2015:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
2016:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2017:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3729              		.loc 1 2017 1
 3730 0262 08E0     		b	.L388
 3731              	.L378:
2013:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
 3732              		.loc 1 2013 35
 3733 0264 7B68     		ldr	r3, [r7, #4]
 3734 0266 0022     		movs	r2, #0
 3735 0268 1A60     		str	r2, [r3]
2014:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
 3736              		.loc 1 2014 35
 3737 026a 7B68     		ldr	r3, [r7, #4]
 3738 026c 0022     		movs	r2, #0
 3739 026e 5A60     		str	r2, [r3, #4]
2015:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 3740              		.loc 1 2015 35
 3741 0270 7B68     		ldr	r3, [r7, #4]
 3742 0272 0022     		movs	r2, #0
 3743 0274 9A60     		str	r2, [r3, #8]
 3744              	.L388:
 3745              		.loc 1 2017 1
 3746 0276 00BF     		nop
 3747 0278 2437     		adds	r7, r7, #36
 3748              		.cfi_def_cfa_offset 4
 3749 027a BD46     		mov	sp, r7
 3750              		.cfi_def_cfa_register 13
 3751              		@ sp needed
 3752 027c 5DF8047B 		ldr	r7, [sp], #4
 3753              		.cfi_restore 7
 3754              		.cfi_def_cfa_offset 0
 3755 0280 7047     		bx	lr
 3756              	.L390:
 3757 0282 00BF     		.align	2
 3758              	.L389:
 3759 0284 00440258 		.word	1476543488
 3760 0288 0090D003 		.word	64000000
 3761 028c 00000046 		.word	1174405120
 3762 0290 0024744C 		.word	1282679808
 3763 0294 0024744A 		.word	1249125376
 3764 0298 20BCBE4B 		.word	1270791200
 3765              		.cfi_endproc
 3766              	.LFE139:
 3768              		.section	.text.HAL_RCCEx_GetPLL3ClockFreq,"ax",%progbits
 3769              		.align	1
 3770              		.global	HAL_RCCEx_GetPLL3ClockFreq
 3771              		.syntax unified
 3772              		.thumb
 3773              		.thumb_func
 3774              		.fpu fpv5-d16
 3776              	HAL_RCCEx_GetPLL3ClockFreq:
 3777              	.LFB140:
ARM GAS  /tmp/cctM9lCy.s 			page 104


2018:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2019:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2020:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL3 clock frequencies :PLL3_P_Frequency,PLL3_R_Frequency and PLL3_Q_Frequenc
2021:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL3 clock frequencies computed by this function is not the real
2022:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2023:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2024:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2025:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2026:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2027:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2028:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL3CLK changes, this function must be called to update the
2029:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorr
2030:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL3_Clocks structure.
2031:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2032:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2033:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
2034:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 3778              		.loc 1 2034 1
 3779              		.cfi_startproc
 3780              		@ args = 0, pretend = 0, frame = 32
 3781              		@ frame_needed = 1, uses_anonymous_args = 0
 3782              		@ link register save eliminated.
 3783 0000 80B4     		push	{r7}
 3784              		.cfi_def_cfa_offset 4
 3785              		.cfi_offset 7, -4
 3786 0002 89B0     		sub	sp, sp, #36
 3787              		.cfi_def_cfa_offset 40
 3788 0004 00AF     		add	r7, sp, #0
 3789              		.cfi_def_cfa_register 7
 3790 0006 7860     		str	r0, [r7, #4]
2035:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll3m, pll3fracen, hsivalue;
2036:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn3, pll3vco;
2037:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2038:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
2039:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL3xCLK = PLL3_VCO / PLLxR
2040:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2041:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 3791              		.loc 1 2041 19
 3792 0008 9E4B     		ldr	r3, .L403
 3793 000a 9B6A     		ldr	r3, [r3, #40]
 3794              		.loc 1 2041 13
 3795 000c 03F00303 		and	r3, r3, #3
 3796 0010 BB61     		str	r3, [r7, #24]
2042:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 3797              		.loc 1 2042 16
 3798 0012 9C4B     		ldr	r3, .L403
 3799 0014 9B6A     		ldr	r3, [r3, #40]
 3800              		.loc 1 2042 50
 3801 0016 1B0D     		lsrs	r3, r3, #20
 3802              		.loc 1 2042 9
 3803 0018 03F03F03 		and	r3, r3, #63
 3804 001c 7B61     		str	r3, [r7, #20]
2043:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 3805              		.loc 1 2043 19
 3806 001e 994B     		ldr	r3, .L403
 3807 0020 DB6A     		ldr	r3, [r3, #44]
 3808              		.loc 1 2043 14
ARM GAS  /tmp/cctM9lCy.s 			page 105


 3809 0022 03F48073 		and	r3, r3, #256
 3810 0026 3B61     		str	r3, [r7, #16]
2044:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 3811              		.loc 1 2044 49
 3812 0028 964B     		ldr	r3, .L403
 3813 002a 5B6C     		ldr	r3, [r3, #68]
 3814              		.loc 1 2044 84
 3815 002c DB08     		lsrs	r3, r3, #3
 3816 002e C3F30C03 		ubfx	r3, r3, #0, #13
 3817              		.loc 1 2044 21
 3818 0032 3A69     		ldr	r2, [r7, #16]
 3819 0034 02FB03F3 		mul	r3, r2, r3
 3820              		.loc 1 2044 10
 3821 0038 07EE903A 		vmov	s15, r3	@ int
 3822 003c F8EE677A 		vcvt.f32.u32	s15, s15
 3823 0040 C7ED037A 		vstr.32	s15, [r7, #12]
2045:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2046:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll3m != 0U)
 3824              		.loc 1 2046 6
 3825 0044 7B69     		ldr	r3, [r7, #20]
 3826 0046 002B     		cmp	r3, #0
 3827 0048 00F00C81 		beq	.L392
2047:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2048:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 3828              		.loc 1 2048 5
 3829 004c BB69     		ldr	r3, [r7, #24]
 3830 004e 012B     		cmp	r3, #1
 3831 0050 5CD0     		beq	.L393
 3832 0052 BB69     		ldr	r3, [r7, #24]
 3833 0054 002B     		cmp	r3, #0
 3834 0056 03D0     		beq	.L394
 3835 0058 BB69     		ldr	r3, [r7, #24]
 3836 005a 022B     		cmp	r3, #2
 3837 005c 78D0     		beq	.L395
 3838 005e 99E0     		b	.L401
 3839              	.L394:
2049:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2050:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2051:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2052:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 3840              		.loc 1 2052 11
 3841 0060 884B     		ldr	r3, .L403
 3842 0062 1B68     		ldr	r3, [r3]
 3843 0064 03F02003 		and	r3, r3, #32
 3844              		.loc 1 2052 10
 3845 0068 002B     		cmp	r3, #0
 3846 006a 2DD0     		beq	.L397
2053:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2054:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3847              		.loc 1 2054 35
 3848 006c 854B     		ldr	r3, .L403
 3849 006e 1B68     		ldr	r3, [r3]
 3850              		.loc 1 2054 62
 3851 0070 DB08     		lsrs	r3, r3, #3
 3852 0072 03F00303 		and	r3, r3, #3
 3853              		.loc 1 2054 18
 3854 0076 844A     		ldr	r2, .L403+4
ARM GAS  /tmp/cctM9lCy.s 			page 106


 3855 0078 22FA03F3 		lsr	r3, r2, r3
 3856 007c BB60     		str	r3, [r7, #8]
2055:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_P
 3857              		.loc 1 2055 20
 3858 007e BB68     		ldr	r3, [r7, #8]
 3859 0080 07EE903A 		vmov	s15, r3	@ int
 3860 0084 F8EE676A 		vcvt.f32.u32	s13, s15
 3861              		.loc 1 2055 40
 3862 0088 7B69     		ldr	r3, [r7, #20]
 3863 008a 07EE903A 		vmov	s15, r3	@ int
 3864 008e F8EE677A 		vcvt.f32.u32	s15, s15
 3865              		.loc 1 2055 38
 3866 0092 86EEA77A 		vdiv.f32	s14, s13, s15
 3867              		.loc 1 2055 82
 3868 0096 7B4B     		ldr	r3, .L403
 3869 0098 1B6C     		ldr	r3, [r3, #64]
 3870              		.loc 1 2055 68
 3871 009a C3F30803 		ubfx	r3, r3, #0, #9
 3872              		.loc 1 2055 59
 3873 009e 07EE903A 		vmov	s15, r3	@ int
 3874 00a2 F8EE676A 		vcvt.f32.u32	s13, s15
 3875              		.loc 1 2055 121
 3876 00a6 97ED036A 		vldr.32	s12, [r7, #12]
 3877 00aa DFED785A 		vldr.32	s11, .L403+8
 3878 00ae C6EE257A 		vdiv.f32	s15, s12, s11
 3879              		.loc 1 2055 112
 3880 00b2 76EEA77A 		vadd.f32	s15, s13, s15
 3881              		.loc 1 2055 139
 3882 00b6 F7EE006A 		vmov.f32	s13, #1.0e+0
 3883 00ba 77EEA67A 		vadd.f32	s15, s15, s13
 3884              		.loc 1 2055 17
 3885 00be 67EE277A 		vmul.f32	s15, s14, s15
 3886 00c2 C7ED077A 		vstr.32	s15, [r7, #28]
2056:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2057:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2058:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
2060:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2061:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 3887              		.loc 1 2061 7
 3888 00c6 87E0     		b	.L399
 3889              	.L397:
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3890              		.loc 1 2059 41
 3891 00c8 7B69     		ldr	r3, [r7, #20]
 3892 00ca 07EE903A 		vmov	s15, r3	@ int
 3893 00ce F8EE677A 		vcvt.f32.u32	s15, s15
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3894              		.loc 1 2059 39
 3895 00d2 DFED6F6A 		vldr.32	s13, .L403+12
 3896 00d6 86EEA77A 		vdiv.f32	s14, s13, s15
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3897              		.loc 1 2059 83
 3898 00da 6A4B     		ldr	r3, .L403
 3899 00dc 1B6C     		ldr	r3, [r3, #64]
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3900              		.loc 1 2059 69
ARM GAS  /tmp/cctM9lCy.s 			page 107


 3901 00de C3F30803 		ubfx	r3, r3, #0, #9
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3902              		.loc 1 2059 60
 3903 00e2 07EE903A 		vmov	s15, r3	@ int
 3904 00e6 F8EE676A 		vcvt.f32.u32	s13, s15
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3905              		.loc 1 2059 122
 3906 00ea 97ED036A 		vldr.32	s12, [r7, #12]
 3907 00ee DFED675A 		vldr.32	s11, .L403+8
 3908 00f2 C6EE257A 		vdiv.f32	s15, s12, s11
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3909              		.loc 1 2059 113
 3910 00f6 76EEA77A 		vadd.f32	s15, s13, s15
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3911              		.loc 1 2059 140
 3912 00fa F7EE006A 		vmov.f32	s13, #1.0e+0
 3913 00fe 77EEA67A 		vadd.f32	s15, s15, s13
2059:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 3914              		.loc 1 2059 17
 3915 0102 67EE277A 		vmul.f32	s15, s14, s15
 3916 0106 C7ED077A 		vstr.32	s15, [r7, #28]
 3917              		.loc 1 2061 7
 3918 010a 65E0     		b	.L399
 3919              	.L393:
2062:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2063:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 3920              		.loc 1 2063 39
 3921 010c 7B69     		ldr	r3, [r7, #20]
 3922 010e 07EE903A 		vmov	s15, r3	@ int
 3923 0112 F8EE677A 		vcvt.f32.u32	s15, s15
 3924              		.loc 1 2063 37
 3925 0116 DFED5F6A 		vldr.32	s13, .L403+16
 3926 011a 86EEA77A 		vdiv.f32	s14, s13, s15
 3927              		.loc 1 2063 81
 3928 011e 594B     		ldr	r3, .L403
 3929 0120 1B6C     		ldr	r3, [r3, #64]
 3930              		.loc 1 2063 67
 3931 0122 C3F30803 		ubfx	r3, r3, #0, #9
 3932              		.loc 1 2063 58
 3933 0126 07EE903A 		vmov	s15, r3	@ int
 3934 012a F8EE676A 		vcvt.f32.u32	s13, s15
 3935              		.loc 1 2063 120
 3936 012e 97ED036A 		vldr.32	s12, [r7, #12]
 3937 0132 DFED565A 		vldr.32	s11, .L403+8
 3938 0136 C6EE257A 		vdiv.f32	s15, s12, s11
 3939              		.loc 1 2063 111
 3940 013a 76EEA77A 		vadd.f32	s15, s13, s15
 3941              		.loc 1 2063 138
 3942 013e F7EE006A 		vmov.f32	s13, #1.0e+0
 3943 0142 77EEA67A 		vadd.f32	s15, s15, s13
 3944              		.loc 1 2063 15
 3945 0146 67EE277A 		vmul.f32	s15, s14, s15
 3946 014a C7ED077A 		vstr.32	s15, [r7, #28]
2064:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 3947              		.loc 1 2064 7
 3948 014e 43E0     		b	.L399
 3949              	.L395:
ARM GAS  /tmp/cctM9lCy.s 			page 108


2065:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2066:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2067:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 3950              		.loc 1 2067 39
 3951 0150 7B69     		ldr	r3, [r7, #20]
 3952 0152 07EE903A 		vmov	s15, r3	@ int
 3953 0156 F8EE677A 		vcvt.f32.u32	s15, s15
 3954              		.loc 1 2067 37
 3955 015a DFED4F6A 		vldr.32	s13, .L403+20
 3956 015e 86EEA77A 		vdiv.f32	s14, s13, s15
 3957              		.loc 1 2067 81
 3958 0162 484B     		ldr	r3, .L403
 3959 0164 1B6C     		ldr	r3, [r3, #64]
 3960              		.loc 1 2067 67
 3961 0166 C3F30803 		ubfx	r3, r3, #0, #9
 3962              		.loc 1 2067 58
 3963 016a 07EE903A 		vmov	s15, r3	@ int
 3964 016e F8EE676A 		vcvt.f32.u32	s13, s15
 3965              		.loc 1 2067 120
 3966 0172 97ED036A 		vldr.32	s12, [r7, #12]
 3967 0176 DFED455A 		vldr.32	s11, .L403+8
 3968 017a C6EE257A 		vdiv.f32	s15, s12, s11
 3969              		.loc 1 2067 111
 3970 017e 76EEA77A 		vadd.f32	s15, s13, s15
 3971              		.loc 1 2067 138
 3972 0182 F7EE006A 		vmov.f32	s13, #1.0e+0
 3973 0186 77EEA67A 		vadd.f32	s15, s15, s13
 3974              		.loc 1 2067 15
 3975 018a 67EE277A 		vmul.f32	s15, s14, s15
 3976 018e C7ED077A 		vstr.32	s15, [r7, #28]
2068:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 3977              		.loc 1 2068 7
 3978 0192 21E0     		b	.L399
 3979              	.L401:
2069:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2070:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2071:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 3980              		.loc 1 2071 39
 3981 0194 7B69     		ldr	r3, [r7, #20]
 3982 0196 07EE903A 		vmov	s15, r3	@ int
 3983 019a F8EE677A 		vcvt.f32.u32	s15, s15
 3984              		.loc 1 2071 37
 3985 019e DFED3D6A 		vldr.32	s13, .L403+16
 3986 01a2 86EEA77A 		vdiv.f32	s14, s13, s15
 3987              		.loc 1 2071 81
 3988 01a6 374B     		ldr	r3, .L403
 3989 01a8 1B6C     		ldr	r3, [r3, #64]
 3990              		.loc 1 2071 67
 3991 01aa C3F30803 		ubfx	r3, r3, #0, #9
 3992              		.loc 1 2071 58
 3993 01ae 07EE903A 		vmov	s15, r3	@ int
 3994 01b2 F8EE676A 		vcvt.f32.u32	s13, s15
 3995              		.loc 1 2071 120
 3996 01b6 97ED036A 		vldr.32	s12, [r7, #12]
 3997 01ba DFED345A 		vldr.32	s11, .L403+8
 3998 01be C6EE257A 		vdiv.f32	s15, s12, s11
 3999              		.loc 1 2071 111
ARM GAS  /tmp/cctM9lCy.s 			page 109


 4000 01c2 76EEA77A 		vadd.f32	s15, s13, s15
 4001              		.loc 1 2071 138
 4002 01c6 F7EE006A 		vmov.f32	s13, #1.0e+0
 4003 01ca 77EEA67A 		vadd.f32	s15, s15, s13
 4004              		.loc 1 2071 15
 4005 01ce 67EE277A 		vmul.f32	s15, s14, s15
 4006 01d2 C7ED077A 		vstr.32	s15, [r7, #28]
2072:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4007              		.loc 1 2072 7
 4008 01d6 00BF     		nop
 4009              	.L399:
2073:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2074:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4010              		.loc 1 2074 90
 4011 01d8 2A4B     		ldr	r3, .L403
 4012 01da 1B6C     		ldr	r3, [r3, #64]
 4013              		.loc 1 2074 75
 4014 01dc 5B0A     		lsrs	r3, r3, #9
 4015 01de 03F07F03 		and	r3, r3, #127
 4016              		.loc 1 2074 66
 4017 01e2 07EE903A 		vmov	s15, r3	@ int
 4018 01e6 F8EE677A 		vcvt.f32.u32	s15, s15
 4019              		.loc 1 2074 126
 4020 01ea B7EE007A 		vmov.f32	s14, #1.0e+0
 4021 01ee 37EE877A 		vadd.f32	s14, s15, s14
 4022              		.loc 1 2074 47
 4023 01f2 D7ED076A 		vldr.32	s13, [r7, #28]
 4024 01f6 C6EE877A 		vdiv.f32	s15, s13, s14
 4025              		.loc 1 2074 37
 4026 01fa FCEEE77A 		vcvt.u32.f32	s15, s15
 4027 01fe 17EE902A 		vmov	r2, s15	@ int
 4028              		.loc 1 2074 35
 4029 0202 7B68     		ldr	r3, [r7, #4]
 4030 0204 1A60     		str	r2, [r3]
2075:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4031              		.loc 1 2075 90
 4032 0206 1F4B     		ldr	r3, .L403
 4033 0208 1B6C     		ldr	r3, [r3, #64]
 4034              		.loc 1 2075 75
 4035 020a 1B0C     		lsrs	r3, r3, #16
 4036 020c 03F07F03 		and	r3, r3, #127
 4037              		.loc 1 2075 66
 4038 0210 07EE903A 		vmov	s15, r3	@ int
 4039 0214 F8EE677A 		vcvt.f32.u32	s15, s15
 4040              		.loc 1 2075 126
 4041 0218 B7EE007A 		vmov.f32	s14, #1.0e+0
 4042 021c 37EE877A 		vadd.f32	s14, s15, s14
 4043              		.loc 1 2075 47
 4044 0220 D7ED076A 		vldr.32	s13, [r7, #28]
 4045 0224 C6EE877A 		vdiv.f32	s15, s13, s14
 4046              		.loc 1 2075 37
 4047 0228 FCEEE77A 		vcvt.u32.f32	s15, s15
 4048 022c 17EE902A 		vmov	r2, s15	@ int
 4049              		.loc 1 2075 35
 4050 0230 7B68     		ldr	r3, [r7, #4]
 4051 0232 5A60     		str	r2, [r3, #4]
2076:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
ARM GAS  /tmp/cctM9lCy.s 			page 110


 4052              		.loc 1 2076 90
 4053 0234 134B     		ldr	r3, .L403
 4054 0236 1B6C     		ldr	r3, [r3, #64]
 4055              		.loc 1 2076 75
 4056 0238 1B0E     		lsrs	r3, r3, #24
 4057 023a 03F07F03 		and	r3, r3, #127
 4058              		.loc 1 2076 66
 4059 023e 07EE903A 		vmov	s15, r3	@ int
 4060 0242 F8EE677A 		vcvt.f32.u32	s15, s15
 4061              		.loc 1 2076 126
 4062 0246 B7EE007A 		vmov.f32	s14, #1.0e+0
 4063 024a 37EE877A 		vadd.f32	s14, s15, s14
 4064              		.loc 1 2076 47
 4065 024e D7ED076A 		vldr.32	s13, [r7, #28]
 4066 0252 C6EE877A 		vdiv.f32	s15, s13, s14
 4067              		.loc 1 2076 37
 4068 0256 FCEEE77A 		vcvt.u32.f32	s15, s15
 4069 025a 17EE902A 		vmov	r2, s15	@ int
 4070              		.loc 1 2076 35
 4071 025e 7B68     		ldr	r3, [r7, #4]
 4072 0260 9A60     		str	r2, [r3, #8]
2077:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2078:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2079:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2080:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = 0U;
2081:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
2082:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
2083:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2084:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2085:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4073              		.loc 1 2085 1
 4074 0262 08E0     		b	.L402
 4075              	.L392:
2080:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
 4076              		.loc 1 2080 35
 4077 0264 7B68     		ldr	r3, [r7, #4]
 4078 0266 0022     		movs	r2, #0
 4079 0268 1A60     		str	r2, [r3]
2081:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
 4080              		.loc 1 2081 35
 4081 026a 7B68     		ldr	r3, [r7, #4]
 4082 026c 0022     		movs	r2, #0
 4083 026e 5A60     		str	r2, [r3, #4]
2082:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4084              		.loc 1 2082 35
 4085 0270 7B68     		ldr	r3, [r7, #4]
 4086 0272 0022     		movs	r2, #0
 4087 0274 9A60     		str	r2, [r3, #8]
 4088              	.L402:
 4089              		.loc 1 2085 1
 4090 0276 00BF     		nop
 4091 0278 2437     		adds	r7, r7, #36
 4092              		.cfi_def_cfa_offset 4
 4093 027a BD46     		mov	sp, r7
 4094              		.cfi_def_cfa_register 13
 4095              		@ sp needed
 4096 027c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/cctM9lCy.s 			page 111


 4097              		.cfi_restore 7
 4098              		.cfi_def_cfa_offset 0
 4099 0280 7047     		bx	lr
 4100              	.L404:
 4101 0282 00BF     		.align	2
 4102              	.L403:
 4103 0284 00440258 		.word	1476543488
 4104 0288 0090D003 		.word	64000000
 4105 028c 00000046 		.word	1174405120
 4106 0290 0024744C 		.word	1282679808
 4107 0294 0024744A 		.word	1249125376
 4108 0298 20BCBE4B 		.word	1270791200
 4109              		.cfi_endproc
 4110              	.LFE140:
 4112              		.section	.text.HAL_RCCEx_GetPLL1ClockFreq,"ax",%progbits
 4113              		.align	1
 4114              		.global	HAL_RCCEx_GetPLL1ClockFreq
 4115              		.syntax unified
 4116              		.thumb
 4117              		.thumb_func
 4118              		.fpu fpv5-d16
 4120              	HAL_RCCEx_GetPLL1ClockFreq:
 4121              	.LFB141:
2086:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2087:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2088:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL1 clock frequencies :PLL1_P_Frequency,PLL1_R_Frequency and PLL1_Q_Frequenc
2089:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL1 clock frequencies computed by this function is not the real
2090:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2091:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2092:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2093:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2094:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2095:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2096:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL1CLK changes, this function must be called to update the
2097:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorr
2098:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL1_Clocks structure.
2099:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2100:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2101:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
2102:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4122              		.loc 1 2102 1
 4123              		.cfi_startproc
 4124              		@ args = 0, pretend = 0, frame = 32
 4125              		@ frame_needed = 1, uses_anonymous_args = 0
 4126              		@ link register save eliminated.
 4127 0000 80B4     		push	{r7}
 4128              		.cfi_def_cfa_offset 4
 4129              		.cfi_offset 7, -4
 4130 0002 89B0     		sub	sp, sp, #36
 4131              		.cfi_def_cfa_offset 40
 4132 0004 00AF     		add	r7, sp, #0
 4133              		.cfi_def_cfa_register 7
 4134 0006 7860     		str	r0, [r7, #4]
2103:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll1m, pll1fracen, hsivalue;
2104:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn1, pll1vco;
2105:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2106:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
ARM GAS  /tmp/cctM9lCy.s 			page 112


 4135              		.loc 1 2106 19
 4136 0008 9E4B     		ldr	r3, .L417
 4137 000a 9B6A     		ldr	r3, [r3, #40]
 4138              		.loc 1 2106 13
 4139 000c 03F00303 		and	r3, r3, #3
 4140 0010 BB61     		str	r3, [r7, #24]
2107:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 4141              		.loc 1 2107 16
 4142 0012 9C4B     		ldr	r3, .L417
 4143 0014 9B6A     		ldr	r3, [r3, #40]
 4144              		.loc 1 2107 50
 4145 0016 1B09     		lsrs	r3, r3, #4
 4146              		.loc 1 2107 9
 4147 0018 03F03F03 		and	r3, r3, #63
 4148 001c 7B61     		str	r3, [r7, #20]
2108:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 4149              		.loc 1 2108 19
 4150 001e 994B     		ldr	r3, .L417
 4151 0020 DB6A     		ldr	r3, [r3, #44]
 4152              		.loc 1 2108 14
 4153 0022 03F00103 		and	r3, r3, #1
 4154 0026 3B61     		str	r3, [r7, #16]
2109:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 4155              		.loc 1 2109 50
 4156 0028 964B     		ldr	r3, .L417
 4157 002a 5B6B     		ldr	r3, [r3, #52]
 4158              		.loc 1 2109 85
 4159 002c DB08     		lsrs	r3, r3, #3
 4160 002e C3F30C03 		ubfx	r3, r3, #0, #13
 4161              		.loc 1 2109 21
 4162 0032 3A69     		ldr	r2, [r7, #16]
 4163 0034 02FB03F3 		mul	r3, r2, r3
 4164              		.loc 1 2109 10
 4165 0038 07EE903A 		vmov	s15, r3	@ int
 4166 003c F8EE677A 		vcvt.f32.u32	s15, s15
 4167 0040 C7ED037A 		vstr.32	s15, [r7, #12]
2110:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2111:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll1m != 0U)
 4168              		.loc 1 2111 6
 4169 0044 7B69     		ldr	r3, [r7, #20]
 4170 0046 002B     		cmp	r3, #0
 4171 0048 00F00C81 		beq	.L406
2112:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2113:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4172              		.loc 1 2113 5
 4173 004c BB69     		ldr	r3, [r7, #24]
 4174 004e 012B     		cmp	r3, #1
 4175 0050 5CD0     		beq	.L407
 4176 0052 BB69     		ldr	r3, [r7, #24]
 4177 0054 002B     		cmp	r3, #0
 4178 0056 03D0     		beq	.L408
 4179 0058 BB69     		ldr	r3, [r7, #24]
 4180 005a 022B     		cmp	r3, #2
 4181 005c 78D0     		beq	.L409
 4182 005e 99E0     		b	.L415
 4183              	.L408:
2114:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/cctM9lCy.s 			page 113


2115:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2116:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2117:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2118:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4184              		.loc 1 2118 11
 4185 0060 884B     		ldr	r3, .L417
 4186 0062 1B68     		ldr	r3, [r3]
 4187 0064 03F02003 		and	r3, r3, #32
 4188              		.loc 1 2118 10
 4189 0068 002B     		cmp	r3, #0
 4190 006a 2DD0     		beq	.L411
2119:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2120:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 4191              		.loc 1 2120 35
 4192 006c 854B     		ldr	r3, .L417
 4193 006e 1B68     		ldr	r3, [r3]
 4194              		.loc 1 2120 62
 4195 0070 DB08     		lsrs	r3, r3, #3
 4196 0072 03F00303 		and	r3, r3, #3
 4197              		.loc 1 2120 18
 4198 0076 844A     		ldr	r2, .L417+4
 4199 0078 22FA03F3 		lsr	r3, r2, r3
 4200 007c BB60     		str	r3, [r7, #8]
2121:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 4201              		.loc 1 2121 20
 4202 007e BB68     		ldr	r3, [r7, #8]
 4203 0080 07EE903A 		vmov	s15, r3	@ int
 4204 0084 F8EE676A 		vcvt.f32.u32	s13, s15
 4205              		.loc 1 2121 40
 4206 0088 7B69     		ldr	r3, [r7, #20]
 4207 008a 07EE903A 		vmov	s15, r3	@ int
 4208 008e F8EE677A 		vcvt.f32.u32	s15, s15
 4209              		.loc 1 2121 38
 4210 0092 86EEA77A 		vdiv.f32	s14, s13, s15
 4211              		.loc 1 2121 82
 4212 0096 7B4B     		ldr	r3, .L417
 4213 0098 1B6B     		ldr	r3, [r3, #48]
 4214              		.loc 1 2121 68
 4215 009a C3F30803 		ubfx	r3, r3, #0, #9
 4216              		.loc 1 2121 59
 4217 009e 07EE903A 		vmov	s15, r3	@ int
 4218 00a2 F8EE676A 		vcvt.f32.u32	s13, s15
 4219              		.loc 1 2121 121
 4220 00a6 97ED036A 		vldr.32	s12, [r7, #12]
 4221 00aa DFED785A 		vldr.32	s11, .L417+8
 4222 00ae C6EE257A 		vdiv.f32	s15, s12, s11
 4223              		.loc 1 2121 112
 4224 00b2 76EEA77A 		vadd.f32	s15, s13, s15
 4225              		.loc 1 2121 139
 4226 00b6 F7EE006A 		vmov.f32	s13, #1.0e+0
 4227 00ba 77EEA67A 		vadd.f32	s15, s15, s13
 4228              		.loc 1 2121 17
 4229 00be 67EE277A 		vmul.f32	s15, s14, s15
 4230 00c2 C7ED077A 		vstr.32	s15, [r7, #28]
2122:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2123:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2124:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cctM9lCy.s 			page 114


2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
2126:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2127:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4231              		.loc 1 2127 7
 4232 00c6 87E0     		b	.L413
 4233              	.L411:
2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4234              		.loc 1 2125 41
 4235 00c8 7B69     		ldr	r3, [r7, #20]
 4236 00ca 07EE903A 		vmov	s15, r3	@ int
 4237 00ce F8EE677A 		vcvt.f32.u32	s15, s15
2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4238              		.loc 1 2125 39
 4239 00d2 DFED6F6A 		vldr.32	s13, .L417+12
 4240 00d6 86EEA77A 		vdiv.f32	s14, s13, s15
2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4241              		.loc 1 2125 83
 4242 00da 6A4B     		ldr	r3, .L417
 4243 00dc 1B6B     		ldr	r3, [r3, #48]
2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4244              		.loc 1 2125 69
 4245 00de C3F30803 		ubfx	r3, r3, #0, #9
2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4246              		.loc 1 2125 60
 4247 00e2 07EE903A 		vmov	s15, r3	@ int
 4248 00e6 F8EE676A 		vcvt.f32.u32	s13, s15
2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4249              		.loc 1 2125 122
 4250 00ea 97ED036A 		vldr.32	s12, [r7, #12]
 4251 00ee DFED675A 		vldr.32	s11, .L417+8
 4252 00f2 C6EE257A 		vdiv.f32	s15, s12, s11
2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4253              		.loc 1 2125 113
 4254 00f6 76EEA77A 		vadd.f32	s15, s13, s15
2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4255              		.loc 1 2125 140
 4256 00fa F7EE006A 		vmov.f32	s13, #1.0e+0
 4257 00fe 77EEA67A 		vadd.f32	s15, s15, s13
2125:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4258              		.loc 1 2125 17
 4259 0102 67EE277A 		vmul.f32	s15, s14, s15
 4260 0106 C7ED077A 		vstr.32	s15, [r7, #28]
 4261              		.loc 1 2127 7
 4262 010a 65E0     		b	.L413
 4263              	.L407:
2128:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2129:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 4264              		.loc 1 2129 39
 4265 010c 7B69     		ldr	r3, [r7, #20]
 4266 010e 07EE903A 		vmov	s15, r3	@ int
 4267 0112 F8EE677A 		vcvt.f32.u32	s15, s15
 4268              		.loc 1 2129 37
 4269 0116 DFED5F6A 		vldr.32	s13, .L417+16
 4270 011a 86EEA77A 		vdiv.f32	s14, s13, s15
 4271              		.loc 1 2129 81
 4272 011e 594B     		ldr	r3, .L417
 4273 0120 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/cctM9lCy.s 			page 115


 4274              		.loc 1 2129 67
 4275 0122 C3F30803 		ubfx	r3, r3, #0, #9
 4276              		.loc 1 2129 58
 4277 0126 07EE903A 		vmov	s15, r3	@ int
 4278 012a F8EE676A 		vcvt.f32.u32	s13, s15
 4279              		.loc 1 2129 120
 4280 012e 97ED036A 		vldr.32	s12, [r7, #12]
 4281 0132 DFED565A 		vldr.32	s11, .L417+8
 4282 0136 C6EE257A 		vdiv.f32	s15, s12, s11
 4283              		.loc 1 2129 111
 4284 013a 76EEA77A 		vadd.f32	s15, s13, s15
 4285              		.loc 1 2129 138
 4286 013e F7EE006A 		vmov.f32	s13, #1.0e+0
 4287 0142 77EEA67A 		vadd.f32	s15, s15, s13
 4288              		.loc 1 2129 15
 4289 0146 67EE277A 		vmul.f32	s15, s14, s15
 4290 014a C7ED077A 		vstr.32	s15, [r7, #28]
2130:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4291              		.loc 1 2130 7
 4292 014e 43E0     		b	.L413
 4293              	.L409:
2131:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2132:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2133:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 4294              		.loc 1 2133 39
 4295 0150 7B69     		ldr	r3, [r7, #20]
 4296 0152 07EE903A 		vmov	s15, r3	@ int
 4297 0156 F8EE677A 		vcvt.f32.u32	s15, s15
 4298              		.loc 1 2133 37
 4299 015a DFED4F6A 		vldr.32	s13, .L417+20
 4300 015e 86EEA77A 		vdiv.f32	s14, s13, s15
 4301              		.loc 1 2133 81
 4302 0162 484B     		ldr	r3, .L417
 4303 0164 1B6B     		ldr	r3, [r3, #48]
 4304              		.loc 1 2133 67
 4305 0166 C3F30803 		ubfx	r3, r3, #0, #9
 4306              		.loc 1 2133 58
 4307 016a 07EE903A 		vmov	s15, r3	@ int
 4308 016e F8EE676A 		vcvt.f32.u32	s13, s15
 4309              		.loc 1 2133 120
 4310 0172 97ED036A 		vldr.32	s12, [r7, #12]
 4311 0176 DFED455A 		vldr.32	s11, .L417+8
 4312 017a C6EE257A 		vdiv.f32	s15, s12, s11
 4313              		.loc 1 2133 111
 4314 017e 76EEA77A 		vadd.f32	s15, s13, s15
 4315              		.loc 1 2133 138
 4316 0182 F7EE006A 		vmov.f32	s13, #1.0e+0
 4317 0186 77EEA67A 		vadd.f32	s15, s15, s13
 4318              		.loc 1 2133 15
 4319 018a 67EE277A 		vmul.f32	s15, s14, s15
 4320 018e C7ED077A 		vstr.32	s15, [r7, #28]
2134:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4321              		.loc 1 2134 7
 4322 0192 21E0     		b	.L413
 4323              	.L415:
2135:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2136:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
ARM GAS  /tmp/cctM9lCy.s 			page 116


2137:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 4324              		.loc 1 2137 39
 4325 0194 7B69     		ldr	r3, [r7, #20]
 4326 0196 07EE903A 		vmov	s15, r3	@ int
 4327 019a F8EE677A 		vcvt.f32.u32	s15, s15
 4328              		.loc 1 2137 37
 4329 019e DFED3D6A 		vldr.32	s13, .L417+16
 4330 01a2 86EEA77A 		vdiv.f32	s14, s13, s15
 4331              		.loc 1 2137 81
 4332 01a6 374B     		ldr	r3, .L417
 4333 01a8 1B6B     		ldr	r3, [r3, #48]
 4334              		.loc 1 2137 67
 4335 01aa C3F30803 		ubfx	r3, r3, #0, #9
 4336              		.loc 1 2137 58
 4337 01ae 07EE903A 		vmov	s15, r3	@ int
 4338 01b2 F8EE676A 		vcvt.f32.u32	s13, s15
 4339              		.loc 1 2137 120
 4340 01b6 97ED036A 		vldr.32	s12, [r7, #12]
 4341 01ba DFED345A 		vldr.32	s11, .L417+8
 4342 01be C6EE257A 		vdiv.f32	s15, s12, s11
 4343              		.loc 1 2137 111
 4344 01c2 76EEA77A 		vadd.f32	s15, s13, s15
 4345              		.loc 1 2137 138
 4346 01c6 F7EE006A 		vmov.f32	s13, #1.0e+0
 4347 01ca 77EEA67A 		vadd.f32	s15, s15, s13
 4348              		.loc 1 2137 15
 4349 01ce 67EE277A 		vmul.f32	s15, s14, s15
 4350 01d2 C7ED077A 		vstr.32	s15, [r7, #28]
2138:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4351              		.loc 1 2138 7
 4352 01d6 00BF     		nop
 4353              	.L413:
2139:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2140:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2141:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 4354              		.loc 1 2141 90
 4355 01d8 2A4B     		ldr	r3, .L417
 4356 01da 1B6B     		ldr	r3, [r3, #48]
 4357              		.loc 1 2141 75
 4358 01dc 5B0A     		lsrs	r3, r3, #9
 4359 01de 03F07F03 		and	r3, r3, #127
 4360              		.loc 1 2141 66
 4361 01e2 07EE903A 		vmov	s15, r3	@ int
 4362 01e6 F8EE677A 		vcvt.f32.u32	s15, s15
 4363              		.loc 1 2141 126
 4364 01ea B7EE007A 		vmov.f32	s14, #1.0e+0
 4365 01ee 37EE877A 		vadd.f32	s14, s15, s14
 4366              		.loc 1 2141 47
 4367 01f2 D7ED076A 		vldr.32	s13, [r7, #28]
 4368 01f6 C6EE877A 		vdiv.f32	s15, s13, s14
 4369              		.loc 1 2141 37
 4370 01fa FCEEE77A 		vcvt.u32.f32	s15, s15
 4371 01fe 17EE902A 		vmov	r2, s15	@ int
 4372              		.loc 1 2141 35
 4373 0202 7B68     		ldr	r3, [r7, #4]
 4374 0204 1A60     		str	r2, [r3]
2142:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
ARM GAS  /tmp/cctM9lCy.s 			page 117


 4375              		.loc 1 2142 90
 4376 0206 1F4B     		ldr	r3, .L417
 4377 0208 1B6B     		ldr	r3, [r3, #48]
 4378              		.loc 1 2142 75
 4379 020a 1B0C     		lsrs	r3, r3, #16
 4380 020c 03F07F03 		and	r3, r3, #127
 4381              		.loc 1 2142 66
 4382 0210 07EE903A 		vmov	s15, r3	@ int
 4383 0214 F8EE677A 		vcvt.f32.u32	s15, s15
 4384              		.loc 1 2142 126
 4385 0218 B7EE007A 		vmov.f32	s14, #1.0e+0
 4386 021c 37EE877A 		vadd.f32	s14, s15, s14
 4387              		.loc 1 2142 47
 4388 0220 D7ED076A 		vldr.32	s13, [r7, #28]
 4389 0224 C6EE877A 		vdiv.f32	s15, s13, s14
 4390              		.loc 1 2142 37
 4391 0228 FCEEE77A 		vcvt.u32.f32	s15, s15
 4392 022c 17EE902A 		vmov	r2, s15	@ int
 4393              		.loc 1 2142 35
 4394 0230 7B68     		ldr	r3, [r7, #4]
 4395 0232 5A60     		str	r2, [r3, #4]
2143:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 4396              		.loc 1 2143 90
 4397 0234 134B     		ldr	r3, .L417
 4398 0236 1B6B     		ldr	r3, [r3, #48]
 4399              		.loc 1 2143 75
 4400 0238 1B0E     		lsrs	r3, r3, #24
 4401 023a 03F07F03 		and	r3, r3, #127
 4402              		.loc 1 2143 66
 4403 023e 07EE903A 		vmov	s15, r3	@ int
 4404 0242 F8EE677A 		vcvt.f32.u32	s15, s15
 4405              		.loc 1 2143 126
 4406 0246 B7EE007A 		vmov.f32	s14, #1.0e+0
 4407 024a 37EE877A 		vadd.f32	s14, s15, s14
 4408              		.loc 1 2143 47
 4409 024e D7ED076A 		vldr.32	s13, [r7, #28]
 4410 0252 C6EE877A 		vdiv.f32	s15, s13, s14
 4411              		.loc 1 2143 37
 4412 0256 FCEEE77A 		vcvt.u32.f32	s15, s15
 4413 025a 17EE902A 		vmov	r2, s15	@ int
 4414              		.loc 1 2143 35
 4415 025e 7B68     		ldr	r3, [r7, #4]
 4416 0260 9A60     		str	r2, [r3, #8]
2144:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2145:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2146:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2147:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = 0U;
2148:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
2149:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
2150:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2151:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2152:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4417              		.loc 1 2152 1
 4418 0262 08E0     		b	.L416
 4419              	.L406:
2147:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
 4420              		.loc 1 2147 35
ARM GAS  /tmp/cctM9lCy.s 			page 118


 4421 0264 7B68     		ldr	r3, [r7, #4]
 4422 0266 0022     		movs	r2, #0
 4423 0268 1A60     		str	r2, [r3]
2148:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
 4424              		.loc 1 2148 35
 4425 026a 7B68     		ldr	r3, [r7, #4]
 4426 026c 0022     		movs	r2, #0
 4427 026e 5A60     		str	r2, [r3, #4]
2149:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4428              		.loc 1 2149 35
 4429 0270 7B68     		ldr	r3, [r7, #4]
 4430 0272 0022     		movs	r2, #0
 4431 0274 9A60     		str	r2, [r3, #8]
 4432              	.L416:
 4433              		.loc 1 2152 1
 4434 0276 00BF     		nop
 4435 0278 2437     		adds	r7, r7, #36
 4436              		.cfi_def_cfa_offset 4
 4437 027a BD46     		mov	sp, r7
 4438              		.cfi_def_cfa_register 13
 4439              		@ sp needed
 4440 027c 5DF8047B 		ldr	r7, [sp], #4
 4441              		.cfi_restore 7
 4442              		.cfi_def_cfa_offset 0
 4443 0280 7047     		bx	lr
 4444              	.L418:
 4445 0282 00BF     		.align	2
 4446              	.L417:
 4447 0284 00440258 		.word	1476543488
 4448 0288 0090D003 		.word	64000000
 4449 028c 00000046 		.word	1174405120
 4450 0290 0024744C 		.word	1282679808
 4451 0294 0024744A 		.word	1249125376
 4452 0298 20BCBE4B 		.word	1270791200
 4453              		.cfi_endproc
 4454              	.LFE141:
 4456              		.section	.text.HAL_RCCEx_GetD1SysClockFreq,"ax",%progbits
 4457              		.align	1
 4458              		.global	HAL_RCCEx_GetD1SysClockFreq
 4459              		.syntax unified
 4460              		.thumb
 4461              		.thumb_func
 4462              		.fpu fpv5-d16
 4464              	HAL_RCCEx_GetD1SysClockFreq:
 4465              	.LFB142:
2153:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2154:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2155:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the main Core frequency
2156:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time core clock changes, this function must be called to update the
2157:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right system core clock value. Otherwise, any configuration based on this function will
2158:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
2159:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         and updated within this function
2160:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HCLK frequency
2161:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2162:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
2163:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4466              		.loc 1 2163 1
ARM GAS  /tmp/cctM9lCy.s 			page 119


 4467              		.cfi_startproc
 4468              		@ args = 0, pretend = 0, frame = 0
 4469              		@ frame_needed = 1, uses_anonymous_args = 0
 4470 0000 80B5     		push	{r7, lr}
 4471              		.cfi_def_cfa_offset 8
 4472              		.cfi_offset 7, -8
 4473              		.cfi_offset 14, -4
 4474 0002 00AF     		add	r7, sp, #0
 4475              		.cfi_def_cfa_register 7
2164:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE
 4476              		.loc 1 2164 21
 4477 0004 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4478 0008 0146     		mov	r1, r0
 4479              		.loc 1 2164 72
 4480 000a 084B     		ldr	r3, .L421
 4481 000c 9B69     		ldr	r3, [r3, #24]
 4482              		.loc 1 2164 101
 4483 000e 1B0A     		lsrs	r3, r3, #8
 4484 0010 03F00F03 		and	r3, r3, #15
 4485              		.loc 1 2164 67
 4486 0014 064A     		ldr	r2, .L421+4
 4487 0016 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 4488              		.loc 1 2164 127
 4489 0018 03F01F03 		and	r3, r3, #31
 4490              		.loc 1 2164 47
 4491 001c 21FA03F3 		lsr	r3, r1, r3
 4492              		.loc 1 2164 19
 4493 0020 044A     		ldr	r2, .L421+8
 4494 0022 1360     		str	r3, [r2]
2165:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return SystemCoreClock;
 4495              		.loc 1 2165 10
 4496 0024 034B     		ldr	r3, .L421+8
 4497 0026 1B68     		ldr	r3, [r3]
2166:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4498              		.loc 1 2166 1
 4499 0028 1846     		mov	r0, r3
 4500 002a 80BD     		pop	{r7, pc}
 4501              	.L422:
 4502              		.align	2
 4503              	.L421:
 4504 002c 00440258 		.word	1476543488
 4505 0030 00000000 		.word	D1CorePrescTable
 4506 0034 00000000 		.word	SystemCoreClock
 4507              		.cfi_endproc
 4508              	.LFE142:
 4510              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 4511              		.align	1
 4512              		.global	HAL_RCCEx_EnableLSECSS
 4513              		.syntax unified
 4514              		.thumb
 4515              		.thumb_func
 4516              		.fpu fpv5-d16
 4518              	HAL_RCCEx_EnableLSECSS:
 4519              	.LFB143:
2167:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2168:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2169:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
ARM GAS  /tmp/cctM9lCy.s 			page 120


2170:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
2171:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
2172:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
2173:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2174:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2175:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
2176:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4520              		.loc 1 2176 1
 4521              		.cfi_startproc
 4522              		@ args = 0, pretend = 0, frame = 0
 4523              		@ frame_needed = 1, uses_anonymous_args = 0
 4524              		@ link register save eliminated.
 4525 0000 80B4     		push	{r7}
 4526              		.cfi_def_cfa_offset 4
 4527              		.cfi_offset 7, -4
 4528 0002 00AF     		add	r7, sp, #0
 4529              		.cfi_def_cfa_register 7
2177:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 4530              		.loc 1 2177 3
 4531 0004 054B     		ldr	r3, .L424
 4532 0006 1B6F     		ldr	r3, [r3, #112]
 4533 0008 044A     		ldr	r2, .L424
 4534 000a 43F02003 		orr	r3, r3, #32
 4535 000e 1367     		str	r3, [r2, #112]
2178:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4536              		.loc 1 2178 1
 4537 0010 00BF     		nop
 4538 0012 BD46     		mov	sp, r7
 4539              		.cfi_def_cfa_register 13
 4540              		@ sp needed
 4541 0014 5DF8047B 		ldr	r7, [sp], #4
 4542              		.cfi_restore 7
 4543              		.cfi_def_cfa_offset 0
 4544 0018 7047     		bx	lr
 4545              	.L425:
 4546 001a 00BF     		.align	2
 4547              	.L424:
 4548 001c 00440258 		.word	1476543488
 4549              		.cfi_endproc
 4550              	.LFE143:
 4552              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 4553              		.align	1
 4554              		.global	HAL_RCCEx_DisableLSECSS
 4555              		.syntax unified
 4556              		.thumb
 4557              		.thumb_func
 4558              		.fpu fpv5-d16
 4560              	HAL_RCCEx_DisableLSECSS:
 4561              	.LFB144:
2179:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2180:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2181:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
2182:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
2183:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2184:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2185:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
2186:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
ARM GAS  /tmp/cctM9lCy.s 			page 121


 4562              		.loc 1 2186 1
 4563              		.cfi_startproc
 4564              		@ args = 0, pretend = 0, frame = 0
 4565              		@ frame_needed = 1, uses_anonymous_args = 0
 4566              		@ link register save eliminated.
 4567 0000 80B4     		push	{r7}
 4568              		.cfi_def_cfa_offset 4
 4569              		.cfi_offset 7, -4
 4570 0002 00AF     		add	r7, sp, #0
 4571              		.cfi_def_cfa_register 7
2187:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 4572              		.loc 1 2187 3
 4573 0004 084B     		ldr	r3, .L427
 4574 0006 1B6F     		ldr	r3, [r3, #112]
 4575 0008 074A     		ldr	r2, .L427
 4576 000a 23F02003 		bic	r3, r3, #32
 4577 000e 1367     		str	r3, [r2, #112]
2188:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
2189:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 4578              		.loc 1 2189 3
 4579 0010 054B     		ldr	r3, .L427
 4580 0012 1B6E     		ldr	r3, [r3, #96]
 4581 0014 044A     		ldr	r2, .L427
 4582 0016 23F40073 		bic	r3, r3, #512
 4583 001a 1366     		str	r3, [r2, #96]
2190:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4584              		.loc 1 2190 1
 4585 001c 00BF     		nop
 4586 001e BD46     		mov	sp, r7
 4587              		.cfi_def_cfa_register 13
 4588              		@ sp needed
 4589 0020 5DF8047B 		ldr	r7, [sp], #4
 4590              		.cfi_restore 7
 4591              		.cfi_def_cfa_offset 0
 4592 0024 7047     		bx	lr
 4593              	.L428:
 4594 0026 00BF     		.align	2
 4595              	.L427:
 4596 0028 00440258 		.word	1476543488
 4597              		.cfi_endproc
 4598              	.LFE144:
 4600              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 4601              		.align	1
 4602              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 4603              		.syntax unified
 4604              		.thumb
 4605              		.thumb_func
 4606              		.fpu fpv5-d16
 4608              	HAL_RCCEx_WakeUpStopCLKConfig:
 4609              	.LFB145:
2191:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2192:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2193:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock
2194:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Wakeup clock
2195:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2196:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_CSI: CSI oscillator selection
2197:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_HSI: HSI oscillator selection
ARM GAS  /tmp/cctM9lCy.s 			page 122


2198:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
2199:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         enabled.
2200:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2201:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2202:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
2203:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4610              		.loc 1 2203 1
 4611              		.cfi_startproc
 4612              		@ args = 0, pretend = 0, frame = 8
 4613              		@ frame_needed = 1, uses_anonymous_args = 0
 4614              		@ link register save eliminated.
 4615 0000 80B4     		push	{r7}
 4616              		.cfi_def_cfa_offset 4
 4617              		.cfi_offset 7, -4
 4618 0002 83B0     		sub	sp, sp, #12
 4619              		.cfi_def_cfa_offset 16
 4620 0004 00AF     		add	r7, sp, #0
 4621              		.cfi_def_cfa_register 7
 4622 0006 7860     		str	r0, [r7, #4]
2204:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
2205:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2206:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 4623              		.loc 1 2206 3
 4624 0008 064B     		ldr	r3, .L430
 4625 000a 1B69     		ldr	r3, [r3, #16]
 4626 000c 23F04002 		bic	r2, r3, #64
 4627 0010 0449     		ldr	r1, .L430
 4628 0012 7B68     		ldr	r3, [r7, #4]
 4629 0014 1343     		orrs	r3, r3, r2
 4630 0016 0B61     		str	r3, [r1, #16]
2207:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4631              		.loc 1 2207 1
 4632 0018 00BF     		nop
 4633 001a 0C37     		adds	r7, r7, #12
 4634              		.cfi_def_cfa_offset 4
 4635 001c BD46     		mov	sp, r7
 4636              		.cfi_def_cfa_register 13
 4637              		@ sp needed
 4638 001e 5DF8047B 		ldr	r7, [sp], #4
 4639              		.cfi_restore 7
 4640              		.cfi_def_cfa_offset 0
 4641 0022 7047     		bx	lr
 4642              	.L431:
 4643              		.align	2
 4644              	.L430:
 4645 0024 00440258 		.word	1476543488
 4646              		.cfi_endproc
 4647              	.LFE145:
 4649              		.section	.text.HAL_RCCEx_KerWakeUpStopCLKConfig,"ax",%progbits
 4650              		.align	1
 4651              		.global	HAL_RCCEx_KerWakeUpStopCLKConfig
 4652              		.syntax unified
 4653              		.thumb
 4654              		.thumb_func
 4655              		.fpu fpv5-d16
 4657              	HAL_RCCEx_KerWakeUpStopCLKConfig:
 4658              	.LFB146:
ARM GAS  /tmp/cctM9lCy.s 			page 123


2208:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2209:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2210:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator Kernel clock source for wakeup from Stop
2211:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Kernel Wakeup clock
2212:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2213:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI oscillator selection
2214:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
2215:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2216:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2217:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
2218:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4659              		.loc 1 2218 1
 4660              		.cfi_startproc
 4661              		@ args = 0, pretend = 0, frame = 8
 4662              		@ frame_needed = 1, uses_anonymous_args = 0
 4663              		@ link register save eliminated.
 4664 0000 80B4     		push	{r7}
 4665              		.cfi_def_cfa_offset 4
 4666              		.cfi_offset 7, -4
 4667 0002 83B0     		sub	sp, sp, #12
 4668              		.cfi_def_cfa_offset 16
 4669 0004 00AF     		add	r7, sp, #0
 4670              		.cfi_def_cfa_register 7
 4671 0006 7860     		str	r0, [r7, #4]
2219:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));
2220:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2221:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 4672              		.loc 1 2221 3
 4673 0008 064B     		ldr	r3, .L433
 4674 000a 1B69     		ldr	r3, [r3, #16]
 4675 000c 23F08002 		bic	r2, r3, #128
 4676 0010 0449     		ldr	r1, .L433
 4677 0012 7B68     		ldr	r3, [r7, #4]
 4678 0014 1343     		orrs	r3, r3, r2
 4679 0016 0B61     		str	r3, [r1, #16]
2222:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4680              		.loc 1 2222 1
 4681 0018 00BF     		nop
 4682 001a 0C37     		adds	r7, r7, #12
 4683              		.cfi_def_cfa_offset 4
 4684 001c BD46     		mov	sp, r7
 4685              		.cfi_def_cfa_register 13
 4686              		@ sp needed
 4687 001e 5DF8047B 		ldr	r7, [sp], #4
 4688              		.cfi_restore 7
 4689              		.cfi_def_cfa_offset 0
 4690 0022 7047     		bx	lr
 4691              	.L434:
 4692              		.align	2
 4693              	.L433:
 4694 0024 00440258 		.word	1476543488
 4695              		.cfi_endproc
 4696              	.LFE146:
 4698              		.section	.text.HAL_RCCEx_WWDGxSysResetConfig,"ax",%progbits
 4699              		.align	1
 4700              		.global	HAL_RCCEx_WWDGxSysResetConfig
 4701              		.syntax unified
ARM GAS  /tmp/cctM9lCy.s 			page 124


 4702              		.thumb
 4703              		.thumb_func
 4704              		.fpu fpv5-d16
 4706              	HAL_RCCEx_WWDGxSysResetConfig:
 4707              	.LFB147:
2223:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2224:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
2225:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2226:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable COREx boot independently of CMx_B option byte value
2227:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_BootCx: Boot Core to be enabled
2228:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2229:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C1: CM7 core selection
2230:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C2: CM4 core selection
2231:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware after a system reset or STAN
2232:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2233:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2234:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2235:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx)
2236:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2237:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_BOOT_CORE(RCC_BootCx));
2238:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_BootCx) ;
2239:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2240:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2241:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
2242:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2243:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
2244:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2245:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDGx to generate a system reset not only CPUx reset(default) when a time-out
2246:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
2247:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2248:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
2249:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG2: WWDG2 generates system reset
2250:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
2251:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2252:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2253:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2254:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
2255:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2256:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
2257:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
2258:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2259:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2260:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2261:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2262:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2263:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDG1 to generate a system reset not only CPU reset(default) when a time-out 
2264:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
2265:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2266:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
2267:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
2268:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2269:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2270:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2271:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
2272:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4708              		.loc 1 2272 1
 4709              		.cfi_startproc
ARM GAS  /tmp/cctM9lCy.s 			page 125


 4710              		@ args = 0, pretend = 0, frame = 8
 4711              		@ frame_needed = 1, uses_anonymous_args = 0
 4712              		@ link register save eliminated.
 4713 0000 80B4     		push	{r7}
 4714              		.cfi_def_cfa_offset 4
 4715              		.cfi_offset 7, -4
 4716 0002 83B0     		sub	sp, sp, #12
 4717              		.cfi_def_cfa_offset 16
 4718 0004 00AF     		add	r7, sp, #0
 4719              		.cfi_def_cfa_register 7
 4720 0006 7860     		str	r0, [r7, #4]
2273:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
2274:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
 4721              		.loc 1 2274 3
 4722 0008 064B     		ldr	r3, .L436
 4723 000a D3F8A020 		ldr	r2, [r3, #160]
 4724 000e 0549     		ldr	r1, .L436
 4725 0010 7B68     		ldr	r3, [r7, #4]
 4726 0012 1343     		orrs	r3, r3, r2
 4727 0014 C1F8A030 		str	r3, [r1, #160]
2275:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4728              		.loc 1 2275 1
 4729 0018 00BF     		nop
 4730 001a 0C37     		adds	r7, r7, #12
 4731              		.cfi_def_cfa_offset 4
 4732 001c BD46     		mov	sp, r7
 4733              		.cfi_def_cfa_register 13
 4734              		@ sp needed
 4735 001e 5DF8047B 		ldr	r7, [sp], #4
 4736              		.cfi_restore 7
 4737              		.cfi_def_cfa_offset 0
 4738 0022 7047     		bx	lr
 4739              	.L437:
 4740              		.align	2
 4741              	.L436:
 4742 0024 00440258 		.word	1476543488
 4743              		.cfi_endproc
 4744              	.LFE147:
 4746              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 4747              		.align	1
 4748              		.global	HAL_RCCEx_CRSConfig
 4749              		.syntax unified
 4750              		.thumb
 4751              		.thumb_func
 4752              		.fpu fpv5-d16
 4754              	HAL_RCCEx_CRSConfig:
 4755              	.LFB148:
2276:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2277:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
2278:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2279:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2280:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
2281:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
2282:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
2283:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
2284:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
2285:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
ARM GAS  /tmp/cctM9lCy.s 			page 126


2286:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
2287:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
2288:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as
2289:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2290:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
2291:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2292:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
2293:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2294:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
2295:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
2296:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
2297:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
2298:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
2299:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
2300:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
2301:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
2302:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
2303:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
2304:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
2305:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
2306:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
2307:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
2308:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            should be used as SYNC signal.
2309:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2310:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
2311:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
2312:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
2313:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         application if synchronization is OK
2314:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2315:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
2316:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
2317:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2318:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
2319:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
2320:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the down-counting phase (before reaching th
2321:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
2322:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            incremented), while when it is detected during the up-counting phase it means that the a
2323:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
2324:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2325:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
2326:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
2327:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
2328:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
2329:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
2330:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
2331:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
2332:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
2333:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
2334:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
2335:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
2336:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2337:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
2338:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
2339:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2340:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
2341:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
2342:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
ARM GAS  /tmp/cctM9lCy.s 			page 127


2343:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2344:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2345:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
2346:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
2347:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2348:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2349:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
2350:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4756              		.loc 1 2350 1
 4757              		.cfi_startproc
 4758              		@ args = 0, pretend = 0, frame = 16
 4759              		@ frame_needed = 1, uses_anonymous_args = 0
 4760 0000 80B5     		push	{r7, lr}
 4761              		.cfi_def_cfa_offset 8
 4762              		.cfi_offset 7, -8
 4763              		.cfi_offset 14, -4
 4764 0002 84B0     		sub	sp, sp, #16
 4765              		.cfi_def_cfa_offset 24
 4766 0004 00AF     		add	r7, sp, #0
 4767              		.cfi_def_cfa_register 7
 4768 0006 7860     		str	r0, [r7, #4]
2351:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t value;
2352:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2353:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameters */
2354:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
2355:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
2356:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
2357:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
2358:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
2359:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
2360:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2361:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* CONFIGURATION */
2362:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2363:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
2364:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 4769              		.loc 1 2364 3
 4770 0008 264B     		ldr	r3, .L441
 4771 000a D3F89430 		ldr	r3, [r3, #148]
 4772 000e 254A     		ldr	r2, .L441
 4773 0010 43F00203 		orr	r3, r3, #2
 4774 0014 C2F89430 		str	r3, [r2, #148]
2365:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 4775              		.loc 1 2365 3
 4776 0018 224B     		ldr	r3, .L441
 4777 001a D3F89430 		ldr	r3, [r3, #148]
 4778 001e 214A     		ldr	r2, .L441
 4779 0020 23F00203 		bic	r3, r3, #2
 4780 0024 C2F89430 		str	r3, [r2, #148]
2366:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2367:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
2368:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
2369:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
2370:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 4781              		.loc 1 2370 8
 4782 0028 FFF7FEFF 		bl	HAL_GetREVID
 4783 002c 0246     		mov	r2, r0
 4784              		.loc 1 2370 6
ARM GAS  /tmp/cctM9lCy.s 			page 128


 4785 002e 41F20303 		movw	r3, #4099
 4786 0032 9A42     		cmp	r2, r3
 4787 0034 0BD8     		bhi	.L439
 4788              		.loc 1 2370 45 discriminator 1
 4789 0036 7B68     		ldr	r3, [r7, #4]
 4790 0038 5B68     		ldr	r3, [r3, #4]
 4791              		.loc 1 2370 36 discriminator 1
 4792 003a B3F1405F 		cmp	r3, #805306368
 4793 003e 06D1     		bne	.L439
2371:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2372:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Use Rev.Y value of USB2 */
2373:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 4794              		.loc 1 2373 19
 4795 0040 7B68     		ldr	r3, [r7, #4]
 4796 0042 1A68     		ldr	r2, [r3]
 4797              		.loc 1 2373 64
 4798 0044 7B68     		ldr	r3, [r7, #4]
 4799 0046 9B68     		ldr	r3, [r3, #8]
 4800              		.loc 1 2373 11
 4801 0048 1343     		orrs	r3, r3, r2
 4802 004a FB60     		str	r3, [r7, #12]
 4803 004c 08E0     		b	.L440
 4804              	.L439:
2374:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2375:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2376:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2377:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 4805              		.loc 1 2377 19
 4806 004e 7B68     		ldr	r3, [r7, #4]
 4807 0050 1A68     		ldr	r2, [r3]
 4808              		.loc 1 2377 38
 4809 0052 7B68     		ldr	r3, [r7, #4]
 4810 0054 5B68     		ldr	r3, [r3, #4]
 4811              		.loc 1 2377 31
 4812 0056 1A43     		orrs	r2, r2, r3
 4813              		.loc 1 2377 54
 4814 0058 7B68     		ldr	r3, [r7, #4]
 4815 005a 9B68     		ldr	r3, [r3, #8]
 4816              		.loc 1 2377 11
 4817 005c 1343     		orrs	r3, r3, r2
 4818 005e FB60     		str	r3, [r7, #12]
 4819              	.L440:
2378:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2379:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
2380:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 4820              		.loc 1 2380 17
 4821 0060 7B68     		ldr	r3, [r7, #4]
 4822 0062 DB68     		ldr	r3, [r3, #12]
 4823              		.loc 1 2380 9
 4824 0064 FA68     		ldr	r2, [r7, #12]
 4825 0066 1343     		orrs	r3, r3, r2
 4826 0068 FB60     		str	r3, [r7, #12]
2381:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
2382:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 4827              		.loc 1 2382 18
 4828 006a 7B68     		ldr	r3, [r7, #4]
 4829 006c 1B69     		ldr	r3, [r3, #16]
ARM GAS  /tmp/cctM9lCy.s 			page 129


 4830              		.loc 1 2382 36
 4831 006e 1B04     		lsls	r3, r3, #16
 4832              		.loc 1 2382 9
 4833 0070 FA68     		ldr	r2, [r7, #12]
 4834 0072 1343     		orrs	r3, r3, r2
 4835 0074 FB60     		str	r3, [r7, #12]
2383:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 4836              		.loc 1 2383 3
 4837 0076 0C4A     		ldr	r2, .L441+4
 4838 0078 FB68     		ldr	r3, [r7, #12]
 4839 007a 5360     		str	r3, [r2, #4]
2384:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2385:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
2386:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
2387:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 4840              		.loc 1 2387 3
 4841 007c 0A4B     		ldr	r3, .L441+4
 4842 007e 1B68     		ldr	r3, [r3]
 4843 0080 23F47C52 		bic	r2, r3, #16128
 4844 0084 7B68     		ldr	r3, [r7, #4]
 4845 0086 5B69     		ldr	r3, [r3, #20]
 4846 0088 1B02     		lsls	r3, r3, #8
 4847 008a 0749     		ldr	r1, .L441+4
 4848 008c 1343     		orrs	r3, r3, r2
 4849 008e 0B60     		str	r3, [r1]
2388:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2389:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
2390:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2391:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
2392:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 4850              		.loc 1 2392 3
 4851 0090 054B     		ldr	r3, .L441+4
 4852 0092 1B68     		ldr	r3, [r3]
 4853 0094 044A     		ldr	r2, .L441+4
 4854 0096 43F06003 		orr	r3, r3, #96
 4855 009a 1360     		str	r3, [r2]
2393:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4856              		.loc 1 2393 1
 4857 009c 00BF     		nop
 4858 009e 1037     		adds	r7, r7, #16
 4859              		.cfi_def_cfa_offset 8
 4860 00a0 BD46     		mov	sp, r7
 4861              		.cfi_def_cfa_register 13
 4862              		@ sp needed
 4863 00a2 80BD     		pop	{r7, pc}
 4864              	.L442:
 4865              		.align	2
 4866              	.L441:
 4867 00a4 00440258 		.word	1476543488
 4868 00a8 00840040 		.word	1073775616
 4869              		.cfi_endproc
 4870              	.LFE148:
 4872              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 4873              		.align	1
 4874              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 4875              		.syntax unified
 4876              		.thumb
ARM GAS  /tmp/cctM9lCy.s 			page 130


 4877              		.thumb_func
 4878              		.fpu fpv5-d16
 4880              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 4881              	.LFB149:
2394:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2395:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2396:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
2397:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2398:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2399:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
2400:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4882              		.loc 1 2400 1
 4883              		.cfi_startproc
 4884              		@ args = 0, pretend = 0, frame = 0
 4885              		@ frame_needed = 1, uses_anonymous_args = 0
 4886              		@ link register save eliminated.
 4887 0000 80B4     		push	{r7}
 4888              		.cfi_def_cfa_offset 4
 4889              		.cfi_offset 7, -4
 4890 0002 00AF     		add	r7, sp, #0
 4891              		.cfi_def_cfa_register 7
2401:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 4892              		.loc 1 2401 3
 4893 0004 054B     		ldr	r3, .L444
 4894 0006 1B68     		ldr	r3, [r3]
 4895 0008 044A     		ldr	r2, .L444
 4896 000a 43F08003 		orr	r3, r3, #128
 4897 000e 1360     		str	r3, [r2]
2402:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4898              		.loc 1 2402 1
 4899 0010 00BF     		nop
 4900 0012 BD46     		mov	sp, r7
 4901              		.cfi_def_cfa_register 13
 4902              		@ sp needed
 4903 0014 5DF8047B 		ldr	r7, [sp], #4
 4904              		.cfi_restore 7
 4905              		.cfi_def_cfa_offset 0
 4906 0018 7047     		bx	lr
 4907              	.L445:
 4908 001a 00BF     		.align	2
 4909              	.L444:
 4910 001c 00840040 		.word	1073775616
 4911              		.cfi_endproc
 4912              	.LFE149:
 4914              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 4915              		.align	1
 4916              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 4917              		.syntax unified
 4918              		.thumb
 4919              		.thumb_func
 4920              		.fpu fpv5-d16
 4922              	HAL_RCCEx_CRSGetSynchronizationInfo:
 4923              	.LFB150:
2403:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2404:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2405:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
2406:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
ARM GAS  /tmp/cctM9lCy.s 			page 131


2407:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2408:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2409:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
2410:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4924              		.loc 1 2410 1
 4925              		.cfi_startproc
 4926              		@ args = 0, pretend = 0, frame = 8
 4927              		@ frame_needed = 1, uses_anonymous_args = 0
 4928              		@ link register save eliminated.
 4929 0000 80B4     		push	{r7}
 4930              		.cfi_def_cfa_offset 4
 4931              		.cfi_offset 7, -4
 4932 0002 83B0     		sub	sp, sp, #12
 4933              		.cfi_def_cfa_offset 16
 4934 0004 00AF     		add	r7, sp, #0
 4935              		.cfi_def_cfa_register 7
 4936 0006 7860     		str	r0, [r7, #4]
2411:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameter */
2412:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
2413:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2414:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the reload value */
2415:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 4937              		.loc 1 2415 42
 4938 0008 0E4B     		ldr	r3, .L447
 4939 000a 5B68     		ldr	r3, [r3, #4]
 4940              		.loc 1 2415 31
 4941 000c 9AB2     		uxth	r2, r3
 4942              		.loc 1 2415 29
 4943 000e 7B68     		ldr	r3, [r7, #4]
 4944 0010 1A60     		str	r2, [r3]
2416:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2417:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
2418:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
 4945              		.loc 1 2418 52
 4946 0012 0C4B     		ldr	r3, .L447
 4947 0014 1B68     		ldr	r3, [r3]
 4948              		.loc 1 2418 41
 4949 0016 1B0A     		lsrs	r3, r3, #8
 4950 0018 03F03F02 		and	r2, r3, #63
 4951              		.loc 1 2418 39
 4952 001c 7B68     		ldr	r3, [r7, #4]
 4953 001e 5A60     		str	r2, [r3, #4]
2419:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2420:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
2421:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
 4954              		.loc 1 2421 47
 4955 0020 084B     		ldr	r3, .L447
 4956 0022 9B68     		ldr	r3, [r3, #8]
 4957              		.loc 1 2421 36
 4958 0024 1B0C     		lsrs	r3, r3, #16
 4959 0026 9AB2     		uxth	r2, r3
 4960              		.loc 1 2421 34
 4961 0028 7B68     		ldr	r3, [r7, #4]
 4962 002a 9A60     		str	r2, [r3, #8]
2422:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2423:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
2424:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
ARM GAS  /tmp/cctM9lCy.s 			page 132


 4963              		.loc 1 2424 49
 4964 002c 054B     		ldr	r3, .L447
 4965 002e 9B68     		ldr	r3, [r3, #8]
 4966              		.loc 1 2424 38
 4967 0030 03F40042 		and	r2, r3, #32768
 4968              		.loc 1 2424 36
 4969 0034 7B68     		ldr	r3, [r7, #4]
 4970 0036 DA60     		str	r2, [r3, #12]
2425:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4971              		.loc 1 2425 1
 4972 0038 00BF     		nop
 4973 003a 0C37     		adds	r7, r7, #12
 4974              		.cfi_def_cfa_offset 4
 4975 003c BD46     		mov	sp, r7
 4976              		.cfi_def_cfa_register 13
 4977              		@ sp needed
 4978 003e 5DF8047B 		ldr	r7, [sp], #4
 4979              		.cfi_restore 7
 4980              		.cfi_def_cfa_offset 0
 4981 0042 7047     		bx	lr
 4982              	.L448:
 4983              		.align	2
 4984              	.L447:
 4985 0044 00840040 		.word	1073775616
 4986              		.cfi_endproc
 4987              	.LFE150:
 4989              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 4990              		.align	1
 4991              		.global	HAL_RCCEx_CRSWaitSynchronization
 4992              		.syntax unified
 4993              		.thumb
 4994              		.thumb_func
 4995              		.fpu fpv5-d16
 4997              	HAL_RCCEx_CRSWaitSynchronization:
 4998              	.LFB151:
2426:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2427:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2428:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
2429:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @param Timeout  Duration of the time-out
2430:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
2431:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *        frequency.
2432:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note    If Time-out set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
2433:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
2434:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
2435:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
2436:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
2437:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
2438:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
2439:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
2440:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
2441:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** */
2442:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
2443:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4999              		.loc 1 2443 1
 5000              		.cfi_startproc
 5001              		@ args = 0, pretend = 0, frame = 16
 5002              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cctM9lCy.s 			page 133


 5003 0000 80B5     		push	{r7, lr}
 5004              		.cfi_def_cfa_offset 8
 5005              		.cfi_offset 7, -8
 5006              		.cfi_offset 14, -4
 5007 0002 84B0     		sub	sp, sp, #16
 5008              		.cfi_def_cfa_offset 24
 5009 0004 00AF     		add	r7, sp, #0
 5010              		.cfi_def_cfa_register 7
 5011 0006 7860     		str	r0, [r7, #4]
2444:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 5012              		.loc 1 2444 12
 5013 0008 0023     		movs	r3, #0
 5014 000a FB60     		str	r3, [r7, #12]
2445:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
2446:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2447:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get time-out */
2448:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 5015              		.loc 1 2448 15
 5016 000c FFF7FEFF 		bl	HAL_GetTick
 5017 0010 B860     		str	r0, [r7, #8]
 5018              	.L458:
2449:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2450:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Wait for CRS flag or time-out detection */
2451:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   do
2452:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2453:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
 5019              		.loc 1 2453 7
 5020 0012 7B68     		ldr	r3, [r7, #4]
 5021 0014 B3F1FF3F 		cmp	r3, #-1
 5022 0018 0CD0     		beq	.L450
2454:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2455:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 5023              		.loc 1 2455 12
 5024 001a FFF7FEFF 		bl	HAL_GetTick
 5025 001e 0246     		mov	r2, r0
 5026              		.loc 1 2455 26
 5027 0020 BB68     		ldr	r3, [r7, #8]
 5028 0022 D31A     		subs	r3, r2, r3
 5029              		.loc 1 2455 9
 5030 0024 7A68     		ldr	r2, [r7, #4]
 5031 0026 9A42     		cmp	r2, r3
 5032 0028 02D3     		bcc	.L451
 5033              		.loc 1 2455 50 discriminator 1
 5034 002a 7B68     		ldr	r3, [r7, #4]
 5035 002c 002B     		cmp	r3, #0
 5036 002e 01D1     		bne	.L450
 5037              	.L451:
2456:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2457:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 5038              		.loc 1 2457 19
 5039 0030 0123     		movs	r3, #1
 5040 0032 FB60     		str	r3, [r7, #12]
 5041              	.L450:
2458:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2459:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2460:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
2461:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
ARM GAS  /tmp/cctM9lCy.s 			page 134


 5042              		.loc 1 2461 8
 5043 0034 2A4B     		ldr	r3, .L460
 5044 0036 9B68     		ldr	r3, [r3, #8]
 5045 0038 03F00103 		and	r3, r3, #1
 5046              		.loc 1 2461 7
 5047 003c 012B     		cmp	r3, #1
 5048 003e 06D1     		bne	.L452
2462:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2463:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
2464:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 5049              		.loc 1 2464 17
 5050 0040 FB68     		ldr	r3, [r7, #12]
 5051 0042 43F00203 		orr	r3, r3, #2
 5052 0046 FB60     		str	r3, [r7, #12]
2465:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2466:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
2467:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 5053              		.loc 1 2467 7
 5054 0048 254B     		ldr	r3, .L460
 5055 004a 0122     		movs	r2, #1
 5056 004c DA60     		str	r2, [r3, #12]
 5057              	.L452:
2468:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2469:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2470:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
2471:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 5058              		.loc 1 2471 8
 5059 004e 244B     		ldr	r3, .L460
 5060 0050 9B68     		ldr	r3, [r3, #8]
 5061 0052 03F00203 		and	r3, r3, #2
 5062              		.loc 1 2471 7
 5063 0056 022B     		cmp	r3, #2
 5064 0058 06D1     		bne	.L453
2472:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2473:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
2474:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 5065              		.loc 1 2474 17
 5066 005a FB68     		ldr	r3, [r7, #12]
 5067 005c 43F00403 		orr	r3, r3, #4
 5068 0060 FB60     		str	r3, [r7, #12]
2475:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2476:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
2477:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 5069              		.loc 1 2477 7
 5070 0062 1F4B     		ldr	r3, .L460
 5071 0064 0222     		movs	r2, #2
 5072 0066 DA60     		str	r2, [r3, #12]
 5073              	.L453:
2478:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2479:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2480:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
2481:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 5074              		.loc 1 2481 8
 5075 0068 1D4B     		ldr	r3, .L460
 5076 006a 9B68     		ldr	r3, [r3, #8]
 5077 006c 03F48063 		and	r3, r3, #1024
 5078              		.loc 1 2481 7
ARM GAS  /tmp/cctM9lCy.s 			page 135


 5079 0070 B3F5806F 		cmp	r3, #1024
 5080 0074 06D1     		bne	.L454
2482:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2483:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2484:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 5081              		.loc 1 2484 17
 5082 0076 FB68     		ldr	r3, [r7, #12]
 5083 0078 43F02003 		orr	r3, r3, #32
 5084 007c FB60     		str	r3, [r7, #12]
2485:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2486:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2487:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 5085              		.loc 1 2487 7
 5086 007e 184B     		ldr	r3, .L460
 5087 0080 0422     		movs	r2, #4
 5088 0082 DA60     		str	r2, [r3, #12]
 5089              	.L454:
2488:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2489:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2490:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
2491:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 5090              		.loc 1 2491 8
 5091 0084 164B     		ldr	r3, .L460
 5092 0086 9B68     		ldr	r3, [r3, #8]
 5093 0088 03F48073 		and	r3, r3, #256
 5094              		.loc 1 2491 7
 5095 008c B3F5807F 		cmp	r3, #256
 5096 0090 06D1     		bne	.L455
2492:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2493:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2494:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 5097              		.loc 1 2494 17
 5098 0092 FB68     		ldr	r3, [r7, #12]
 5099 0094 43F00803 		orr	r3, r3, #8
 5100 0098 FB60     		str	r3, [r7, #12]
2495:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2496:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2497:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 5101              		.loc 1 2497 7
 5102 009a 114B     		ldr	r3, .L460
 5103 009c 0422     		movs	r2, #4
 5104 009e DA60     		str	r2, [r3, #12]
 5105              	.L455:
2498:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2499:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2500:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
2501:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 5106              		.loc 1 2501 8
 5107 00a0 0F4B     		ldr	r3, .L460
 5108 00a2 9B68     		ldr	r3, [r3, #8]
 5109 00a4 03F40073 		and	r3, r3, #512
 5110              		.loc 1 2501 7
 5111 00a8 B3F5007F 		cmp	r3, #512
 5112 00ac 06D1     		bne	.L456
2502:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2503:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
2504:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
ARM GAS  /tmp/cctM9lCy.s 			page 136


 5113              		.loc 1 2504 17
 5114 00ae FB68     		ldr	r3, [r7, #12]
 5115 00b0 43F01003 		orr	r3, r3, #16
 5116 00b4 FB60     		str	r3, [r7, #12]
2505:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2506:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
2507:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 5117              		.loc 1 2507 7
 5118 00b6 0A4B     		ldr	r3, .L460
 5119 00b8 0422     		movs	r2, #4
 5120 00ba DA60     		str	r2, [r3, #12]
 5121              	.L456:
2508:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2509:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2510:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
2511:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 5122              		.loc 1 2511 8
 5123 00bc 084B     		ldr	r3, .L460
 5124 00be 9B68     		ldr	r3, [r3, #8]
 5125 00c0 03F00803 		and	r3, r3, #8
 5126              		.loc 1 2511 7
 5127 00c4 082B     		cmp	r3, #8
 5128 00c6 02D1     		bne	.L457
2512:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2513:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
2514:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 5129              		.loc 1 2514 7 discriminator 2
 5130 00c8 054B     		ldr	r3, .L460
 5131 00ca 0822     		movs	r2, #8
 5132 00cc DA60     		str	r2, [r3, #12]
 5133              	.L457:
2515:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2516:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 5134              		.loc 1 2516 3
 5135 00ce FB68     		ldr	r3, [r7, #12]
 5136 00d0 002B     		cmp	r3, #0
 5137 00d2 9ED0     		beq	.L458
2517:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2518:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return crsstatus;
 5138              		.loc 1 2518 10
 5139 00d4 FB68     		ldr	r3, [r7, #12]
2519:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5140              		.loc 1 2519 1
 5141 00d6 1846     		mov	r0, r3
 5142 00d8 1037     		adds	r7, r7, #16
 5143              		.cfi_def_cfa_offset 8
 5144 00da BD46     		mov	sp, r7
 5145              		.cfi_def_cfa_register 13
 5146              		@ sp needed
 5147 00dc 80BD     		pop	{r7, pc}
 5148              	.L461:
 5149 00de 00BF     		.align	2
 5150              	.L460:
 5151 00e0 00840040 		.word	1073775616
 5152              		.cfi_endproc
 5153              	.LFE151:
 5155              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
ARM GAS  /tmp/cctM9lCy.s 			page 137


 5156              		.align	1
 5157              		.global	HAL_RCCEx_CRS_IRQHandler
 5158              		.syntax unified
 5159              		.thumb
 5160              		.thumb_func
 5161              		.fpu fpv5-d16
 5163              	HAL_RCCEx_CRS_IRQHandler:
 5164              	.LFB152:
2520:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2521:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2522:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
2523:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2524:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2525:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
2526:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5165              		.loc 1 2526 1
 5166              		.cfi_startproc
 5167              		@ args = 0, pretend = 0, frame = 16
 5168              		@ frame_needed = 1, uses_anonymous_args = 0
 5169 0000 80B5     		push	{r7, lr}
 5170              		.cfi_def_cfa_offset 8
 5171              		.cfi_offset 7, -8
 5172              		.cfi_offset 14, -4
 5173 0002 84B0     		sub	sp, sp, #16
 5174              		.cfi_def_cfa_offset 24
 5175 0004 00AF     		add	r7, sp, #0
 5176              		.cfi_def_cfa_register 7
2527:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 5177              		.loc 1 2527 12
 5178 0006 0023     		movs	r3, #0
 5179 0008 FB60     		str	r3, [r7, #12]
2528:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
2529:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 5180              		.loc 1 2529 22
 5181 000a 334B     		ldr	r3, .L471
 5182              		.loc 1 2529 12
 5183 000c 9B68     		ldr	r3, [r3, #8]
 5184 000e BB60     		str	r3, [r7, #8]
2530:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 5185              		.loc 1 2530 24
 5186 0010 314B     		ldr	r3, .L471
 5187              		.loc 1 2530 12
 5188 0012 1B68     		ldr	r3, [r3]
 5189 0014 7B60     		str	r3, [r7, #4]
2531:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2532:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
2533:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 5190              		.loc 1 2533 16
 5191 0016 BB68     		ldr	r3, [r7, #8]
 5192 0018 03F00103 		and	r3, r3, #1
 5193              		.loc 1 2533 5
 5194 001c 002B     		cmp	r3, #0
 5195 001e 0AD0     		beq	.L463
 5196              		.loc 1 2533 61 discriminator 1
 5197 0020 7B68     		ldr	r3, [r7, #4]
 5198 0022 03F00103 		and	r3, r3, #1
 5199              		.loc 1 2533 46 discriminator 1
ARM GAS  /tmp/cctM9lCy.s 			page 138


 5200 0026 002B     		cmp	r3, #0
 5201 0028 05D0     		beq	.L463
2534:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2535:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
2536:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 5202              		.loc 1 2536 5
 5203 002a 2B4B     		ldr	r3, .L471
 5204 002c 0122     		movs	r2, #1
 5205 002e DA60     		str	r2, [r3, #12]
2537:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2538:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
2539:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 5206              		.loc 1 2539 5
 5207 0030 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 5208 0034 4BE0     		b	.L464
 5209              	.L463:
2540:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2541:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
2542:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 5210              		.loc 1 2542 21
 5211 0036 BB68     		ldr	r3, [r7, #8]
 5212 0038 03F00203 		and	r3, r3, #2
 5213              		.loc 1 2542 10
 5214 003c 002B     		cmp	r3, #0
 5215 003e 0AD0     		beq	.L465
 5216              		.loc 1 2542 68 discriminator 1
 5217 0040 7B68     		ldr	r3, [r7, #4]
 5218 0042 03F00203 		and	r3, r3, #2
 5219              		.loc 1 2542 53 discriminator 1
 5220 0046 002B     		cmp	r3, #0
 5221 0048 05D0     		beq	.L465
2543:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2544:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
2545:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 5222              		.loc 1 2545 5
 5223 004a 234B     		ldr	r3, .L471
 5224 004c 0222     		movs	r2, #2
 5225 004e DA60     		str	r2, [r3, #12]
2546:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2547:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
2548:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 5226              		.loc 1 2548 5
 5227 0050 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 5228 0054 3BE0     		b	.L464
 5229              	.L465:
2549:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2550:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
2551:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 5230              		.loc 1 2551 21
 5231 0056 BB68     		ldr	r3, [r7, #8]
 5232 0058 03F00803 		and	r3, r3, #8
 5233              		.loc 1 2551 10
 5234 005c 002B     		cmp	r3, #0
 5235 005e 0AD0     		beq	.L466
 5236              		.loc 1 2551 65 discriminator 1
 5237 0060 7B68     		ldr	r3, [r7, #4]
 5238 0062 03F00803 		and	r3, r3, #8
ARM GAS  /tmp/cctM9lCy.s 			page 139


 5239              		.loc 1 2551 50 discriminator 1
 5240 0066 002B     		cmp	r3, #0
 5241 0068 05D0     		beq	.L466
2552:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2553:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
2554:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 5242              		.loc 1 2554 5
 5243 006a 1B4B     		ldr	r3, .L471
 5244 006c 0822     		movs	r2, #8
 5245 006e DA60     		str	r2, [r3, #12]
2555:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2556:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
2557:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 5246              		.loc 1 2557 5
 5247 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 5248 0074 2BE0     		b	.L464
 5249              	.L466:
2558:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2559:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
2560:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2561:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2562:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 5250              		.loc 1 2562 18
 5251 0076 BB68     		ldr	r3, [r7, #8]
 5252 0078 03F00403 		and	r3, r3, #4
 5253              		.loc 1 2562 7
 5254 007c 002B     		cmp	r3, #0
 5255 007e 26D0     		beq	.L470
 5256              		.loc 1 2562 60 discriminator 1
 5257 0080 7B68     		ldr	r3, [r7, #4]
 5258 0082 03F00403 		and	r3, r3, #4
 5259              		.loc 1 2562 45 discriminator 1
 5260 0086 002B     		cmp	r3, #0
 5261 0088 21D0     		beq	.L470
2563:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2564:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 5262              		.loc 1 2564 19
 5263 008a BB68     		ldr	r3, [r7, #8]
 5264 008c 03F48073 		and	r3, r3, #256
 5265              		.loc 1 2564 9
 5266 0090 002B     		cmp	r3, #0
 5267 0092 03D0     		beq	.L467
2565:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2566:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 5268              		.loc 1 2566 18
 5269 0094 FB68     		ldr	r3, [r7, #12]
 5270 0096 43F00803 		orr	r3, r3, #8
 5271 009a FB60     		str	r3, [r7, #12]
 5272              	.L467:
2567:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2568:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 5273              		.loc 1 2568 19
 5274 009c BB68     		ldr	r3, [r7, #8]
 5275 009e 03F40073 		and	r3, r3, #512
 5276              		.loc 1 2568 9
 5277 00a2 002B     		cmp	r3, #0
 5278 00a4 03D0     		beq	.L468
ARM GAS  /tmp/cctM9lCy.s 			page 140


2569:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2570:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 5279              		.loc 1 2570 18
 5280 00a6 FB68     		ldr	r3, [r7, #12]
 5281 00a8 43F01003 		orr	r3, r3, #16
 5282 00ac FB60     		str	r3, [r7, #12]
 5283              	.L468:
2571:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2572:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 5284              		.loc 1 2572 19
 5285 00ae BB68     		ldr	r3, [r7, #8]
 5286 00b0 03F48063 		and	r3, r3, #1024
 5287              		.loc 1 2572 9
 5288 00b4 002B     		cmp	r3, #0
 5289 00b6 03D0     		beq	.L469
2573:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2574:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 5290              		.loc 1 2574 18
 5291 00b8 FB68     		ldr	r3, [r7, #12]
 5292 00ba 43F02003 		orr	r3, r3, #32
 5293 00be FB60     		str	r3, [r7, #12]
 5294              	.L469:
2575:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2576:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2577:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
2578:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 5295              		.loc 1 2578 7
 5296 00c0 054B     		ldr	r3, .L471
 5297 00c2 0422     		movs	r2, #4
 5298 00c4 DA60     		str	r2, [r3, #12]
2579:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2580:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* user error callback */
2581:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 5299              		.loc 1 2581 7
 5300 00c6 F868     		ldr	r0, [r7, #12]
 5301 00c8 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
2582:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2583:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2584:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5302              		.loc 1 2584 1
 5303 00cc FFE7     		b	.L470
 5304              	.L464:
 5305              	.L470:
 5306 00ce 00BF     		nop
 5307 00d0 1037     		adds	r7, r7, #16
 5308              		.cfi_def_cfa_offset 8
 5309 00d2 BD46     		mov	sp, r7
 5310              		.cfi_def_cfa_register 13
 5311              		@ sp needed
 5312 00d4 80BD     		pop	{r7, pc}
 5313              	.L472:
 5314 00d6 00BF     		.align	2
 5315              	.L471:
 5316 00d8 00840040 		.word	1073775616
 5317              		.cfi_endproc
 5318              	.LFE152:
 5320              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
ARM GAS  /tmp/cctM9lCy.s 			page 141


 5321              		.align	1
 5322              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 5323              		.syntax unified
 5324              		.thumb
 5325              		.thumb_func
 5326              		.fpu fpv5-d16
 5328              	HAL_RCCEx_CRS_SyncOkCallback:
 5329              	.LFB153:
2585:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2586:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2587:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
2588:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
2589:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2590:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
2591:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5330              		.loc 1 2591 1
 5331              		.cfi_startproc
 5332              		@ args = 0, pretend = 0, frame = 0
 5333              		@ frame_needed = 1, uses_anonymous_args = 0
 5334              		@ link register save eliminated.
 5335 0000 80B4     		push	{r7}
 5336              		.cfi_def_cfa_offset 4
 5337              		.cfi_offset 7, -4
 5338 0002 00AF     		add	r7, sp, #0
 5339              		.cfi_def_cfa_register 7
2592:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2593:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
2594:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
2595:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5340              		.loc 1 2595 1
 5341 0004 00BF     		nop
 5342 0006 BD46     		mov	sp, r7
 5343              		.cfi_def_cfa_register 13
 5344              		@ sp needed
 5345 0008 5DF8047B 		ldr	r7, [sp], #4
 5346              		.cfi_restore 7
 5347              		.cfi_def_cfa_offset 0
 5348 000c 7047     		bx	lr
 5349              		.cfi_endproc
 5350              	.LFE153:
 5352              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 5353              		.align	1
 5354              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 5355              		.syntax unified
 5356              		.thumb
 5357              		.thumb_func
 5358              		.fpu fpv5-d16
 5360              	HAL_RCCEx_CRS_SyncWarnCallback:
 5361              	.LFB154:
2596:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2597:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2598:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
2599:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
2600:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2601:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
2602:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5362              		.loc 1 2602 1
ARM GAS  /tmp/cctM9lCy.s 			page 142


 5363              		.cfi_startproc
 5364              		@ args = 0, pretend = 0, frame = 0
 5365              		@ frame_needed = 1, uses_anonymous_args = 0
 5366              		@ link register save eliminated.
 5367 0000 80B4     		push	{r7}
 5368              		.cfi_def_cfa_offset 4
 5369              		.cfi_offset 7, -4
 5370 0002 00AF     		add	r7, sp, #0
 5371              		.cfi_def_cfa_register 7
2603:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2604:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
2605:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
2606:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5372              		.loc 1 2606 1
 5373 0004 00BF     		nop
 5374 0006 BD46     		mov	sp, r7
 5375              		.cfi_def_cfa_register 13
 5376              		@ sp needed
 5377 0008 5DF8047B 		ldr	r7, [sp], #4
 5378              		.cfi_restore 7
 5379              		.cfi_def_cfa_offset 0
 5380 000c 7047     		bx	lr
 5381              		.cfi_endproc
 5382              	.LFE154:
 5384              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 5385              		.align	1
 5386              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 5387              		.syntax unified
 5388              		.thumb
 5389              		.thumb_func
 5390              		.fpu fpv5-d16
 5392              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 5393              	.LFB155:
2607:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2608:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2609:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
2610:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
2611:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2612:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
2613:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5394              		.loc 1 2613 1
 5395              		.cfi_startproc
 5396              		@ args = 0, pretend = 0, frame = 0
 5397              		@ frame_needed = 1, uses_anonymous_args = 0
 5398              		@ link register save eliminated.
 5399 0000 80B4     		push	{r7}
 5400              		.cfi_def_cfa_offset 4
 5401              		.cfi_offset 7, -4
 5402 0002 00AF     		add	r7, sp, #0
 5403              		.cfi_def_cfa_register 7
2614:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2615:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
2616:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
2617:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5404              		.loc 1 2617 1
 5405 0004 00BF     		nop
 5406 0006 BD46     		mov	sp, r7
ARM GAS  /tmp/cctM9lCy.s 			page 143


 5407              		.cfi_def_cfa_register 13
 5408              		@ sp needed
 5409 0008 5DF8047B 		ldr	r7, [sp], #4
 5410              		.cfi_restore 7
 5411              		.cfi_def_cfa_offset 0
 5412 000c 7047     		bx	lr
 5413              		.cfi_endproc
 5414              	.LFE155:
 5416              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 5417              		.align	1
 5418              		.weak	HAL_RCCEx_CRS_ErrorCallback
 5419              		.syntax unified
 5420              		.thumb
 5421              		.thumb_func
 5422              		.fpu fpv5-d16
 5424              	HAL_RCCEx_CRS_ErrorCallback:
 5425              	.LFB156:
2618:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2619:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2620:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
2621:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
2622:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
2623:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
2624:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
2625:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
2626:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
2627:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2628:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
2629:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5426              		.loc 1 2629 1
 5427              		.cfi_startproc
 5428              		@ args = 0, pretend = 0, frame = 8
 5429              		@ frame_needed = 1, uses_anonymous_args = 0
 5430              		@ link register save eliminated.
 5431 0000 80B4     		push	{r7}
 5432              		.cfi_def_cfa_offset 4
 5433              		.cfi_offset 7, -4
 5434 0002 83B0     		sub	sp, sp, #12
 5435              		.cfi_def_cfa_offset 16
 5436 0004 00AF     		add	r7, sp, #0
 5437              		.cfi_def_cfa_register 7
 5438 0006 7860     		str	r0, [r7, #4]
2630:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
2631:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   UNUSED(Error);
2632:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2633:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2634:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
2635:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
2636:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5439              		.loc 1 2636 1
 5440 0008 00BF     		nop
 5441 000a 0C37     		adds	r7, r7, #12
 5442              		.cfi_def_cfa_offset 4
 5443 000c BD46     		mov	sp, r7
 5444              		.cfi_def_cfa_register 13
 5445              		@ sp needed
 5446 000e 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/cctM9lCy.s 			page 144


 5447              		.cfi_restore 7
 5448              		.cfi_def_cfa_offset 0
 5449 0012 7047     		bx	lr
 5450              		.cfi_endproc
 5451              	.LFE156:
 5453              		.section	.text.RCCEx_PLL2_Config,"ax",%progbits
 5454              		.align	1
 5455              		.syntax unified
 5456              		.thumb
 5457              		.thumb_func
 5458              		.fpu fpv5-d16
 5460              	RCCEx_PLL2_Config:
 5461              	.LFB157:
2637:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2638:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2639:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2640:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
2641:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2642:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2643:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2644:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
2645:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2646:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2647:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_functions Private Functions
2648:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
2649:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
2650:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2651:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2652:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2653:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2654:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL2 VCI,VCO ranges, multiplication and division factors and enable it
2655:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll2: Pointer to an RCC_PLL2InitTypeDef structure that
2656:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
2657:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2658:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL2 is temporary disable to apply new parameters
2659:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2660:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
2661:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2662:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
2663:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5462              		.loc 1 2663 1
 5463              		.cfi_startproc
 5464              		@ args = 0, pretend = 0, frame = 16
 5465              		@ frame_needed = 1, uses_anonymous_args = 0
 5466 0000 80B5     		push	{r7, lr}
 5467              		.cfi_def_cfa_offset 8
 5468              		.cfi_offset 7, -8
 5469              		.cfi_offset 14, -4
 5470 0002 84B0     		sub	sp, sp, #16
 5471              		.cfi_def_cfa_offset 24
 5472 0004 00AF     		add	r7, sp, #0
 5473              		.cfi_def_cfa_register 7
 5474 0006 7860     		str	r0, [r7, #4]
 5475 0008 3960     		str	r1, [r7]
2664:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2665:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
2666:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
ARM GAS  /tmp/cctM9lCy.s 			page 145


 5476              		.loc 1 2666 21
 5477 000a 0023     		movs	r3, #0
 5478 000c FB73     		strb	r3, [r7, #15]
2667:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
2668:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
2669:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
2670:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
2671:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
2672:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
2673:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
2674:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
2675:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2676:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL2 OSC clock source is already set */
2677:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 5479              		.loc 1 2677 6
 5480 000e 534B     		ldr	r3, .L487
 5481 0010 9B6A     		ldr	r3, [r3, #40]
 5482 0012 03F00303 		and	r3, r3, #3
 5483              		.loc 1 2677 5
 5484 0016 032B     		cmp	r3, #3
 5485 0018 01D1     		bne	.L478
2678:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2679:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 5486              		.loc 1 2679 12
 5487 001a 0123     		movs	r3, #1
 5488 001c 99E0     		b	.L479
 5489              	.L478:
2680:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2681:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2682:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2683:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2684:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2685:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL2. */
2686:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_DISABLE();
 5490              		.loc 1 2686 5
 5491 001e 4F4B     		ldr	r3, .L487
 5492 0020 1B68     		ldr	r3, [r3]
 5493 0022 4E4A     		ldr	r2, .L487
 5494 0024 23F08063 		bic	r3, r3, #67108864
 5495 0028 1360     		str	r3, [r2]
2687:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2688:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2689:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5496              		.loc 1 2689 17
 5497 002a FFF7FEFF 		bl	HAL_GetTick
 5498 002e B860     		str	r0, [r7, #8]
2690:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2691:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL is ready */
2692:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 5499              		.loc 1 2692 10
 5500 0030 08E0     		b	.L480
 5501              	.L481:
2693:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2694:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 5502              		.loc 1 2694 12
 5503 0032 FFF7FEFF 		bl	HAL_GetTick
 5504 0036 0246     		mov	r2, r0
ARM GAS  /tmp/cctM9lCy.s 			page 146


 5505              		.loc 1 2694 26
 5506 0038 BB68     		ldr	r3, [r7, #8]
 5507 003a D31A     		subs	r3, r2, r3
 5508              		.loc 1 2694 9
 5509 003c 022B     		cmp	r3, #2
 5510 003e 01D9     		bls	.L480
2695:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2696:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 5511              		.loc 1 2696 16
 5512 0040 0323     		movs	r3, #3
 5513 0042 86E0     		b	.L479
 5514              	.L480:
2692:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 5515              		.loc 1 2692 11
 5516 0044 454B     		ldr	r3, .L487
 5517 0046 1B68     		ldr	r3, [r3]
 5518 0048 03F00063 		and	r3, r3, #134217728
2692:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 5519              		.loc 1 2692 10
 5520 004c 002B     		cmp	r3, #0
 5521 004e F0D1     		bne	.L481
2697:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2698:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2699:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2700:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure PLL2 multiplication and division factors. */
2701:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 5522              		.loc 1 2701 5
 5523 0050 424B     		ldr	r3, .L487
 5524 0052 9B6A     		ldr	r3, [r3, #40]
 5525 0054 23F47C32 		bic	r2, r3, #258048
 5526 0058 7B68     		ldr	r3, [r7, #4]
 5527 005a 1B68     		ldr	r3, [r3]
 5528 005c 1B03     		lsls	r3, r3, #12
 5529 005e 3F49     		ldr	r1, .L487
 5530 0060 1343     		orrs	r3, r3, r2
 5531 0062 8B62     		str	r3, [r1, #40]
 5532 0064 7B68     		ldr	r3, [r7, #4]
 5533 0066 5B68     		ldr	r3, [r3, #4]
 5534 0068 013B     		subs	r3, r3, #1
 5535 006a C3F30802 		ubfx	r2, r3, #0, #9
 5536 006e 7B68     		ldr	r3, [r7, #4]
 5537 0070 9B68     		ldr	r3, [r3, #8]
 5538 0072 013B     		subs	r3, r3, #1
 5539 0074 5B02     		lsls	r3, r3, #9
 5540 0076 9BB2     		uxth	r3, r3
 5541 0078 1A43     		orrs	r2, r2, r3
 5542 007a 7B68     		ldr	r3, [r7, #4]
 5543 007c DB68     		ldr	r3, [r3, #12]
 5544 007e 013B     		subs	r3, r3, #1
 5545 0080 1B04     		lsls	r3, r3, #16
 5546 0082 03F4FE03 		and	r3, r3, #8323072
 5547 0086 1A43     		orrs	r2, r2, r3
 5548 0088 7B68     		ldr	r3, [r7, #4]
 5549 008a 1B69     		ldr	r3, [r3, #16]
 5550 008c 013B     		subs	r3, r3, #1
 5551 008e 1B06     		lsls	r3, r3, #24
 5552 0090 03F0FE43 		and	r3, r3, #2130706432
ARM GAS  /tmp/cctM9lCy.s 			page 147


 5553 0094 3149     		ldr	r1, .L487
 5554 0096 1343     		orrs	r3, r3, r2
 5555 0098 8B63     		str	r3, [r1, #56]
2702:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2N,
2703:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2P,
2704:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2Q,
2705:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2R);
2706:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2707:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 input reference frequency range: VCI */
2708:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 5556              		.loc 1 2708 5
 5557 009a 304B     		ldr	r3, .L487
 5558 009c DB6A     		ldr	r3, [r3, #44]
 5559 009e 23F0C002 		bic	r2, r3, #192
 5560 00a2 7B68     		ldr	r3, [r7, #4]
 5561 00a4 5B69     		ldr	r3, [r3, #20]
 5562 00a6 2D49     		ldr	r1, .L487
 5563 00a8 1343     		orrs	r3, r3, r2
 5564 00aa CB62     		str	r3, [r1, #44]
2709:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2710:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 output frequency range : VCO */
2711:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 5565              		.loc 1 2711 5
 5566 00ac 2B4B     		ldr	r3, .L487
 5567 00ae DB6A     		ldr	r3, [r3, #44]
 5568 00b0 23F02002 		bic	r2, r3, #32
 5569 00b4 7B68     		ldr	r3, [r7, #4]
 5570 00b6 9B69     		ldr	r3, [r3, #24]
 5571 00b8 2849     		ldr	r1, .L487
 5572 00ba 1343     		orrs	r3, r3, r2
 5573 00bc CB62     		str	r3, [r1, #44]
2712:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2713:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL2FRACN . */
2714:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_DISABLE();
 5574              		.loc 1 2714 5
 5575 00be 274B     		ldr	r3, .L487
 5576 00c0 DB6A     		ldr	r3, [r3, #44]
 5577 00c2 264A     		ldr	r2, .L487
 5578 00c4 23F01003 		bic	r3, r3, #16
 5579 00c8 D362     		str	r3, [r2, #44]
2715:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2716:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
2717:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 5580              		.loc 1 2717 5
 5581 00ca 244B     		ldr	r3, .L487
 5582 00cc DA6B     		ldr	r2, [r3, #60]
 5583 00ce 244B     		ldr	r3, .L487+4
 5584 00d0 1340     		ands	r3, r3, r2
 5585 00d2 7A68     		ldr	r2, [r7, #4]
 5586 00d4 D269     		ldr	r2, [r2, #28]
 5587 00d6 D200     		lsls	r2, r2, #3
 5588 00d8 2049     		ldr	r1, .L487
 5589 00da 1343     		orrs	r3, r3, r2
 5590 00dc CB63     		str	r3, [r1, #60]
2718:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2719:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL2FRACN . */
2720:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_ENABLE();
ARM GAS  /tmp/cctM9lCy.s 			page 148


 5591              		.loc 1 2720 5
 5592 00de 1F4B     		ldr	r3, .L487
 5593 00e0 DB6A     		ldr	r3, [r3, #44]
 5594 00e2 1E4A     		ldr	r2, .L487
 5595 00e4 43F01003 		orr	r3, r3, #16
 5596 00e8 D362     		str	r3, [r2, #44]
2721:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2722:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL2 clock output */
2723:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 5597              		.loc 1 2723 7
 5598 00ea 3B68     		ldr	r3, [r7]
 5599 00ec 002B     		cmp	r3, #0
 5600 00ee 06D1     		bne	.L482
2724:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2725:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 5601              		.loc 1 2725 7
 5602 00f0 1A4B     		ldr	r3, .L487
 5603 00f2 DB6A     		ldr	r3, [r3, #44]
 5604 00f4 194A     		ldr	r2, .L487
 5605 00f6 43F40023 		orr	r3, r3, #524288
 5606 00fa D362     		str	r3, [r2, #44]
 5607 00fc 0FE0     		b	.L483
 5608              	.L482:
2726:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2727:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
 5609              		.loc 1 2727 12
 5610 00fe 3B68     		ldr	r3, [r7]
 5611 0100 012B     		cmp	r3, #1
 5612 0102 06D1     		bne	.L484
2728:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2729:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 5613              		.loc 1 2729 7
 5614 0104 154B     		ldr	r3, .L487
 5615 0106 DB6A     		ldr	r3, [r3, #44]
 5616 0108 144A     		ldr	r2, .L487
 5617 010a 43F48013 		orr	r3, r3, #1048576
 5618 010e D362     		str	r3, [r2, #44]
 5619 0110 05E0     		b	.L483
 5620              	.L484:
2730:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2731:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
2732:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2733:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 5621              		.loc 1 2733 7
 5622 0112 124B     		ldr	r3, .L487
 5623 0114 DB6A     		ldr	r3, [r3, #44]
 5624 0116 114A     		ldr	r2, .L487
 5625 0118 43F40013 		orr	r3, r3, #2097152
 5626 011c D362     		str	r3, [r2, #44]
 5627              	.L483:
2734:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2735:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2736:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL2. */
2737:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_ENABLE();
 5628              		.loc 1 2737 5
 5629 011e 0F4B     		ldr	r3, .L487
 5630 0120 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cctM9lCy.s 			page 149


 5631 0122 0E4A     		ldr	r2, .L487
 5632 0124 43F08063 		orr	r3, r3, #67108864
 5633 0128 1360     		str	r3, [r2]
2738:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2739:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2740:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5634              		.loc 1 2740 17
 5635 012a FFF7FEFF 		bl	HAL_GetTick
 5636 012e B860     		str	r0, [r7, #8]
2741:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2742:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL2 is ready */
2743:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 5637              		.loc 1 2743 10
 5638 0130 08E0     		b	.L485
 5639              	.L486:
2744:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2745:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 5640              		.loc 1 2745 12
 5641 0132 FFF7FEFF 		bl	HAL_GetTick
 5642 0136 0246     		mov	r2, r0
 5643              		.loc 1 2745 26
 5644 0138 BB68     		ldr	r3, [r7, #8]
 5645 013a D31A     		subs	r3, r2, r3
 5646              		.loc 1 2745 9
 5647 013c 022B     		cmp	r3, #2
 5648 013e 01D9     		bls	.L485
2746:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2747:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 5649              		.loc 1 2747 16
 5650 0140 0323     		movs	r3, #3
 5651 0142 06E0     		b	.L479
 5652              	.L485:
2743:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 5653              		.loc 1 2743 11
 5654 0144 054B     		ldr	r3, .L487
 5655 0146 1B68     		ldr	r3, [r3]
 5656 0148 03F00063 		and	r3, r3, #134217728
2743:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 5657              		.loc 1 2743 10
 5658 014c 002B     		cmp	r3, #0
 5659 014e F0D0     		beq	.L486
2748:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2749:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2750:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2751:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2752:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2753:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2754:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 5660              		.loc 1 2754 10
 5661 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5662              	.L479:
2755:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5663              		.loc 1 2755 1
 5664 0152 1846     		mov	r0, r3
 5665 0154 1037     		adds	r7, r7, #16
 5666              		.cfi_def_cfa_offset 8
 5667 0156 BD46     		mov	sp, r7
ARM GAS  /tmp/cctM9lCy.s 			page 150


 5668              		.cfi_def_cfa_register 13
 5669              		@ sp needed
 5670 0158 80BD     		pop	{r7, pc}
 5671              	.L488:
 5672 015a 00BF     		.align	2
 5673              	.L487:
 5674 015c 00440258 		.word	1476543488
 5675 0160 0700FFFF 		.word	-65529
 5676              		.cfi_endproc
 5677              	.LFE157:
 5679              		.section	.text.RCCEx_PLL3_Config,"ax",%progbits
 5680              		.align	1
 5681              		.syntax unified
 5682              		.thumb
 5683              		.thumb_func
 5684              		.fpu fpv5-d16
 5686              	RCCEx_PLL3_Config:
 5687              	.LFB158:
2756:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2757:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2758:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2759:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL3 VCI,VCO ranges, multiplication and division factors and enable it
2760:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll3: Pointer to an RCC_PLL3InitTypeDef structure that
2761:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
2762:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2763:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL3 is temporary disable to apply new parameters
2764:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2765:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
2766:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2767:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
2768:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5688              		.loc 1 2768 1
 5689              		.cfi_startproc
 5690              		@ args = 0, pretend = 0, frame = 16
 5691              		@ frame_needed = 1, uses_anonymous_args = 0
 5692 0000 80B5     		push	{r7, lr}
 5693              		.cfi_def_cfa_offset 8
 5694              		.cfi_offset 7, -8
 5695              		.cfi_offset 14, -4
 5696 0002 84B0     		sub	sp, sp, #16
 5697              		.cfi_def_cfa_offset 24
 5698 0004 00AF     		add	r7, sp, #0
 5699              		.cfi_def_cfa_register 7
 5700 0006 7860     		str	r0, [r7, #4]
 5701 0008 3960     		str	r1, [r7]
2769:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
2770:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 5702              		.loc 1 2770 21
 5703 000a 0023     		movs	r3, #0
 5704 000c FB73     		strb	r3, [r7, #15]
2771:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
2772:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
2773:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
2774:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
2775:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
2776:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
2777:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
ARM GAS  /tmp/cctM9lCy.s 			page 151


2778:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
2779:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2780:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL3 OSC clock source is already set */
2781:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 5705              		.loc 1 2781 6
 5706 000e 534B     		ldr	r3, .L499
 5707 0010 9B6A     		ldr	r3, [r3, #40]
 5708 0012 03F00303 		and	r3, r3, #3
 5709              		.loc 1 2781 5
 5710 0016 032B     		cmp	r3, #3
 5711 0018 01D1     		bne	.L490
2782:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2783:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 5712              		.loc 1 2783 12
 5713 001a 0123     		movs	r3, #1
 5714 001c 99E0     		b	.L491
 5715              	.L490:
2784:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2785:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2786:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2787:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2788:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2789:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL3. */
2790:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_DISABLE();
 5716              		.loc 1 2790 5
 5717 001e 4F4B     		ldr	r3, .L499
 5718 0020 1B68     		ldr	r3, [r3]
 5719 0022 4E4A     		ldr	r2, .L499
 5720 0024 23F08053 		bic	r3, r3, #268435456
 5721 0028 1360     		str	r3, [r2]
2791:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2792:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2793:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5722              		.loc 1 2793 17
 5723 002a FFF7FEFF 		bl	HAL_GetTick
 5724 002e B860     		str	r0, [r7, #8]
2794:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
2795:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 5725              		.loc 1 2795 10
 5726 0030 08E0     		b	.L492
 5727              	.L493:
2796:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2797:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 5728              		.loc 1 2797 12
 5729 0032 FFF7FEFF 		bl	HAL_GetTick
 5730 0036 0246     		mov	r2, r0
 5731              		.loc 1 2797 26
 5732 0038 BB68     		ldr	r3, [r7, #8]
 5733 003a D31A     		subs	r3, r2, r3
 5734              		.loc 1 2797 9
 5735 003c 022B     		cmp	r3, #2
 5736 003e 01D9     		bls	.L492
2798:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2799:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 5737              		.loc 1 2799 16
 5738 0040 0323     		movs	r3, #3
 5739 0042 86E0     		b	.L491
ARM GAS  /tmp/cctM9lCy.s 			page 152


 5740              	.L492:
2795:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 5741              		.loc 1 2795 11
 5742 0044 454B     		ldr	r3, .L499
 5743 0046 1B68     		ldr	r3, [r3]
 5744 0048 03F00053 		and	r3, r3, #536870912
2795:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 5745              		.loc 1 2795 10
 5746 004c 002B     		cmp	r3, #0
 5747 004e F0D1     		bne	.L493
2800:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2801:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2802:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2803:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the PLL3  multiplication and division factors. */
2804:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 5748              		.loc 1 2804 5
 5749 0050 424B     		ldr	r3, .L499
 5750 0052 9B6A     		ldr	r3, [r3, #40]
 5751 0054 23F07C72 		bic	r2, r3, #66060288
 5752 0058 7B68     		ldr	r3, [r7, #4]
 5753 005a 1B68     		ldr	r3, [r3]
 5754 005c 1B05     		lsls	r3, r3, #20
 5755 005e 3F49     		ldr	r1, .L499
 5756 0060 1343     		orrs	r3, r3, r2
 5757 0062 8B62     		str	r3, [r1, #40]
 5758 0064 7B68     		ldr	r3, [r7, #4]
 5759 0066 5B68     		ldr	r3, [r3, #4]
 5760 0068 013B     		subs	r3, r3, #1
 5761 006a C3F30802 		ubfx	r2, r3, #0, #9
 5762 006e 7B68     		ldr	r3, [r7, #4]
 5763 0070 9B68     		ldr	r3, [r3, #8]
 5764 0072 013B     		subs	r3, r3, #1
 5765 0074 5B02     		lsls	r3, r3, #9
 5766 0076 9BB2     		uxth	r3, r3
 5767 0078 1A43     		orrs	r2, r2, r3
 5768 007a 7B68     		ldr	r3, [r7, #4]
 5769 007c DB68     		ldr	r3, [r3, #12]
 5770 007e 013B     		subs	r3, r3, #1
 5771 0080 1B04     		lsls	r3, r3, #16
 5772 0082 03F4FE03 		and	r3, r3, #8323072
 5773 0086 1A43     		orrs	r2, r2, r3
 5774 0088 7B68     		ldr	r3, [r7, #4]
 5775 008a 1B69     		ldr	r3, [r3, #16]
 5776 008c 013B     		subs	r3, r3, #1
 5777 008e 1B06     		lsls	r3, r3, #24
 5778 0090 03F0FE43 		and	r3, r3, #2130706432
 5779 0094 3149     		ldr	r1, .L499
 5780 0096 1343     		orrs	r3, r3, r2
 5781 0098 0B64     		str	r3, [r1, #64]
2805:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3N,
2806:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3P,
2807:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3Q,
2808:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3R);
2809:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2810:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 input reference frequency range: VCI */
2811:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 5782              		.loc 1 2811 5
ARM GAS  /tmp/cctM9lCy.s 			page 153


 5783 009a 304B     		ldr	r3, .L499
 5784 009c DB6A     		ldr	r3, [r3, #44]
 5785 009e 23F44062 		bic	r2, r3, #3072
 5786 00a2 7B68     		ldr	r3, [r7, #4]
 5787 00a4 5B69     		ldr	r3, [r3, #20]
 5788 00a6 2D49     		ldr	r1, .L499
 5789 00a8 1343     		orrs	r3, r3, r2
 5790 00aa CB62     		str	r3, [r1, #44]
2812:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2813:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 output frequency range : VCO */
2814:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 5791              		.loc 1 2814 5
 5792 00ac 2B4B     		ldr	r3, .L499
 5793 00ae DB6A     		ldr	r3, [r3, #44]
 5794 00b0 23F40072 		bic	r2, r3, #512
 5795 00b4 7B68     		ldr	r3, [r7, #4]
 5796 00b6 9B69     		ldr	r3, [r3, #24]
 5797 00b8 2849     		ldr	r1, .L499
 5798 00ba 1343     		orrs	r3, r3, r2
 5799 00bc CB62     		str	r3, [r1, #44]
2815:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2816:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL3FRACN . */
2817:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_DISABLE();
 5800              		.loc 1 2817 5
 5801 00be 274B     		ldr	r3, .L499
 5802 00c0 DB6A     		ldr	r3, [r3, #44]
 5803 00c2 264A     		ldr	r2, .L499
 5804 00c4 23F48073 		bic	r3, r3, #256
 5805 00c8 D362     		str	r3, [r2, #44]
2818:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2819:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
2820:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 5806              		.loc 1 2820 5
 5807 00ca 244B     		ldr	r3, .L499
 5808 00cc 5A6C     		ldr	r2, [r3, #68]
 5809 00ce 244B     		ldr	r3, .L499+4
 5810 00d0 1340     		ands	r3, r3, r2
 5811 00d2 7A68     		ldr	r2, [r7, #4]
 5812 00d4 D269     		ldr	r2, [r2, #28]
 5813 00d6 D200     		lsls	r2, r2, #3
 5814 00d8 2049     		ldr	r1, .L499
 5815 00da 1343     		orrs	r3, r3, r2
 5816 00dc 4B64     		str	r3, [r1, #68]
2821:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2822:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL3FRACN . */
2823:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_ENABLE();
 5817              		.loc 1 2823 5
 5818 00de 1F4B     		ldr	r3, .L499
 5819 00e0 DB6A     		ldr	r3, [r3, #44]
 5820 00e2 1E4A     		ldr	r2, .L499
 5821 00e4 43F48073 		orr	r3, r3, #256
 5822 00e8 D362     		str	r3, [r2, #44]
2824:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2825:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL3 clock output */
2826:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 5823              		.loc 1 2826 7
 5824 00ea 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/cctM9lCy.s 			page 154


 5825 00ec 002B     		cmp	r3, #0
 5826 00ee 06D1     		bne	.L494
2827:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2828:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 5827              		.loc 1 2828 7
 5828 00f0 1A4B     		ldr	r3, .L499
 5829 00f2 DB6A     		ldr	r3, [r3, #44]
 5830 00f4 194A     		ldr	r2, .L499
 5831 00f6 43F48003 		orr	r3, r3, #4194304
 5832 00fa D362     		str	r3, [r2, #44]
 5833 00fc 0FE0     		b	.L495
 5834              	.L494:
2829:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2830:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
 5835              		.loc 1 2830 12
 5836 00fe 3B68     		ldr	r3, [r7]
 5837 0100 012B     		cmp	r3, #1
 5838 0102 06D1     		bne	.L496
2831:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2832:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 5839              		.loc 1 2832 7
 5840 0104 154B     		ldr	r3, .L499
 5841 0106 DB6A     		ldr	r3, [r3, #44]
 5842 0108 144A     		ldr	r2, .L499
 5843 010a 43F40003 		orr	r3, r3, #8388608
 5844 010e D362     		str	r3, [r2, #44]
 5845 0110 05E0     		b	.L495
 5846              	.L496:
2833:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2834:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
2835:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2836:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 5847              		.loc 1 2836 7
 5848 0112 124B     		ldr	r3, .L499
 5849 0114 DB6A     		ldr	r3, [r3, #44]
 5850 0116 114A     		ldr	r2, .L499
 5851 0118 43F08073 		orr	r3, r3, #16777216
 5852 011c D362     		str	r3, [r2, #44]
 5853              	.L495:
2837:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2838:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2839:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL3. */
2840:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_ENABLE();
 5854              		.loc 1 2840 5
 5855 011e 0F4B     		ldr	r3, .L499
 5856 0120 1B68     		ldr	r3, [r3]
 5857 0122 0E4A     		ldr	r2, .L499
 5858 0124 43F08053 		orr	r3, r3, #268435456
 5859 0128 1360     		str	r3, [r2]
2841:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2842:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2843:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5860              		.loc 1 2843 17
 5861 012a FFF7FEFF 		bl	HAL_GetTick
 5862 012e B860     		str	r0, [r7, #8]
2844:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2845:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
ARM GAS  /tmp/cctM9lCy.s 			page 155


2846:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 5863              		.loc 1 2846 10
 5864 0130 08E0     		b	.L497
 5865              	.L498:
2847:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2848:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 5866              		.loc 1 2848 12
 5867 0132 FFF7FEFF 		bl	HAL_GetTick
 5868 0136 0246     		mov	r2, r0
 5869              		.loc 1 2848 26
 5870 0138 BB68     		ldr	r3, [r7, #8]
 5871 013a D31A     		subs	r3, r2, r3
 5872              		.loc 1 2848 9
 5873 013c 022B     		cmp	r3, #2
 5874 013e 01D9     		bls	.L497
2849:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2850:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 5875              		.loc 1 2850 16
 5876 0140 0323     		movs	r3, #3
 5877 0142 06E0     		b	.L491
 5878              	.L497:
2846:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 5879              		.loc 1 2846 11
 5880 0144 054B     		ldr	r3, .L499
 5881 0146 1B68     		ldr	r3, [r3]
 5882 0148 03F00053 		and	r3, r3, #536870912
2846:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 5883              		.loc 1 2846 10
 5884 014c 002B     		cmp	r3, #0
 5885 014e F0D0     		beq	.L498
2851:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2852:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2853:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2854:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2855:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2856:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2857:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 5886              		.loc 1 2857 10
 5887 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5888              	.L491:
2858:./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5889              		.loc 1 2858 1
 5890 0152 1846     		mov	r0, r3
 5891 0154 1037     		adds	r7, r7, #16
 5892              		.cfi_def_cfa_offset 8
 5893 0156 BD46     		mov	sp, r7
 5894              		.cfi_def_cfa_register 13
 5895              		@ sp needed
 5896 0158 80BD     		pop	{r7, pc}
 5897              	.L500:
 5898 015a 00BF     		.align	2
 5899              	.L499:
 5900 015c 00440258 		.word	1476543488
 5901 0160 0700FFFF 		.word	-65529
 5902              		.cfi_endproc
 5903              	.LFE158:
 5905              		.text
ARM GAS  /tmp/cctM9lCy.s 			page 156


 5906              	.Letext0:
 5907              		.file 2 "/mnt/d/GNU Tools ARM Embedded/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/ma
 5908              		.file 3 "/mnt/d/GNU Tools ARM Embedded/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sy
 5909              		.file 4 "./Drivers/CMSIS/Include/core_cm7.h"
 5910              		.file 5 "./Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 5911              		.file 6 "./Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 5912              		.file 7 "/mnt/d/GNU Tools ARM Embedded/gcc-arm-none-eabi-8-2019-q3-update/lib/gcc/arm-none-eabi/8.
 5913              		.file 8 "/mnt/d/GNU Tools ARM Embedded/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sy
 5914              		.file 9 "/mnt/d/GNU Tools ARM Embedded/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sy
 5915              		.file 10 "/mnt/d/GNU Tools ARM Embedded/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/s
 5916              		.file 11 "/mnt/d/GNU Tools ARM Embedded/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/m
 5917              		.file 12 "./Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 5918              		.file 13 "./Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 5919              		.file 14 "./Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
ARM GAS  /tmp/cctM9lCy.s 			page 157


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_rcc_ex.c
     /tmp/cctM9lCy.s:17     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/cctM9lCy.s:25     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/cctM9lCy.s:5460   .text.RCCEx_PLL2_Config:0000000000000000 RCCEx_PLL2_Config
     /tmp/cctM9lCy.s:5686   .text.RCCEx_PLL3_Config:0000000000000000 RCCEx_PLL3_Config
     /tmp/cctM9lCy.s:150    .text.HAL_RCCEx_PeriphCLKConfig:00000000000000b4 $d
     /tmp/cctM9lCy.s:155    .text.HAL_RCCEx_PeriphCLKConfig:00000000000000c8 $t
     /tmp/cctM9lCy.s:517    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000300 $d
     /tmp/cctM9lCy.s:520    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000304 $t
     /tmp/cctM9lCy.s:932    .text.HAL_RCCEx_PeriphCLKConfig:000000000000058c $d
     /tmp/cctM9lCy.s:936    .text.HAL_RCCEx_PeriphCLKConfig:000000000000059c $t
     /tmp/cctM9lCy.s:966    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005c4 $d
     /tmp/cctM9lCy.s:969    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005c8 $t
     /tmp/cctM9lCy.s:1179   .text.HAL_RCCEx_PeriphCLKConfig:000000000000071c $d
     /tmp/cctM9lCy.s:1220   .text.HAL_RCCEx_PeriphCLKConfig:00000000000007c0 $t
     /tmp/cctM9lCy.s:1290   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000824 $d
     /tmp/cctM9lCy.s:1296   .text.HAL_RCCEx_PeriphCLKConfig:000000000000083c $t
     /tmp/cctM9lCy.s:1366   .text.HAL_RCCEx_PeriphCLKConfig:00000000000008a4 $d
     /tmp/cctM9lCy.s:1376   .text.HAL_RCCEx_PeriphCLKConfig:00000000000008bc $d
     /tmp/cctM9lCy.s:1381   .text.HAL_RCCEx_PeriphCLKConfig:00000000000008c8 $t
     /tmp/cctM9lCy.s:1850   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000bc8 $d
     /tmp/cctM9lCy.s:1853   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000bcc $t
     /tmp/cctM9lCy.s:2192   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000ddc $d
     /tmp/cctM9lCy.s:2197   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/cctM9lCy.s:2204   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/cctM9lCy.s:2599   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000284 $d
     /tmp/cctM9lCy.s:2604   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/cctM9lCy.s:2611   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/cctM9lCy.s:2644   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000028 $d
     /tmp/cctM9lCy.s:2649   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000003c $t
     /tmp/cctM9lCy.s:4120   .text.HAL_RCCEx_GetPLL1ClockFreq:0000000000000000 HAL_RCCEx_GetPLL1ClockFreq
     /tmp/cctM9lCy.s:3432   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000000 HAL_RCCEx_GetPLL2ClockFreq
     /tmp/cctM9lCy.s:3776   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000000 HAL_RCCEx_GetPLL3ClockFreq
     /tmp/cctM9lCy.s:3037   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000294 $d
     /tmp/cctM9lCy.s:3044   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002a8 $t
     /tmp/cctM9lCy.s:3322   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000440 $d
     /tmp/cctM9lCy.s:3331   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000000 $t
     /tmp/cctM9lCy.s:3338   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000000 HAL_RCCEx_GetD1PCLK1Freq
     /tmp/cctM9lCy.s:3372   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000024 $d
     /tmp/cctM9lCy.s:3378   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000000 $t
     /tmp/cctM9lCy.s:3385   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000000 HAL_RCCEx_GetD3PCLK1Freq
     /tmp/cctM9lCy.s:3419   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000024 $d
     /tmp/cctM9lCy.s:3425   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000000 $t
     /tmp/cctM9lCy.s:3759   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000284 $d
     /tmp/cctM9lCy.s:3769   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000000 $t
     /tmp/cctM9lCy.s:4103   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000284 $d
     /tmp/cctM9lCy.s:4113   .text.HAL_RCCEx_GetPLL1ClockFreq:0000000000000000 $t
     /tmp/cctM9lCy.s:4447   .text.HAL_RCCEx_GetPLL1ClockFreq:0000000000000284 $d
     /tmp/cctM9lCy.s:4457   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000000 $t
     /tmp/cctM9lCy.s:4464   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000000 HAL_RCCEx_GetD1SysClockFreq
     /tmp/cctM9lCy.s:4504   .text.HAL_RCCEx_GetD1SysClockFreq:000000000000002c $d
     /tmp/cctM9lCy.s:4511   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/cctM9lCy.s:4518   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/cctM9lCy.s:4548   .text.HAL_RCCEx_EnableLSECSS:000000000000001c $d
     /tmp/cctM9lCy.s:4553   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/cctM9lCy.s:4560   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
ARM GAS  /tmp/cctM9lCy.s 			page 158


     /tmp/cctM9lCy.s:4596   .text.HAL_RCCEx_DisableLSECSS:0000000000000028 $d
     /tmp/cctM9lCy.s:4601   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
     /tmp/cctM9lCy.s:4608   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
     /tmp/cctM9lCy.s:4645   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000024 $d
     /tmp/cctM9lCy.s:4650   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000000 $t
     /tmp/cctM9lCy.s:4657   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_KerWakeUpStopCLKConfig
     /tmp/cctM9lCy.s:4694   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000024 $d
     /tmp/cctM9lCy.s:4699   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000000 $t
     /tmp/cctM9lCy.s:4706   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000000 HAL_RCCEx_WWDGxSysResetConfig
     /tmp/cctM9lCy.s:4742   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000024 $d
     /tmp/cctM9lCy.s:4747   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
     /tmp/cctM9lCy.s:4754   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
     /tmp/cctM9lCy.s:4867   .text.HAL_RCCEx_CRSConfig:00000000000000a4 $d
     /tmp/cctM9lCy.s:4873   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
     /tmp/cctM9lCy.s:4880   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
     /tmp/cctM9lCy.s:4910   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000001c $d
     /tmp/cctM9lCy.s:4915   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
     /tmp/cctM9lCy.s:4922   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
     /tmp/cctM9lCy.s:4985   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000044 $d
     /tmp/cctM9lCy.s:4990   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
     /tmp/cctM9lCy.s:4997   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
     /tmp/cctM9lCy.s:5151   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000e0 $d
     /tmp/cctM9lCy.s:5156   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
     /tmp/cctM9lCy.s:5163   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
     /tmp/cctM9lCy.s:5328   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
     /tmp/cctM9lCy.s:5360   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
     /tmp/cctM9lCy.s:5392   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
     /tmp/cctM9lCy.s:5424   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
     /tmp/cctM9lCy.s:5316   .text.HAL_RCCEx_CRS_IRQHandler:00000000000000d8 $d
     /tmp/cctM9lCy.s:5321   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
     /tmp/cctM9lCy.s:5353   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
     /tmp/cctM9lCy.s:5385   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
     /tmp/cctM9lCy.s:5417   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
     /tmp/cctM9lCy.s:5454   .text.RCCEx_PLL2_Config:0000000000000000 $t
     /tmp/cctM9lCy.s:5674   .text.RCCEx_PLL2_Config:000000000000015c $d
     /tmp/cctM9lCy.s:5680   .text.RCCEx_PLL3_Config:0000000000000000 $t
     /tmp/cctM9lCy.s:5900   .text.RCCEx_PLL3_Config:000000000000015c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetHCLKFreq
D1CorePrescTable
HAL_RCC_GetSysClockFreq
SystemCoreClock
HAL_GetREVID
