

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Tue Oct 21 00:22:11 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW1_outft  |     6720|     6720|       105|          -|          -|    64|        no|
        |- CopyW2_outft  |     2816|     2816|        88|          -|          -|    32|        no|
        |- IT_h0         |        ?|        ?|         ?|          -|          -|    16|        no|
        | + IT_w0        |        ?|        ?|         ?|          -|          -|    16|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 38 2 
2 --> 3 15 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 
15 --> 16 28 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 15 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 39 
41 --> 40 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln253 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [src/srcnn.cpp:253]   --->   Operation 42 'spectopmodule' 'spectopmodule_ln253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 65025, void @empty_18, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_in"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 5184, void @empty_6, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 2048, void @empty_7, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 800, void @empty_8, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w3"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 65025, void @empty_43, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_out"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_4, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_4, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_4, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_4, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_4, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_29, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_4, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_30, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_4, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_4, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_3, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %reload_weights"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %reload_weights, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_44, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %reload_weights, void @empty_4, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_1, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln302 = specmemcore void @_ssdm_op_SpecMemCore, i32 %inbuf, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:302]   --->   Operation 73 'specmemcore' 'specmemcore_ln302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln303 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:303]   --->   Operation 74 'specmemcore' 'specmemcore_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln323 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w1_loc, i64 666, i64 19, i64 18446744073709551615" [src/srcnn.cpp:323]   --->   Operation 75 'specmemcore' 'specmemcore_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln328 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:328]   --->   Operation 76 'specmemcore' 'specmemcore_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln328 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:328]   --->   Operation 77 'specmemcore' 'specmemcore_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln328 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:328]   --->   Operation 78 'specmemcore' 'specmemcore_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln328 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:328]   --->   Operation 79 'specmemcore' 'specmemcore_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln328 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:328]   --->   Operation 80 'specmemcore' 'specmemcore_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln328 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:328]   --->   Operation 81 'specmemcore' 'specmemcore_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln328 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:328]   --->   Operation 82 'specmemcore' 'specmemcore_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln328 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:328]   --->   Operation 83 'specmemcore' 'specmemcore_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln333 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:333]   --->   Operation 84 'specmemcore' 'specmemcore_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln333 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:333]   --->   Operation 85 'specmemcore' 'specmemcore_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln333 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:333]   --->   Operation 86 'specmemcore' 'specmemcore_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln333 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:333]   --->   Operation 87 'specmemcore' 'specmemcore_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln333 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:333]   --->   Operation 88 'specmemcore' 'specmemcore_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln333 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:333]   --->   Operation 89 'specmemcore' 'specmemcore_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln333 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:333]   --->   Operation 90 'specmemcore' 'specmemcore_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln333 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:333]   --->   Operation 91 'specmemcore' 'specmemcore_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specreset_ln349 = specreset void @_ssdm_op_SpecReset, i1 %weights_loaded, i64 1, void @empty_36" [src/srcnn.cpp:349]   --->   Operation 92 'specreset' 'specreset_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%reload_weights_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %reload_weights" [src/srcnn.cpp:254]   --->   Operation 93 'read' 'reload_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:254]   --->   Operation 94 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases" [src/srcnn.cpp:254]   --->   Operation 95 'read' 'conv3_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:254]   --->   Operation 96 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases" [src/srcnn.cpp:254]   --->   Operation 97 'read' 'conv2_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:254]   --->   Operation 98 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases" [src/srcnn.cpp:254]   --->   Operation 99 'read' 'conv1_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:254]   --->   Operation 100 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:254]   --->   Operation 101 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.01ns)   --->   "%icmp_ln351 = icmp_eq  i32 %reload_weights_read, i32 0" [src/srcnn.cpp:351]   --->   Operation 102 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln351 = br i1 %icmp_ln351, void %CopyW1_outft, void %lor.lhs.false" [src/srcnn.cpp:351]   --->   Operation 103 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%weights_loaded_load = load i1 %weights_loaded" [src/srcnn.cpp:351]   --->   Operation 104 'load' 'weights_loaded_load' <Predicate = (icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln351 = br i1 %weights_loaded_load, void %CopyW1_outft, void %if.end" [src/srcnn.cpp:351]   --->   Operation 105 'br' 'br_ln351' <Predicate = (icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 106 'alloca' 'phi_mul' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%c1 = alloca i32 1"   --->   Operation 107 'alloca' 'c1' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln362_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_weights_read, i32 2, i32 63" [src/srcnn.cpp:362]   --->   Operation 108 'partselect' 'trunc_ln362_1' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln362_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/srcnn.cpp:362]   --->   Operation 109 'partselect' 'trunc_ln362_2' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln362 = sext i62 %trunc_ln362_2" [src/srcnn.cpp:362]   --->   Operation 110 'sext' 'sext_ln362' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln362 = store i7 0, i7 %c1" [src/srcnn.cpp:362]   --->   Operation 111 'store' 'store_ln362' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln362 = store i13 0, i13 %phi_mul" [src/srcnn.cpp:362]   --->   Operation 112 'store' 'store_ln362' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln362 = br void %CopyW1_ky" [src/srcnn.cpp:362]   --->   Operation 113 'br' 'br_ln362' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [src/srcnn.cpp:362]   --->   Operation 114 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%c1_1 = load i7 %c1" [src/srcnn.cpp:362]   --->   Operation 115 'load' 'c1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.82ns)   --->   "%add_ln362_1 = add i13 %phi_mul_load, i13 81" [src/srcnn.cpp:362]   --->   Operation 116 'add' 'add_ln362_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.77ns)   --->   "%icmp_ln362 = icmp_eq  i7 %c1_1, i7 64" [src/srcnn.cpp:362]   --->   Operation 117 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.77ns)   --->   "%add_ln362 = add i7 %c1_1, i7 1" [src/srcnn.cpp:362]   --->   Operation 118 'add' 'add_ln362' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %CopyW1_ky.split, void %CopyW2_outft" [src/srcnn.cpp:362]   --->   Operation 119 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i7 %c1_1" [src/srcnn.cpp:362]   --->   Operation 120 'zext' 'zext_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.08ns)   --->   "%add_ln364 = add i63 %sext_ln362, i63 %zext_ln362" [src/srcnn.cpp:364]   --->   Operation 121 'add' 'add_ln364' <Predicate = (!icmp_ln362)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i63 %add_ln364" [src/srcnn.cpp:364]   --->   Operation 122 'sext' 'sext_ln364' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_w1_addr = getelementptr i32 %gmem_w1, i64 %sext_ln364" [src/srcnn.cpp:364]   --->   Operation 123 'getelementptr' 'gmem_w1_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%c2 = alloca i32 1"   --->   Operation 124 'alloca' 'c2' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/srcnn.cpp:377]   --->   Operation 125 'partselect' 'trunc_ln' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln377_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/srcnn.cpp:377]   --->   Operation 126 'partselect' 'trunc_ln377_1' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln377 = sext i62 %trunc_ln377_1" [src/srcnn.cpp:377]   --->   Operation 127 'sext' 'sext_ln377' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln377 = store i6 0, i6 %c2" [src/srcnn.cpp:377]   --->   Operation 128 'store' 'store_ln377' <Predicate = (icmp_ln362)> <Delay = 0.42>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln377 = br void %CopyW2_inft" [src/srcnn.cpp:377]   --->   Operation 129 'br' 'br_ln377' <Predicate = (icmp_ln362)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 130 [8/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:364]   --->   Operation 130 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 131 [7/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:364]   --->   Operation 131 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 132 [6/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:364]   --->   Operation 132 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 133 [5/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:364]   --->   Operation 133 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 134 [4/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:364]   --->   Operation 134 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 135 [3/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:364]   --->   Operation 135 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 136 [2/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:364]   --->   Operation 136 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 137 [1/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:364]   --->   Operation 137 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i7 %c1_1" [src/srcnn.cpp:371]   --->   Operation 138 'zext' 'zext_ln371' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %c1_1, i3 0" [src/srcnn.cpp:371]   --->   Operation 139 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln371_5 = zext i10 %tmp" [src/srcnn.cpp:371]   --->   Operation 140 'zext' 'zext_ln371_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.78ns)   --->   "%add_ln371_3 = add i11 %zext_ln371_5, i11 %zext_ln371" [src/srcnn.cpp:371]   --->   Operation 141 'add' 'add_ln371_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln362 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:362]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln362' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/srcnn.cpp:362]   --->   Operation 143 'specloopname' 'specloopname_ln362' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (7.30ns)   --->   "%gmem_w1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w1_addr" [src/srcnn.cpp:364]   --->   Operation 144 'read' 'gmem_w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln364 = bitcast i32 %gmem_w1_addr_read" [src/srcnn.cpp:364]   --->   Operation 145 'bitcast' 'bitcast_ln364' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln362 = trunc i7 %c1_1" [src/srcnn.cpp:362]   --->   Operation 146 'trunc' 'trunc_ln362' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.74ns)   --->   "%switch_ln364 = switch i6 %trunc_ln362, void %arrayidx2.case.63, i6 0, void %arrayidx2.case.0, i6 1, void %arrayidx2.case.1, i6 2, void %arrayidx2.case.2, i6 3, void %arrayidx2.case.3, i6 4, void %arrayidx2.case.4, i6 5, void %arrayidx2.case.5, i6 6, void %arrayidx2.case.6, i6 7, void %arrayidx2.case.7, i6 8, void %arrayidx2.case.8, i6 9, void %arrayidx2.case.9, i6 10, void %arrayidx2.case.10, i6 11, void %arrayidx2.case.11, i6 12, void %arrayidx2.case.12, i6 13, void %arrayidx2.case.13, i6 14, void %arrayidx2.case.14, i6 15, void %arrayidx2.case.15, i6 16, void %arrayidx2.case.16, i6 17, void %arrayidx2.case.17, i6 18, void %arrayidx2.case.18, i6 19, void %arrayidx2.case.19, i6 20, void %arrayidx2.case.20, i6 21, void %arrayidx2.case.21, i6 22, void %arrayidx2.case.22, i6 23, void %arrayidx2.case.23, i6 24, void %arrayidx2.case.24, i6 25, void %arrayidx2.case.25, i6 26, void %arrayidx2.case.26, i6 27, void %arrayidx2.case.27, i6 28, void %arrayidx2.case.28, i6 29, void %arrayidx2.case.29, i6 30, void %arrayidx2.case.30, i6 31, void %arrayidx2.case.31, i6 32, void %arrayidx2.case.32, i6 33, void %arrayidx2.case.33, i6 34, void %arrayidx2.case.34, i6 35, void %arrayidx2.case.35, i6 36, void %arrayidx2.case.36, i6 37, void %arrayidx2.case.37, i6 38, void %arrayidx2.case.38, i6 39, void %arrayidx2.case.39, i6 40, void %arrayidx2.case.40, i6 41, void %arrayidx2.case.41, i6 42, void %arrayidx2.case.42, i6 43, void %arrayidx2.case.43, i6 44, void %arrayidx2.case.44, i6 45, void %arrayidx2.case.45, i6 46, void %arrayidx2.case.46, i6 47, void %arrayidx2.case.47, i6 48, void %arrayidx2.case.48, i6 49, void %arrayidx2.case.49, i6 50, void %arrayidx2.case.50, i6 51, void %arrayidx2.case.51, i6 52, void %arrayidx2.case.52, i6 53, void %arrayidx2.case.53, i6 54, void %arrayidx2.case.54, i6 55, void %arrayidx2.case.55, i6 56, void %arrayidx2.case.56, i6 57, void %arrayidx2.case.57, i6 58, void %arrayidx2.case.58, i6 59, void %arrayidx2.case.59, i6 60, void %arrayidx2.case.60, i6 61, void %arrayidx2.case.61, i6 62, void %arrayidx2.case.62" [src/srcnn.cpp:364]   --->   Operation 147 'switch' 'switch_ln364' <Predicate = true> <Delay = 0.74>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62" [src/srcnn.cpp:364]   --->   Operation 148 'store' 'store_ln364' <Predicate = (trunc_ln362 == 62)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 149 'br' 'br_ln364' <Predicate = (trunc_ln362 == 62)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61" [src/srcnn.cpp:364]   --->   Operation 150 'store' 'store_ln364' <Predicate = (trunc_ln362 == 61)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 151 'br' 'br_ln364' <Predicate = (trunc_ln362 == 61)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60" [src/srcnn.cpp:364]   --->   Operation 152 'store' 'store_ln364' <Predicate = (trunc_ln362 == 60)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 153 'br' 'br_ln364' <Predicate = (trunc_ln362 == 60)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59" [src/srcnn.cpp:364]   --->   Operation 154 'store' 'store_ln364' <Predicate = (trunc_ln362 == 59)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 155 'br' 'br_ln364' <Predicate = (trunc_ln362 == 59)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58" [src/srcnn.cpp:364]   --->   Operation 156 'store' 'store_ln364' <Predicate = (trunc_ln362 == 58)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 157 'br' 'br_ln364' <Predicate = (trunc_ln362 == 58)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57" [src/srcnn.cpp:364]   --->   Operation 158 'store' 'store_ln364' <Predicate = (trunc_ln362 == 57)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 159 'br' 'br_ln364' <Predicate = (trunc_ln362 == 57)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56" [src/srcnn.cpp:364]   --->   Operation 160 'store' 'store_ln364' <Predicate = (trunc_ln362 == 56)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 161 'br' 'br_ln364' <Predicate = (trunc_ln362 == 56)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55" [src/srcnn.cpp:364]   --->   Operation 162 'store' 'store_ln364' <Predicate = (trunc_ln362 == 55)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 163 'br' 'br_ln364' <Predicate = (trunc_ln362 == 55)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54" [src/srcnn.cpp:364]   --->   Operation 164 'store' 'store_ln364' <Predicate = (trunc_ln362 == 54)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 165 'br' 'br_ln364' <Predicate = (trunc_ln362 == 54)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53" [src/srcnn.cpp:364]   --->   Operation 166 'store' 'store_ln364' <Predicate = (trunc_ln362 == 53)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 167 'br' 'br_ln364' <Predicate = (trunc_ln362 == 53)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52" [src/srcnn.cpp:364]   --->   Operation 168 'store' 'store_ln364' <Predicate = (trunc_ln362 == 52)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 169 'br' 'br_ln364' <Predicate = (trunc_ln362 == 52)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51" [src/srcnn.cpp:364]   --->   Operation 170 'store' 'store_ln364' <Predicate = (trunc_ln362 == 51)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 171 'br' 'br_ln364' <Predicate = (trunc_ln362 == 51)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50" [src/srcnn.cpp:364]   --->   Operation 172 'store' 'store_ln364' <Predicate = (trunc_ln362 == 50)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 173 'br' 'br_ln364' <Predicate = (trunc_ln362 == 50)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49" [src/srcnn.cpp:364]   --->   Operation 174 'store' 'store_ln364' <Predicate = (trunc_ln362 == 49)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 175 'br' 'br_ln364' <Predicate = (trunc_ln362 == 49)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48" [src/srcnn.cpp:364]   --->   Operation 176 'store' 'store_ln364' <Predicate = (trunc_ln362 == 48)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 177 'br' 'br_ln364' <Predicate = (trunc_ln362 == 48)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47" [src/srcnn.cpp:364]   --->   Operation 178 'store' 'store_ln364' <Predicate = (trunc_ln362 == 47)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 179 'br' 'br_ln364' <Predicate = (trunc_ln362 == 47)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46" [src/srcnn.cpp:364]   --->   Operation 180 'store' 'store_ln364' <Predicate = (trunc_ln362 == 46)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 181 'br' 'br_ln364' <Predicate = (trunc_ln362 == 46)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45" [src/srcnn.cpp:364]   --->   Operation 182 'store' 'store_ln364' <Predicate = (trunc_ln362 == 45)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 183 'br' 'br_ln364' <Predicate = (trunc_ln362 == 45)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44" [src/srcnn.cpp:364]   --->   Operation 184 'store' 'store_ln364' <Predicate = (trunc_ln362 == 44)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 185 'br' 'br_ln364' <Predicate = (trunc_ln362 == 44)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43" [src/srcnn.cpp:364]   --->   Operation 186 'store' 'store_ln364' <Predicate = (trunc_ln362 == 43)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 187 'br' 'br_ln364' <Predicate = (trunc_ln362 == 43)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42" [src/srcnn.cpp:364]   --->   Operation 188 'store' 'store_ln364' <Predicate = (trunc_ln362 == 42)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 189 'br' 'br_ln364' <Predicate = (trunc_ln362 == 42)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41" [src/srcnn.cpp:364]   --->   Operation 190 'store' 'store_ln364' <Predicate = (trunc_ln362 == 41)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 191 'br' 'br_ln364' <Predicate = (trunc_ln362 == 41)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40" [src/srcnn.cpp:364]   --->   Operation 192 'store' 'store_ln364' <Predicate = (trunc_ln362 == 40)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 193 'br' 'br_ln364' <Predicate = (trunc_ln362 == 40)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39" [src/srcnn.cpp:364]   --->   Operation 194 'store' 'store_ln364' <Predicate = (trunc_ln362 == 39)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 195 'br' 'br_ln364' <Predicate = (trunc_ln362 == 39)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38" [src/srcnn.cpp:364]   --->   Operation 196 'store' 'store_ln364' <Predicate = (trunc_ln362 == 38)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 197 'br' 'br_ln364' <Predicate = (trunc_ln362 == 38)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37" [src/srcnn.cpp:364]   --->   Operation 198 'store' 'store_ln364' <Predicate = (trunc_ln362 == 37)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 199 'br' 'br_ln364' <Predicate = (trunc_ln362 == 37)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36" [src/srcnn.cpp:364]   --->   Operation 200 'store' 'store_ln364' <Predicate = (trunc_ln362 == 36)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 201 'br' 'br_ln364' <Predicate = (trunc_ln362 == 36)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35" [src/srcnn.cpp:364]   --->   Operation 202 'store' 'store_ln364' <Predicate = (trunc_ln362 == 35)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 203 'br' 'br_ln364' <Predicate = (trunc_ln362 == 35)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34" [src/srcnn.cpp:364]   --->   Operation 204 'store' 'store_ln364' <Predicate = (trunc_ln362 == 34)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 205 'br' 'br_ln364' <Predicate = (trunc_ln362 == 34)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33" [src/srcnn.cpp:364]   --->   Operation 206 'store' 'store_ln364' <Predicate = (trunc_ln362 == 33)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 207 'br' 'br_ln364' <Predicate = (trunc_ln362 == 33)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32" [src/srcnn.cpp:364]   --->   Operation 208 'store' 'store_ln364' <Predicate = (trunc_ln362 == 32)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 209 'br' 'br_ln364' <Predicate = (trunc_ln362 == 32)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31" [src/srcnn.cpp:364]   --->   Operation 210 'store' 'store_ln364' <Predicate = (trunc_ln362 == 31)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 211 'br' 'br_ln364' <Predicate = (trunc_ln362 == 31)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30" [src/srcnn.cpp:364]   --->   Operation 212 'store' 'store_ln364' <Predicate = (trunc_ln362 == 30)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 213 'br' 'br_ln364' <Predicate = (trunc_ln362 == 30)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29" [src/srcnn.cpp:364]   --->   Operation 214 'store' 'store_ln364' <Predicate = (trunc_ln362 == 29)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 215 'br' 'br_ln364' <Predicate = (trunc_ln362 == 29)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28" [src/srcnn.cpp:364]   --->   Operation 216 'store' 'store_ln364' <Predicate = (trunc_ln362 == 28)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 217 'br' 'br_ln364' <Predicate = (trunc_ln362 == 28)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27" [src/srcnn.cpp:364]   --->   Operation 218 'store' 'store_ln364' <Predicate = (trunc_ln362 == 27)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 219 'br' 'br_ln364' <Predicate = (trunc_ln362 == 27)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26" [src/srcnn.cpp:364]   --->   Operation 220 'store' 'store_ln364' <Predicate = (trunc_ln362 == 26)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 221 'br' 'br_ln364' <Predicate = (trunc_ln362 == 26)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25" [src/srcnn.cpp:364]   --->   Operation 222 'store' 'store_ln364' <Predicate = (trunc_ln362 == 25)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 223 'br' 'br_ln364' <Predicate = (trunc_ln362 == 25)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24" [src/srcnn.cpp:364]   --->   Operation 224 'store' 'store_ln364' <Predicate = (trunc_ln362 == 24)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 225 'br' 'br_ln364' <Predicate = (trunc_ln362 == 24)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23" [src/srcnn.cpp:364]   --->   Operation 226 'store' 'store_ln364' <Predicate = (trunc_ln362 == 23)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 227 'br' 'br_ln364' <Predicate = (trunc_ln362 == 23)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22" [src/srcnn.cpp:364]   --->   Operation 228 'store' 'store_ln364' <Predicate = (trunc_ln362 == 22)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 229 'br' 'br_ln364' <Predicate = (trunc_ln362 == 22)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21" [src/srcnn.cpp:364]   --->   Operation 230 'store' 'store_ln364' <Predicate = (trunc_ln362 == 21)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 231 'br' 'br_ln364' <Predicate = (trunc_ln362 == 21)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20" [src/srcnn.cpp:364]   --->   Operation 232 'store' 'store_ln364' <Predicate = (trunc_ln362 == 20)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 233 'br' 'br_ln364' <Predicate = (trunc_ln362 == 20)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19" [src/srcnn.cpp:364]   --->   Operation 234 'store' 'store_ln364' <Predicate = (trunc_ln362 == 19)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 235 'br' 'br_ln364' <Predicate = (trunc_ln362 == 19)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18" [src/srcnn.cpp:364]   --->   Operation 236 'store' 'store_ln364' <Predicate = (trunc_ln362 == 18)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 237 'br' 'br_ln364' <Predicate = (trunc_ln362 == 18)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17" [src/srcnn.cpp:364]   --->   Operation 238 'store' 'store_ln364' <Predicate = (trunc_ln362 == 17)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 239 'br' 'br_ln364' <Predicate = (trunc_ln362 == 17)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16" [src/srcnn.cpp:364]   --->   Operation 240 'store' 'store_ln364' <Predicate = (trunc_ln362 == 16)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 241 'br' 'br_ln364' <Predicate = (trunc_ln362 == 16)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15" [src/srcnn.cpp:364]   --->   Operation 242 'store' 'store_ln364' <Predicate = (trunc_ln362 == 15)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 243 'br' 'br_ln364' <Predicate = (trunc_ln362 == 15)> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14" [src/srcnn.cpp:364]   --->   Operation 244 'store' 'store_ln364' <Predicate = (trunc_ln362 == 14)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 245 'br' 'br_ln364' <Predicate = (trunc_ln362 == 14)> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13" [src/srcnn.cpp:364]   --->   Operation 246 'store' 'store_ln364' <Predicate = (trunc_ln362 == 13)> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 247 'br' 'br_ln364' <Predicate = (trunc_ln362 == 13)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12" [src/srcnn.cpp:364]   --->   Operation 248 'store' 'store_ln364' <Predicate = (trunc_ln362 == 12)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 249 'br' 'br_ln364' <Predicate = (trunc_ln362 == 12)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11" [src/srcnn.cpp:364]   --->   Operation 250 'store' 'store_ln364' <Predicate = (trunc_ln362 == 11)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 251 'br' 'br_ln364' <Predicate = (trunc_ln362 == 11)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10" [src/srcnn.cpp:364]   --->   Operation 252 'store' 'store_ln364' <Predicate = (trunc_ln362 == 10)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 253 'br' 'br_ln364' <Predicate = (trunc_ln362 == 10)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27" [src/srcnn.cpp:364]   --->   Operation 254 'store' 'store_ln364' <Predicate = (trunc_ln362 == 9)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 255 'br' 'br_ln364' <Predicate = (trunc_ln362 == 9)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28" [src/srcnn.cpp:364]   --->   Operation 256 'store' 'store_ln364' <Predicate = (trunc_ln362 == 8)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 257 'br' 'br_ln364' <Predicate = (trunc_ln362 == 8)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29" [src/srcnn.cpp:364]   --->   Operation 258 'store' 'store_ln364' <Predicate = (trunc_ln362 == 7)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 259 'br' 'br_ln364' <Predicate = (trunc_ln362 == 7)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30" [src/srcnn.cpp:364]   --->   Operation 260 'store' 'store_ln364' <Predicate = (trunc_ln362 == 6)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 261 'br' 'br_ln364' <Predicate = (trunc_ln362 == 6)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31" [src/srcnn.cpp:364]   --->   Operation 262 'store' 'store_ln364' <Predicate = (trunc_ln362 == 5)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 263 'br' 'br_ln364' <Predicate = (trunc_ln362 == 5)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32" [src/srcnn.cpp:364]   --->   Operation 264 'store' 'store_ln364' <Predicate = (trunc_ln362 == 4)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 265 'br' 'br_ln364' <Predicate = (trunc_ln362 == 4)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33" [src/srcnn.cpp:364]   --->   Operation 266 'store' 'store_ln364' <Predicate = (trunc_ln362 == 3)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 267 'br' 'br_ln364' <Predicate = (trunc_ln362 == 3)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34" [src/srcnn.cpp:364]   --->   Operation 268 'store' 'store_ln364' <Predicate = (trunc_ln362 == 2)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 269 'br' 'br_ln364' <Predicate = (trunc_ln362 == 2)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35" [src/srcnn.cpp:364]   --->   Operation 270 'store' 'store_ln364' <Predicate = (trunc_ln362 == 1)> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 271 'br' 'br_ln364' <Predicate = (trunc_ln362 == 1)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36" [src/srcnn.cpp:364]   --->   Operation 272 'store' 'store_ln364' <Predicate = (trunc_ln362 == 0)> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 273 'br' 'br_ln364' <Predicate = (trunc_ln362 == 0)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63" [src/srcnn.cpp:364]   --->   Operation 274 'store' 'store_ln364' <Predicate = (trunc_ln362 == 63)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx2.exit" [src/srcnn.cpp:364]   --->   Operation 275 'br' 'br_ln364' <Predicate = (trunc_ln362 == 63)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 276 [1/1] (0.42ns)   --->   "%store_ln362 = store i7 %add_ln362, i7 %c1" [src/srcnn.cpp:362]   --->   Operation 276 'store' 'store_ln362' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 277 [1/1] (0.42ns)   --->   "%store_ln362 = store i13 %add_ln362_1, i13 %phi_mul" [src/srcnn.cpp:362]   --->   Operation 277 'store' 'store_ln362' <Predicate = true> <Delay = 0.42>

State 13 <SV = 12> <Delay = 0.81>
ST_13 : Operation 278 [2/2] (0.81ns)   --->   "%call_ln371 = call void @srcnn_Pipeline_CopyW1_ky_CopyW1_kx, i32 %gmem_w1, i11 %add_ln371_3, i62 %trunc_ln362_1, i13 %phi_mul_load, i32 %w1_loc" [src/srcnn.cpp:371]   --->   Operation 278 'call' 'call_ln371' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 279 [1/2] (0.00ns)   --->   "%call_ln371 = call void @srcnn_Pipeline_CopyW1_ky_CopyW1_kx, i32 %gmem_w1, i11 %add_ln371_3, i62 %trunc_ln362_1, i13 %phi_mul_load, i32 %w1_loc" [src/srcnn.cpp:371]   --->   Operation 279 'call' 'call_ln371' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln362 = br void %CopyW1_ky" [src/srcnn.cpp:362]   --->   Operation 280 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 1.08>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%c2_1 = load i6 %c2" [src/srcnn.cpp:377]   --->   Operation 281 'load' 'c2_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.78ns)   --->   "%icmp_ln377 = icmp_eq  i6 %c2_1, i6 32" [src/srcnn.cpp:377]   --->   Operation 282 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [1/1] (0.78ns)   --->   "%add_ln377 = add i6 %c2_1, i6 1" [src/srcnn.cpp:377]   --->   Operation 283 'add' 'add_ln377' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %CopyW2_inft.split, void %for.end80" [src/srcnn.cpp:377]   --->   Operation 284 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i6 %c2_1" [src/srcnn.cpp:377]   --->   Operation 285 'zext' 'zext_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (1.08ns)   --->   "%add_ln379 = add i63 %sext_ln377, i63 %zext_ln377" [src/srcnn.cpp:379]   --->   Operation 286 'add' 'add_ln379' <Predicate = (!icmp_ln377)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln379 = sext i63 %add_ln379" [src/srcnn.cpp:379]   --->   Operation 287 'sext' 'sext_ln379' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln379" [src/srcnn.cpp:379]   --->   Operation 288 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_biases_read, i32 2, i32 63" [src/srcnn.cpp:396]   --->   Operation 289 'partselect' 'trunc_ln4' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln396 = sext i62 %trunc_ln4" [src/srcnn.cpp:396]   --->   Operation 290 'sext' 'sext_ln396' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %sext_ln396" [src/srcnn.cpp:396]   --->   Operation 291 'getelementptr' 'gmem_w3_addr' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/srcnn.cpp:399]   --->   Operation 292 'partselect' 'trunc_ln5' <Predicate = (icmp_ln377)> <Delay = 0.00>

State 16 <SV = 3> <Delay = 7.30>
ST_16 : Operation 293 [8/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:379]   --->   Operation 293 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 4> <Delay = 7.30>
ST_17 : Operation 294 [7/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:379]   --->   Operation 294 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 5> <Delay = 7.30>
ST_18 : Operation 295 [6/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:379]   --->   Operation 295 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 7.30>
ST_19 : Operation 296 [5/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:379]   --->   Operation 296 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 7.30>
ST_20 : Operation 297 [4/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:379]   --->   Operation 297 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 8> <Delay = 7.30>
ST_21 : Operation 298 [3/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:379]   --->   Operation 298 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 9> <Delay = 7.30>
ST_22 : Operation 299 [2/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:379]   --->   Operation 299 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 10> <Delay = 7.30>
ST_23 : Operation 300 [1/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:379]   --->   Operation 300 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 11> <Delay = 7.30>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i6 %c2_1" [src/srcnn.cpp:377]   --->   Operation 301 'trunc' 'trunc_ln377' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln377_2 = trunc i6 %c2_1" [src/srcnn.cpp:377]   --->   Operation 302 'trunc' 'trunc_ln377_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%speclooptripcount_ln377 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:377]   --->   Operation 303 'speclooptripcount' 'speclooptripcount_ln377' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%specloopname_ln377 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/srcnn.cpp:377]   --->   Operation 304 'specloopname' 'specloopname_ln377' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln377, i6 0" [src/srcnn.cpp:377]   --->   Operation 305 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %c2_1, i32 3, i32 4" [src/srcnn.cpp:377]   --->   Operation 306 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln, i6 0" [src/srcnn.cpp:387]   --->   Operation 307 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:379]   --->   Operation 308 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln379 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:379]   --->   Operation 309 'bitcast' 'bitcast_ln379' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.74ns)   --->   "%switch_ln379 = switch i5 %trunc_ln377, void %arrayidx38.case.31, i5 0, void %arrayidx38.case.0, i5 1, void %arrayidx38.case.1, i5 2, void %arrayidx38.case.2, i5 3, void %arrayidx38.case.3, i5 4, void %arrayidx38.case.4, i5 5, void %arrayidx38.case.5, i5 6, void %arrayidx38.case.6, i5 7, void %arrayidx38.case.7, i5 8, void %arrayidx38.case.8, i5 9, void %arrayidx38.case.9, i5 10, void %arrayidx38.case.10, i5 11, void %arrayidx38.case.11, i5 12, void %arrayidx38.case.12, i5 13, void %arrayidx38.case.13, i5 14, void %arrayidx38.case.14, i5 15, void %arrayidx38.case.15, i5 16, void %arrayidx38.case.16, i5 17, void %arrayidx38.case.17, i5 18, void %arrayidx38.case.18, i5 19, void %arrayidx38.case.19, i5 20, void %arrayidx38.case.20, i5 21, void %arrayidx38.case.21, i5 22, void %arrayidx38.case.22, i5 23, void %arrayidx38.case.23, i5 24, void %arrayidx38.case.24, i5 25, void %arrayidx38.case.25, i5 26, void %arrayidx38.case.26, i5 27, void %arrayidx38.case.27, i5 28, void %arrayidx38.case.28, i5 29, void %arrayidx38.case.29, i5 30, void %arrayidx38.case.30" [src/srcnn.cpp:379]   --->   Operation 310 'switch' 'switch_ln379' <Predicate = true> <Delay = 0.74>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30" [src/srcnn.cpp:379]   --->   Operation 311 'store' 'store_ln379' <Predicate = (trunc_ln377 == 30)> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 312 'br' 'br_ln379' <Predicate = (trunc_ln377 == 30)> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29" [src/srcnn.cpp:379]   --->   Operation 313 'store' 'store_ln379' <Predicate = (trunc_ln377 == 29)> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 314 'br' 'br_ln379' <Predicate = (trunc_ln377 == 29)> <Delay = 0.00>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28" [src/srcnn.cpp:379]   --->   Operation 315 'store' 'store_ln379' <Predicate = (trunc_ln377 == 28)> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 316 'br' 'br_ln379' <Predicate = (trunc_ln377 == 28)> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27" [src/srcnn.cpp:379]   --->   Operation 317 'store' 'store_ln379' <Predicate = (trunc_ln377 == 27)> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 318 'br' 'br_ln379' <Predicate = (trunc_ln377 == 27)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26" [src/srcnn.cpp:379]   --->   Operation 319 'store' 'store_ln379' <Predicate = (trunc_ln377 == 26)> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 320 'br' 'br_ln379' <Predicate = (trunc_ln377 == 26)> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25" [src/srcnn.cpp:379]   --->   Operation 321 'store' 'store_ln379' <Predicate = (trunc_ln377 == 25)> <Delay = 0.00>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 322 'br' 'br_ln379' <Predicate = (trunc_ln377 == 25)> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24" [src/srcnn.cpp:379]   --->   Operation 323 'store' 'store_ln379' <Predicate = (trunc_ln377 == 24)> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 324 'br' 'br_ln379' <Predicate = (trunc_ln377 == 24)> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23" [src/srcnn.cpp:379]   --->   Operation 325 'store' 'store_ln379' <Predicate = (trunc_ln377 == 23)> <Delay = 0.00>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 326 'br' 'br_ln379' <Predicate = (trunc_ln377 == 23)> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22" [src/srcnn.cpp:379]   --->   Operation 327 'store' 'store_ln379' <Predicate = (trunc_ln377 == 22)> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 328 'br' 'br_ln379' <Predicate = (trunc_ln377 == 22)> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21" [src/srcnn.cpp:379]   --->   Operation 329 'store' 'store_ln379' <Predicate = (trunc_ln377 == 21)> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 330 'br' 'br_ln379' <Predicate = (trunc_ln377 == 21)> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20" [src/srcnn.cpp:379]   --->   Operation 331 'store' 'store_ln379' <Predicate = (trunc_ln377 == 20)> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 332 'br' 'br_ln379' <Predicate = (trunc_ln377 == 20)> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19" [src/srcnn.cpp:379]   --->   Operation 333 'store' 'store_ln379' <Predicate = (trunc_ln377 == 19)> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 334 'br' 'br_ln379' <Predicate = (trunc_ln377 == 19)> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18" [src/srcnn.cpp:379]   --->   Operation 335 'store' 'store_ln379' <Predicate = (trunc_ln377 == 18)> <Delay = 0.00>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 336 'br' 'br_ln379' <Predicate = (trunc_ln377 == 18)> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17" [src/srcnn.cpp:379]   --->   Operation 337 'store' 'store_ln379' <Predicate = (trunc_ln377 == 17)> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 338 'br' 'br_ln379' <Predicate = (trunc_ln377 == 17)> <Delay = 0.00>
ST_24 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16" [src/srcnn.cpp:379]   --->   Operation 339 'store' 'store_ln379' <Predicate = (trunc_ln377 == 16)> <Delay = 0.00>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 340 'br' 'br_ln379' <Predicate = (trunc_ln377 == 16)> <Delay = 0.00>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15" [src/srcnn.cpp:379]   --->   Operation 341 'store' 'store_ln379' <Predicate = (trunc_ln377 == 15)> <Delay = 0.00>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 342 'br' 'br_ln379' <Predicate = (trunc_ln377 == 15)> <Delay = 0.00>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14" [src/srcnn.cpp:379]   --->   Operation 343 'store' 'store_ln379' <Predicate = (trunc_ln377 == 14)> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 344 'br' 'br_ln379' <Predicate = (trunc_ln377 == 14)> <Delay = 0.00>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13" [src/srcnn.cpp:379]   --->   Operation 345 'store' 'store_ln379' <Predicate = (trunc_ln377 == 13)> <Delay = 0.00>
ST_24 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 346 'br' 'br_ln379' <Predicate = (trunc_ln377 == 13)> <Delay = 0.00>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12" [src/srcnn.cpp:379]   --->   Operation 347 'store' 'store_ln379' <Predicate = (trunc_ln377 == 12)> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 348 'br' 'br_ln379' <Predicate = (trunc_ln377 == 12)> <Delay = 0.00>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11" [src/srcnn.cpp:379]   --->   Operation 349 'store' 'store_ln379' <Predicate = (trunc_ln377 == 11)> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 350 'br' 'br_ln379' <Predicate = (trunc_ln377 == 11)> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10" [src/srcnn.cpp:379]   --->   Operation 351 'store' 'store_ln379' <Predicate = (trunc_ln377 == 10)> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 352 'br' 'br_ln379' <Predicate = (trunc_ln377 == 10)> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17" [src/srcnn.cpp:379]   --->   Operation 353 'store' 'store_ln379' <Predicate = (trunc_ln377 == 9)> <Delay = 0.00>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 354 'br' 'br_ln379' <Predicate = (trunc_ln377 == 9)> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18" [src/srcnn.cpp:379]   --->   Operation 355 'store' 'store_ln379' <Predicate = (trunc_ln377 == 8)> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 356 'br' 'br_ln379' <Predicate = (trunc_ln377 == 8)> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19" [src/srcnn.cpp:379]   --->   Operation 357 'store' 'store_ln379' <Predicate = (trunc_ln377 == 7)> <Delay = 0.00>
ST_24 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 358 'br' 'br_ln379' <Predicate = (trunc_ln377 == 7)> <Delay = 0.00>
ST_24 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20" [src/srcnn.cpp:379]   --->   Operation 359 'store' 'store_ln379' <Predicate = (trunc_ln377 == 6)> <Delay = 0.00>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 360 'br' 'br_ln379' <Predicate = (trunc_ln377 == 6)> <Delay = 0.00>
ST_24 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21" [src/srcnn.cpp:379]   --->   Operation 361 'store' 'store_ln379' <Predicate = (trunc_ln377 == 5)> <Delay = 0.00>
ST_24 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 362 'br' 'br_ln379' <Predicate = (trunc_ln377 == 5)> <Delay = 0.00>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22" [src/srcnn.cpp:379]   --->   Operation 363 'store' 'store_ln379' <Predicate = (trunc_ln377 == 4)> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 364 'br' 'br_ln379' <Predicate = (trunc_ln377 == 4)> <Delay = 0.00>
ST_24 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23" [src/srcnn.cpp:379]   --->   Operation 365 'store' 'store_ln379' <Predicate = (trunc_ln377 == 3)> <Delay = 0.00>
ST_24 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 366 'br' 'br_ln379' <Predicate = (trunc_ln377 == 3)> <Delay = 0.00>
ST_24 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24" [src/srcnn.cpp:379]   --->   Operation 367 'store' 'store_ln379' <Predicate = (trunc_ln377 == 2)> <Delay = 0.00>
ST_24 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 368 'br' 'br_ln379' <Predicate = (trunc_ln377 == 2)> <Delay = 0.00>
ST_24 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25" [src/srcnn.cpp:379]   --->   Operation 369 'store' 'store_ln379' <Predicate = (trunc_ln377 == 1)> <Delay = 0.00>
ST_24 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 370 'br' 'br_ln379' <Predicate = (trunc_ln377 == 1)> <Delay = 0.00>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26" [src/srcnn.cpp:379]   --->   Operation 371 'store' 'store_ln379' <Predicate = (trunc_ln377 == 0)> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 372 'br' 'br_ln379' <Predicate = (trunc_ln377 == 0)> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln379 = store i32 %bitcast_ln379, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31" [src/srcnn.cpp:379]   --->   Operation 373 'store' 'store_ln379' <Predicate = (trunc_ln377 == 31)> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln379 = br void %arrayidx38.exit" [src/srcnn.cpp:379]   --->   Operation 374 'br' 'br_ln379' <Predicate = (trunc_ln377 == 31)> <Delay = 0.00>

State 25 <SV = 12> <Delay = 0.42>
ST_25 : Operation 375 [1/1] (0.42ns)   --->   "%store_ln377 = store i6 %add_ln377, i6 %c2" [src/srcnn.cpp:377]   --->   Operation 375 'store' 'store_ln377' <Predicate = true> <Delay = 0.42>

State 26 <SV = 13> <Delay = 1.88>
ST_26 : Operation 376 [2/2] (1.88ns)   --->   "%call_ln387 = call void @srcnn_Pipeline_CopyW2_inft, i32 %gmem_w2, i8 %tmp_6, i11 %shl_ln, i62 %trunc_ln, i3 %trunc_ln377_2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/srcnn.cpp:387]   --->   Operation 376 'call' 'call_ln387' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 14> <Delay = 0.00>
ST_27 : Operation 377 [1/2] (0.00ns)   --->   "%call_ln387 = call void @srcnn_Pipeline_CopyW2_inft, i32 %gmem_w2, i8 %tmp_6, i11 %shl_ln, i62 %trunc_ln, i3 %trunc_ln377_2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/srcnn.cpp:387]   --->   Operation 377 'call' 'call_ln387' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln377 = br void %CopyW2_inft" [src/srcnn.cpp:377]   --->   Operation 378 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>

State 28 <SV = 3> <Delay = 7.30>
ST_28 : Operation 379 [8/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:396]   --->   Operation 379 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 4> <Delay = 7.30>
ST_29 : Operation 380 [7/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:396]   --->   Operation 380 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln399 = sext i62 %trunc_ln5" [src/srcnn.cpp:399]   --->   Operation 381 'sext' 'sext_ln399' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 382 [1/1] (0.00ns)   --->   "%gmem_w3_addr_1 = getelementptr i32 %gmem_w3, i64 %sext_ln399" [src/srcnn.cpp:399]   --->   Operation 382 'getelementptr' 'gmem_w3_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 383 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:399]   --->   Operation 383 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 5> <Delay = 7.30>
ST_30 : Operation 384 [6/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:396]   --->   Operation 384 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 385 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:399]   --->   Operation 385 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 6> <Delay = 7.30>
ST_31 : Operation 386 [5/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:396]   --->   Operation 386 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 387 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:399]   --->   Operation 387 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 7> <Delay = 7.30>
ST_32 : Operation 388 [4/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:396]   --->   Operation 388 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 389 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:399]   --->   Operation 389 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 8> <Delay = 7.30>
ST_33 : Operation 390 [3/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:396]   --->   Operation 390 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 391 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:399]   --->   Operation 391 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 9> <Delay = 7.30>
ST_34 : Operation 392 [2/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:396]   --->   Operation 392 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 393 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:399]   --->   Operation 393 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 10> <Delay = 7.30>
ST_35 : Operation 394 [1/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:396]   --->   Operation 394 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 395 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:399]   --->   Operation 395 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 11> <Delay = 7.30>
ST_36 : Operation 396 [1/1] (7.30ns)   --->   "%gmem_w3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w3_addr" [src/srcnn.cpp:396]   --->   Operation 396 'read' 'gmem_w3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 397 [1/1] (0.00ns)   --->   "%bitcast_ln396 = bitcast i32 %gmem_w3_addr_read" [src/srcnn.cpp:396]   --->   Operation 397 'bitcast' 'bitcast_ln396' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln396 = store i32 %bitcast_ln396, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16" [src/srcnn.cpp:396]   --->   Operation 398 'store' 'store_ln396' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 399 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:399]   --->   Operation 399 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 12> <Delay = 0.00>
ST_37 : Operation 400 [2/2] (0.00ns)   --->   "%call_ln399 = call void @srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx, i32 %gmem_w3, i62 %trunc_ln5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:399]   --->   Operation 400 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 13> <Delay = 0.42>
ST_38 : Operation 401 [1/2] (0.00ns)   --->   "%call_ln399 = call void @srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx, i32 %gmem_w3, i62 %trunc_ln5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:399]   --->   Operation 401 'call' 'call_ln399' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 402 [1/1] (0.00ns)   --->   "%store_ln412 = store i1 1, i1 %weights_loaded" [src/srcnn.cpp:412]   --->   Operation 402 'store' 'store_ln412' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.00>
ST_38 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln413 = br void %if.end" [src/srcnn.cpp:413]   --->   Operation 403 'br' 'br_ln413' <Predicate = (!weights_loaded_load) | (!icmp_ln351)> <Delay = 0.00>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "%h0 = alloca i32 1"   --->   Operation 404 'alloca' 'h0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 405 [1/1] (0.00ns)   --->   "%specstablecontent_ln417 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %w1_loc, void " [src/srcnn.cpp:417]   --->   Operation 405 'specstablecontent' 'specstablecontent_ln417' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 406 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63, void " [src/srcnn.cpp:418]   --->   Operation 406 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 407 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62, void " [src/srcnn.cpp:418]   --->   Operation 407 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 408 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61, void " [src/srcnn.cpp:418]   --->   Operation 408 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 409 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60, void " [src/srcnn.cpp:418]   --->   Operation 409 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 410 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59, void " [src/srcnn.cpp:418]   --->   Operation 410 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 411 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58, void " [src/srcnn.cpp:418]   --->   Operation 411 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 412 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57, void " [src/srcnn.cpp:418]   --->   Operation 412 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 413 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56, void " [src/srcnn.cpp:418]   --->   Operation 413 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 414 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55, void " [src/srcnn.cpp:418]   --->   Operation 414 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 415 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54, void " [src/srcnn.cpp:418]   --->   Operation 415 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 416 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53, void " [src/srcnn.cpp:418]   --->   Operation 416 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 417 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52, void " [src/srcnn.cpp:418]   --->   Operation 417 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 418 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51, void " [src/srcnn.cpp:418]   --->   Operation 418 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50, void " [src/srcnn.cpp:418]   --->   Operation 419 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 420 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49, void " [src/srcnn.cpp:418]   --->   Operation 420 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48, void " [src/srcnn.cpp:418]   --->   Operation 421 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 422 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47, void " [src/srcnn.cpp:418]   --->   Operation 422 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 423 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46, void " [src/srcnn.cpp:418]   --->   Operation 423 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 424 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45, void " [src/srcnn.cpp:418]   --->   Operation 424 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 425 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44, void " [src/srcnn.cpp:418]   --->   Operation 425 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 426 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43, void " [src/srcnn.cpp:418]   --->   Operation 426 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 427 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42, void " [src/srcnn.cpp:418]   --->   Operation 427 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 428 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41, void " [src/srcnn.cpp:418]   --->   Operation 428 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 429 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40, void " [src/srcnn.cpp:418]   --->   Operation 429 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 430 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39, void " [src/srcnn.cpp:418]   --->   Operation 430 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 431 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38, void " [src/srcnn.cpp:418]   --->   Operation 431 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 432 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37, void " [src/srcnn.cpp:418]   --->   Operation 432 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 433 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36, void " [src/srcnn.cpp:418]   --->   Operation 433 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 434 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35, void " [src/srcnn.cpp:418]   --->   Operation 434 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 435 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34, void " [src/srcnn.cpp:418]   --->   Operation 435 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 436 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33, void " [src/srcnn.cpp:418]   --->   Operation 436 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 437 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32, void " [src/srcnn.cpp:418]   --->   Operation 437 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 438 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31, void " [src/srcnn.cpp:418]   --->   Operation 438 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 439 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30, void " [src/srcnn.cpp:418]   --->   Operation 439 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 440 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29, void " [src/srcnn.cpp:418]   --->   Operation 440 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 441 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28, void " [src/srcnn.cpp:418]   --->   Operation 441 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 442 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27, void " [src/srcnn.cpp:418]   --->   Operation 442 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 443 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26, void " [src/srcnn.cpp:418]   --->   Operation 443 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 444 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25, void " [src/srcnn.cpp:418]   --->   Operation 444 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 445 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24, void " [src/srcnn.cpp:418]   --->   Operation 445 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 446 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23, void " [src/srcnn.cpp:418]   --->   Operation 446 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 447 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22, void " [src/srcnn.cpp:418]   --->   Operation 447 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 448 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21, void " [src/srcnn.cpp:418]   --->   Operation 448 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 449 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20, void " [src/srcnn.cpp:418]   --->   Operation 449 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 450 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19, void " [src/srcnn.cpp:418]   --->   Operation 450 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 451 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18, void " [src/srcnn.cpp:418]   --->   Operation 451 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 452 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17, void " [src/srcnn.cpp:418]   --->   Operation 452 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 453 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16, void " [src/srcnn.cpp:418]   --->   Operation 453 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 454 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15, void " [src/srcnn.cpp:418]   --->   Operation 454 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 455 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14, void " [src/srcnn.cpp:418]   --->   Operation 455 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 456 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13, void " [src/srcnn.cpp:418]   --->   Operation 456 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 457 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12, void " [src/srcnn.cpp:418]   --->   Operation 457 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 458 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11, void " [src/srcnn.cpp:418]   --->   Operation 458 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 459 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10, void " [src/srcnn.cpp:418]   --->   Operation 459 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 460 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27, void " [src/srcnn.cpp:418]   --->   Operation 460 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 461 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28, void " [src/srcnn.cpp:418]   --->   Operation 461 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 462 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29, void " [src/srcnn.cpp:418]   --->   Operation 462 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 463 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, void " [src/srcnn.cpp:418]   --->   Operation 463 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 464 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, void " [src/srcnn.cpp:418]   --->   Operation 464 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 465 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, void " [src/srcnn.cpp:418]   --->   Operation 465 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 466 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, void " [src/srcnn.cpp:418]   --->   Operation 466 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 467 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, void " [src/srcnn.cpp:418]   --->   Operation 467 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, void " [src/srcnn.cpp:418]   --->   Operation 468 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 469 [1/1] (0.00ns)   --->   "%specstablecontent_ln418 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, void " [src/srcnn.cpp:418]   --->   Operation 469 'specstablecontent' 'specstablecontent_ln418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 470 [1/1] (0.00ns)   --->   "%specstablecontent_ln419 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, void " [src/srcnn.cpp:419]   --->   Operation 470 'specstablecontent' 'specstablecontent_ln419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 471 [1/1] (0.00ns)   --->   "%specstablecontent_ln419 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, void " [src/srcnn.cpp:419]   --->   Operation 471 'specstablecontent' 'specstablecontent_ln419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 472 [1/1] (0.00ns)   --->   "%specstablecontent_ln419 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, void " [src/srcnn.cpp:419]   --->   Operation 472 'specstablecontent' 'specstablecontent_ln419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 473 [1/1] (0.00ns)   --->   "%specstablecontent_ln419 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, void " [src/srcnn.cpp:419]   --->   Operation 473 'specstablecontent' 'specstablecontent_ln419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 474 [1/1] (0.00ns)   --->   "%specstablecontent_ln419 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, void " [src/srcnn.cpp:419]   --->   Operation 474 'specstablecontent' 'specstablecontent_ln419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 475 [1/1] (0.00ns)   --->   "%specstablecontent_ln419 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, void " [src/srcnn.cpp:419]   --->   Operation 475 'specstablecontent' 'specstablecontent_ln419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 476 [1/1] (0.00ns)   --->   "%specstablecontent_ln419 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, void " [src/srcnn.cpp:419]   --->   Operation 476 'specstablecontent' 'specstablecontent_ln419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 477 [1/1] (0.00ns)   --->   "%specstablecontent_ln419 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, void " [src/srcnn.cpp:419]   --->   Operation 477 'specstablecontent' 'specstablecontent_ln419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 478 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31, void " [src/srcnn.cpp:420]   --->   Operation 478 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 479 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30, void " [src/srcnn.cpp:420]   --->   Operation 479 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 480 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29, void " [src/srcnn.cpp:420]   --->   Operation 480 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 481 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28, void " [src/srcnn.cpp:420]   --->   Operation 481 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 482 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27, void " [src/srcnn.cpp:420]   --->   Operation 482 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 483 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26, void " [src/srcnn.cpp:420]   --->   Operation 483 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 484 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25, void " [src/srcnn.cpp:420]   --->   Operation 484 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 485 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24, void " [src/srcnn.cpp:420]   --->   Operation 485 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 486 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23, void " [src/srcnn.cpp:420]   --->   Operation 486 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 487 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22, void " [src/srcnn.cpp:420]   --->   Operation 487 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 488 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21, void " [src/srcnn.cpp:420]   --->   Operation 488 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 489 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20, void " [src/srcnn.cpp:420]   --->   Operation 489 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 490 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19, void " [src/srcnn.cpp:420]   --->   Operation 490 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 491 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18, void " [src/srcnn.cpp:420]   --->   Operation 491 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 492 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17, void " [src/srcnn.cpp:420]   --->   Operation 492 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 493 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16, void " [src/srcnn.cpp:420]   --->   Operation 493 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 494 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15, void " [src/srcnn.cpp:420]   --->   Operation 494 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 495 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14, void " [src/srcnn.cpp:420]   --->   Operation 495 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 496 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13, void " [src/srcnn.cpp:420]   --->   Operation 496 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 497 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12, void " [src/srcnn.cpp:420]   --->   Operation 497 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 498 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11, void " [src/srcnn.cpp:420]   --->   Operation 498 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 499 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10, void " [src/srcnn.cpp:420]   --->   Operation 499 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 500 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, void " [src/srcnn.cpp:420]   --->   Operation 500 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 501 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18, void " [src/srcnn.cpp:420]   --->   Operation 501 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 502 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19, void " [src/srcnn.cpp:420]   --->   Operation 502 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 503 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20, void " [src/srcnn.cpp:420]   --->   Operation 503 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 504 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21, void " [src/srcnn.cpp:420]   --->   Operation 504 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 505 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22, void " [src/srcnn.cpp:420]   --->   Operation 505 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 506 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23, void " [src/srcnn.cpp:420]   --->   Operation 506 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 507 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24, void " [src/srcnn.cpp:420]   --->   Operation 507 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 508 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25, void " [src/srcnn.cpp:420]   --->   Operation 508 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 509 [1/1] (0.00ns)   --->   "%specstablecontent_ln420 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26, void " [src/srcnn.cpp:420]   --->   Operation 509 'specstablecontent' 'specstablecontent_ln420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 510 [1/1] (0.00ns)   --->   "%specstablecontent_ln421 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, void " [src/srcnn.cpp:421]   --->   Operation 510 'specstablecontent' 'specstablecontent_ln421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 511 [1/1] (0.00ns)   --->   "%specstablecontent_ln421 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, void " [src/srcnn.cpp:421]   --->   Operation 511 'specstablecontent' 'specstablecontent_ln421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 512 [1/1] (0.00ns)   --->   "%specstablecontent_ln421 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, void " [src/srcnn.cpp:421]   --->   Operation 512 'specstablecontent' 'specstablecontent_ln421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 513 [1/1] (0.00ns)   --->   "%specstablecontent_ln421 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, void " [src/srcnn.cpp:421]   --->   Operation 513 'specstablecontent' 'specstablecontent_ln421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 514 [1/1] (0.00ns)   --->   "%specstablecontent_ln421 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, void " [src/srcnn.cpp:421]   --->   Operation 514 'specstablecontent' 'specstablecontent_ln421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 515 [1/1] (0.00ns)   --->   "%specstablecontent_ln421 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, void " [src/srcnn.cpp:421]   --->   Operation 515 'specstablecontent' 'specstablecontent_ln421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 516 [1/1] (0.00ns)   --->   "%specstablecontent_ln421 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, void " [src/srcnn.cpp:421]   --->   Operation 516 'specstablecontent' 'specstablecontent_ln421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 517 [1/1] (0.00ns)   --->   "%specstablecontent_ln421 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, void " [src/srcnn.cpp:421]   --->   Operation 517 'specstablecontent' 'specstablecontent_ln421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 518 [1/1] (0.00ns)   --->   "%specstablecontent_ln422 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, void " [src/srcnn.cpp:422]   --->   Operation 518 'specstablecontent' 'specstablecontent_ln422' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 519 [1/1] (0.42ns)   --->   "%store_ln427 = store i9 0, i9 %h0" [src/srcnn.cpp:427]   --->   Operation 519 'store' 'store_ln427' <Predicate = true> <Delay = 0.42>
ST_38 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln427 = br void %for.body121" [src/srcnn.cpp:427]   --->   Operation 520 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>

State 39 <SV = 14> <Delay = 0.77>
ST_39 : Operation 521 [1/1] (0.00ns)   --->   "%h0_2 = load i9 %h0" [src/srcnn.cpp:428]   --->   Operation 521 'load' 'h0_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 522 [1/1] (0.77ns)   --->   "%icmp_ln427 = icmp_ult  i9 %h0_2, i9 255" [src/srcnn.cpp:427]   --->   Operation 522 'icmp' 'icmp_ln427' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %icmp_ln427, void %for.end152, void %for.body121.split" [src/srcnn.cpp:427]   --->   Operation 523 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 524 [1/1] (0.00ns)   --->   "%speclooptripcount_ln424 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/srcnn.cpp:424]   --->   Operation 524 'speclooptripcount' 'speclooptripcount_ln424' <Predicate = (icmp_ln427)> <Delay = 0.00>
ST_39 : Operation 525 [1/1] (0.00ns)   --->   "%specloopname_ln427 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/srcnn.cpp:427]   --->   Operation 525 'specloopname' 'specloopname_ln427' <Predicate = (icmp_ln427)> <Delay = 0.00>
ST_39 : Operation 526 [1/1] (0.77ns)   --->   "%h0_3 = add i9 %h0_2, i9 16" [src/srcnn.cpp:428]   --->   Operation 526 'add' 'h0_3' <Predicate = (icmp_ln427)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 527 [1/1] (0.42ns)   --->   "%br_ln430 = br void %for.cond123" [src/srcnn.cpp:430]   --->   Operation 527 'br' 'br_ln430' <Predicate = (icmp_ln427)> <Delay = 0.42>
ST_39 : Operation 528 [1/1] (0.00ns)   --->   "%ret_ln447 = ret" [src/srcnn.cpp:447]   --->   Operation 528 'ret' 'ret_ln447' <Predicate = (!icmp_ln427)> <Delay = 0.00>

State 40 <SV = 15> <Delay = 2.31>
ST_40 : Operation 529 [1/1] (0.00ns)   --->   "%phase = phi i1 0, void %for.body121.split, i1 %phase_1, void %for.body126"   --->   Operation 529 'phi' 'phase' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 530 [1/1] (0.00ns)   --->   "%w0 = phi i9 0, void %for.body121.split, i9 %w0_1, void %for.body126"   --->   Operation 530 'phi' 'w0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 531 [1/1] (0.77ns)   --->   "%icmp_ln430 = icmp_ult  i9 %w0, i9 255" [src/srcnn.cpp:430]   --->   Operation 531 'icmp' 'icmp_ln430' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln430 = br i1 %icmp_ln430, void %for.inc150, void %for.body126" [src/srcnn.cpp:430]   --->   Operation 532 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 533 [1/1] (0.77ns)   --->   "%w0_1 = add i9 %w0, i9 16" [src/srcnn.cpp:431]   --->   Operation 533 'add' 'w0_1' <Predicate = (icmp_ln430)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 534 [1/1] (0.28ns)   --->   "%phase_1 = xor i1 %phase, i1 1" [src/srcnn.cpp:437]   --->   Operation 534 'xor' 'phase_1' <Predicate = (icmp_ln430)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln430 = trunc i9 %w0" [src/srcnn.cpp:430]   --->   Operation 535 'trunc' 'trunc_ln430' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_40 : Operation 536 [2/2] (1.54ns)   --->   "%call_ln442 = call void @dataflow_in_loop_IT_w0, i32 %gmem_in, i64 %input_ftmap_read, i9 %h0_2, i8 %trunc_ln430, i1 %phase, i32 %gmem_out, i64 %output_ftmap_read, i32 %inbuf, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63, i32 %w1_loc, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %outbuf" [src/srcnn.cpp:442]   --->   Operation 536 'call' 'call_ln442' <Predicate = (icmp_ln430)> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 537 [1/1] (0.42ns)   --->   "%store_ln427 = store i9 %h0_3, i9 %h0" [src/srcnn.cpp:427]   --->   Operation 537 'store' 'store_ln427' <Predicate = (!icmp_ln430)> <Delay = 0.42>
ST_40 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln427 = br void %for.body121" [src/srcnn.cpp:427]   --->   Operation 538 'br' 'br_ln427' <Predicate = (!icmp_ln430)> <Delay = 0.00>

State 41 <SV = 16> <Delay = 0.00>
ST_41 : Operation 539 [1/1] (0.00ns)   --->   "%speclooptripcount_ln431 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/srcnn.cpp:431]   --->   Operation 539 'speclooptripcount' 'speclooptripcount_ln431' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 540 [1/1] (0.00ns)   --->   "%specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/srcnn.cpp:430]   --->   Operation 540 'specloopname' 'specloopname_ln430' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 541 [1/2] (0.00ns)   --->   "%call_ln442 = call void @dataflow_in_loop_IT_w0, i32 %gmem_in, i64 %input_ftmap_read, i9 %h0_2, i8 %trunc_ln430, i1 %phase, i32 %gmem_out, i64 %output_ftmap_read, i32 %inbuf, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63, i32 %w1_loc, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %outbuf" [src/srcnn.cpp:442]   --->   Operation 541 'call' 'call_ln442' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln430 = br void %for.cond123" [src/srcnn.cpp:430]   --->   Operation 542 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.443ns
The critical path consists of the following:
	s_axi read operation ('reload_weights_read', src/srcnn.cpp:254) on port 'reload_weights' (src/srcnn.cpp:254) [183]  (1.000 ns)
	'icmp' operation ('icmp_ln351', src/srcnn.cpp:351) [192]  (1.016 ns)
	blocking operation 0.427 ns on control path)

 <State 2>: 1.200ns
The critical path consists of the following:
	'load' operation ('c1', src/srcnn.cpp:362) on local variable 'c1' [208]  (0.000 ns)
	'add' operation ('add_ln364', src/srcnn.cpp:364) [221]  (1.088 ns)
	blocking operation 0.11225 ns on control path)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:364) on port 'gmem_w1' (src/srcnn.cpp:364) [224]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:364) on port 'gmem_w1' (src/srcnn.cpp:364) [224]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:364) on port 'gmem_w1' (src/srcnn.cpp:364) [224]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:364) on port 'gmem_w1' (src/srcnn.cpp:364) [224]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:364) on port 'gmem_w1' (src/srcnn.cpp:364) [224]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:364) on port 'gmem_w1' (src/srcnn.cpp:364) [224]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:364) on port 'gmem_w1' (src/srcnn.cpp:364) [224]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:364) on port 'gmem_w1' (src/srcnn.cpp:364) [224]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w1_addr_read', src/srcnn.cpp:364) on port 'gmem_w1' (src/srcnn.cpp:364) [225]  (7.300 ns)
	'store' operation ('store_ln364', src/srcnn.cpp:364) of variable 'bitcast_ln364', src/srcnn.cpp:364 on static variable 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62' [230]  (0.000 ns)

 <State 12>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln362', src/srcnn.cpp:362) of variable 'add_ln362', src/srcnn.cpp:362 on local variable 'c1' [423]  (0.427 ns)

 <State 13>: 0.816ns
The critical path consists of the following:
	'call' operation ('call_ln371', src/srcnn.cpp:371) to 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' [422]  (0.816 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 1.088ns
The critical path consists of the following:
	'load' operation ('c2', src/srcnn.cpp:377) on local variable 'c2' [434]  (0.000 ns)
	'add' operation ('add_ln379', src/srcnn.cpp:379) [447]  (1.088 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:379) on port 'gmem_w2' (src/srcnn.cpp:379) [450]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:379) on port 'gmem_w2' (src/srcnn.cpp:379) [450]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:379) on port 'gmem_w2' (src/srcnn.cpp:379) [450]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:379) on port 'gmem_w2' (src/srcnn.cpp:379) [450]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:379) on port 'gmem_w2' (src/srcnn.cpp:379) [450]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:379) on port 'gmem_w2' (src/srcnn.cpp:379) [450]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:379) on port 'gmem_w2' (src/srcnn.cpp:379) [450]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:379) on port 'gmem_w2' (src/srcnn.cpp:379) [450]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w2_addr_read', src/srcnn.cpp:379) on port 'gmem_w2' (src/srcnn.cpp:379) [451]  (7.300 ns)
	'store' operation ('store_ln379', src/srcnn.cpp:379) of variable 'bitcast_ln379', src/srcnn.cpp:379 on static variable 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24' [473]  (0.000 ns)

 <State 25>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln377', src/srcnn.cpp:377) of variable 'add_ln377', src/srcnn.cpp:377 on local variable 'c2' [552]  (0.427 ns)

 <State 26>: 1.886ns
The critical path consists of the following:
	'call' operation ('call_ln387', src/srcnn.cpp:387) to 'srcnn_Pipeline_CopyW2_inft' [551]  (1.886 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:396) on port 'gmem_w3' (src/srcnn.cpp:396) [558]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:396) on port 'gmem_w3' (src/srcnn.cpp:396) [558]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:396) on port 'gmem_w3' (src/srcnn.cpp:396) [558]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:396) on port 'gmem_w3' (src/srcnn.cpp:396) [558]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:396) on port 'gmem_w3' (src/srcnn.cpp:396) [558]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:396) on port 'gmem_w3' (src/srcnn.cpp:396) [558]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:396) on port 'gmem_w3' (src/srcnn.cpp:396) [558]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:396) on port 'gmem_w3' (src/srcnn.cpp:396) [558]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w3_addr_read', src/srcnn.cpp:396) on port 'gmem_w3' (src/srcnn.cpp:396) [559]  (7.300 ns)

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h0') [570]  (0.000 ns)
	'store' operation ('store_ln427', src/srcnn.cpp:427) of constant 0 on local variable 'h0' [685]  (0.427 ns)

 <State 39>: 0.776ns
The critical path consists of the following:
	'load' operation ('h0', src/srcnn.cpp:428) on local variable 'h0' [688]  (0.000 ns)
	'icmp' operation ('icmp_ln427', src/srcnn.cpp:427) [689]  (0.776 ns)

 <State 40>: 2.317ns
The critical path consists of the following:
	'phi' operation ('phase') with incoming values : ('phase', src/srcnn.cpp:437) [697]  (0.000 ns)
	'call' operation ('call_ln442', src/srcnn.cpp:442) to 'dataflow_in_loop_IT_w0' [707]  (1.541 ns)
	blocking operation 0.776 ns on control path)

 <State 41>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
