\# 2:1 Multiplexer



This folder contains the Verilog HDL implementation of a 2:1 Multiplexer.



The multiplexer selects one of the two inputs based on the select line.

\- When select = 0, output follows input a

\- When select = 1, output follows input b



Files included:

\- mux\_2to1.v : 2:1 MUX using dataflow modeling

\- mux\_2to1\_beh.v : 2:1 MUX using behavioral modeling

\- mux\_2to1\_tb.v : Testbench for verification

\- schematic.png : RTL schematic view

\- waveform.png : Simulation waveform output



The design is verified using simulation.



