// Seed: 1799021227
`define pp_2 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  logic id_3 = 1;
  logic id_4;
  always @(posedge id_3) id_0 <= #1 1 & 1'b0;
endmodule
