Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e13f725fda844f1db673f433d1aee5d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_4bits_tb_behav xil_defaultlib.adder_4bits_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Add_4bit
Compiling module xil_defaultlib.adder_4bits_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_4bits_tb_behav
