

================================================================
== Synthesis Summary Report of 'sw_led_control'
================================================================
+ General Information: 
    * Date:           Mon Jul 22 21:35:49 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        Ex1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |      Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |    |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF| LUT| URAM|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |+ sw_led_control  |     -|  7.30|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|   -|    -|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| led  | ap_vld  | out       | 32       |
| sw   | ap_none | in        | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| sw       | in        | unsigned int  |
| led      | out       | unsigned int& |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| sw       | sw           | port    |
| led      | led          | port    |
| led      | led_ap_vld   | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

