impl,cycles,end,end_fpss,fpss_avg_fpu_latency,fpss_avg_load_latency,fpss_fpu_issues,fpss_fpu_latency,fpss_fpu_occupancy,fpss_fpu_rel_occupancy,fpss_issues,fpss_load_latency,fpss_loads,fpss_occupancy,fpss_section_latency,fseq_fpu_yield,fseq_yield,snitch_avg_load_latency,snitch_fseq_offloads,snitch_fseq_rel_offloads,snitch_issues,snitch_load_latency,snitch_loads,snitch_occupancy,start,tend,total_ipc,tstart,fpss_fpu_fmadd_issues,fpss_stores
linalg_xdsl,336,1162,1158,2.988326848249028,0.0,257,768,0.7648809523809523,0.9922779922779924,259,0,0,0.7708333333333334,0,51.8,51.8,0,5,0.2,20,0,0,0.0595238095238095,827,0.0,0.8303571428571429,0.0,0,
baseline,2357,3174,3171,2.988326848249028,1.0,257,768,0.1090369113279592,0.2507317073170731,1025,512,512,0.4348748408994484,0,1.0,1.0,0,1025,0.442573402417962,1291,0,0,0.5477301654645736,818,0.0,0.982605006364022,0.0,0,256.0
