{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539234930809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539234930814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 00:15:30 2018 " "Processing started: Thu Oct 11 00:15:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539234930814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234930814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_2 -c lab6_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_2 -c lab6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234930814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539234931387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539234931387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file provided/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "provided/Synchronizers.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941283 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "provided/Synchronizers.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941283 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "provided/Synchronizers.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "provided/tristate.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "provided/test_memory.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file provided/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "provided/SLC3_2.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "provided/slc3.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "provided/memory_contents.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "provided/Mem2IO.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/Mem2IO.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "provided/lab6_toplevel.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "provided/ISDU.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/ISDU.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "provided/HexDriver.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_unit " "Found entity 1: pc_unit" {  } { { "pc.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_unit " "Found entity 1: mdr_unit" {  } { { "mdr.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/mdr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(54) " "Verilog HDL Declaration information at datapath.sv(54): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539234941345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_unit " "Found entity 1: alu_unit" {  } { { "alu.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_alu " "Found entity 1: addr_alu" {  } { { "addr_alu.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/addr_alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ben_unit " "Found entity 1: ben_unit" {  } { { "ben.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/ben.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539234941364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234941364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539234941438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "provided/lab6_toplevel.sv" "button_sync\[0\]" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "provided/lab6_toplevel.sv" "my_slc" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "provided/slc3.sv" "hex_driver3" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/slc3.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "provided/slc3.sv" "d0" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/slc3.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus slc3:my_slc\|datapath:d0\|bus:main_bus " "Elaborating entity \"bus\" for hierarchy \"slc3:my_slc\|datapath:d0\|bus:main_bus\"" {  } { { "datapath.sv" "main_bus" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941464 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(17) " "Verilog HDL Case Statement information at bus.sv(17): all case item expressions in this case statement are onehot" {  } { { "bus.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/bus.sv" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1539234941465 "|lab6_toplevel|slc3:my_slc|datapath:d0|bus:main_bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_unit slc3:my_slc\|datapath:d0\|pc_unit:pc_u " "Elaborating entity \"pc_unit\" for hierarchy \"slc3:my_slc\|datapath:d0\|pc_unit:pc_u\"" {  } { { "datapath.sv" "pc_u" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:my_slc\|datapath:d0\|pc_unit:pc_u\|register:pc_reg " "Elaborating entity \"register\" for hierarchy \"slc3:my_slc\|datapath:d0\|pc_unit:pc_u\|register:pc_reg\"" {  } { { "pc.sv" "pc_reg" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/pc.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_unit slc3:my_slc\|datapath:d0\|mdr_unit:mdr_u " "Elaborating entity \"mdr_unit\" for hierarchy \"slc3:my_slc\|datapath:d0\|mdr_unit:mdr_u\"" {  } { { "datapath.sv" "mdr_u" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file slc3:my_slc\|datapath:d0\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"slc3:my_slc\|datapath:d0\|reg_file:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_unit slc3:my_slc\|datapath:d0\|alu_unit:alu " "Elaborating entity \"alu_unit\" for hierarchy \"slc3:my_slc\|datapath:d0\|alu_unit:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_alu slc3:my_slc\|datapath:d0\|addr_alu:addr " "Elaborating entity \"addr_alu\" for hierarchy \"slc3:my_slc\|datapath:d0\|addr_alu:addr\"" {  } { { "datapath.sv" "addr" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ben_unit slc3:my_slc\|datapath:d0\|ben_unit:ben " "Elaborating entity \"ben_unit\" for hierarchy \"slc3:my_slc\|datapath:d0\|ben_unit:ben\"" {  } { { "datapath.sv" "ben" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "provided/slc3.sv" "memory_subsystem" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/slc3.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "provided/slc3.sv" "tr0" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/slc3.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "provided/slc3.sv" "state_controller" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/slc3.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941498 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(255) " "Verilog HDL Case Statement information at ISDU.sv(255): all case item expressions in this case statement are onehot" {  } { { "provided/ISDU.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/ISDU.sv" 255 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1539234941499 "|lab6_toplevel|slc3:my_slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "provided/lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941505 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "provided/test_memory.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539234941506 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "provided/test_memory.sv" "parser" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234941507 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "provided/lab6_toplevel.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539234942733 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "provided/lab6_toplevel.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539234942733 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "provided/lab6_toplevel.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539234942733 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "provided/lab6_toplevel.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539234942733 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "provided/lab6_toplevel.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539234942733 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "provided/lab6_toplevel.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539234942733 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "provided/lab6_toplevel.sv" "" { Text "C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539234942733 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1539234942733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539234942837 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1539234944133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Documents/School/ECE385/Lab6/output_files/lab6_2.map.smsg " "Generated suppressed messages file C:/Users/chris/Documents/School/ECE385/Lab6/output_files/lab6_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234944221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539234944608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539234944608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1006 " "Implemented 1006 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539234944807 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539234944807 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1539234944807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "877 " "Implemented 877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539234944807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539234944807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539234944862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 00:15:44 2018 " "Processing ended: Thu Oct 11 00:15:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539234944862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539234944862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539234944862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539234944862 ""}
