-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bd_19ea_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_in_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_empty_n : IN STD_LOGIC;
    stream_in_read : OUT STD_LOGIC;
    stream_csc_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream_csc_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_csc_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_csc_full_n : IN STD_LOGIC;
    stream_csc_write : OUT STD_LOGIC;
    add_ln134 : IN STD_LOGIC_VECTOR (11 downto 0);
    K12_load_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    K13_load_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    K11_load_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    thr_add131_cast : IN STD_LOGIC_VECTOR (21 downto 0);
    K22_load_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    K23_load_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    K21_load_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    thr_add62_cast : IN STD_LOGIC_VECTOR (21 downto 0);
    K32_load_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    K33_load_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    K31_load_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln134 : IN STD_LOGIC_VECTOR (21 downto 0);
    p_read12_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read13_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    ClipMax_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ClampMin_read : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of bd_19ea_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln136_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal stream_in_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal stream_csc_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_read13_cast_cast_fu_217_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_read13_cast_cast_reg_661 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_read12_cast_cast_fu_221_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_read12_cast_cast_reg_668 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln134_cast_fu_225_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln134_cast_reg_675 : STD_LOGIC_VECTOR (24 downto 0);
    signal K31_load_cast_cast_fu_229_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K31_load_cast_cast_reg_680 : STD_LOGIC_VECTOR (23 downto 0);
    signal K33_load_cast_cast_fu_233_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K33_load_cast_cast_reg_685 : STD_LOGIC_VECTOR (23 downto 0);
    signal K32_load_cast_cast_fu_237_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K32_load_cast_cast_reg_690 : STD_LOGIC_VECTOR (23 downto 0);
    signal thr_add62_cast_cast_fu_241_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal thr_add62_cast_cast_reg_695 : STD_LOGIC_VECTOR (24 downto 0);
    signal K21_load_cast_cast_fu_245_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K21_load_cast_cast_reg_700 : STD_LOGIC_VECTOR (23 downto 0);
    signal K23_load_cast_cast_fu_249_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K23_load_cast_cast_reg_705 : STD_LOGIC_VECTOR (23 downto 0);
    signal K22_load_cast_cast_fu_253_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K22_load_cast_cast_reg_710 : STD_LOGIC_VECTOR (23 downto 0);
    signal thr_add131_cast_cast_fu_257_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal thr_add131_cast_cast_reg_715 : STD_LOGIC_VECTOR (24 downto 0);
    signal K11_load_cast_cast_fu_261_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K11_load_cast_cast_reg_720 : STD_LOGIC_VECTOR (23 downto 0);
    signal K13_load_cast_cast_fu_265_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K13_load_cast_cast_reg_725 : STD_LOGIC_VECTOR (23 downto 0);
    signal K12_load_cast_cast_fu_269_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K12_load_cast_cast_reg_730 : STD_LOGIC_VECTOR (23 downto 0);
    signal Rpix_fu_298_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Rpix_reg_739 : STD_LOGIC_VECTOR (7 downto 0);
    signal Bpix_reg_744 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln106_1_fu_322_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln140_fu_326_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_fu_329_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_332_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln192_1_reg_770 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_337_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln192_2_reg_776 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_342_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln194_1_reg_782 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_347_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln194_2_reg_788 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_352_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln196_1_reg_794 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_357_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln196_2_reg_800 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln192_fu_368_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln192_reg_806 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln192_1_fu_384_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln192_1_reg_811 : STD_LOGIC_VECTOR (19 downto 0);
    signal Rres_reg_816 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln194_fu_414_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln194_reg_822 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln194_1_fu_430_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln194_1_reg_827 : STD_LOGIC_VECTOR (19 downto 0);
    signal Gres_reg_832 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln196_fu_460_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln196_reg_838 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln196_1_fu_476_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln196_1_reg_843 : STD_LOGIC_VECTOR (19 downto 0);
    signal Bres_reg_848 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln198_1_fu_537_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln198_1_reg_854 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln200_1_fu_587_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln200_1_reg_859 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln199_1_fu_601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln199_1_reg_864 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fu_98 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal x_3_fu_287_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_in_read_local : STD_LOGIC;
    signal or_ln205_3_fu_608_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal stream_csc_write_local : STD_LOGIC;
    signal Gpix_fu_302_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_332_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_332_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_337_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_337_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_342_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_342_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_347_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_347_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_352_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_352_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_357_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_357_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_616_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln192_2_fu_365_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln192_1_fu_362_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln192_4_fu_374_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln192_1_fu_378_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln192_4_fu_388_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln192_3_fu_371_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln192_2_fu_392_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_624_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln194_2_fu_411_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln194_1_fu_408_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln194_4_fu_420_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln194_1_fu_424_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln194_4_fu_434_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln194_3_fu_417_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln194_2_fu_438_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_632_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln196_2_fu_457_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln196_1_fu_454_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln196_4_fu_466_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln196_1_fu_470_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln196_4_fu_480_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln196_3_fu_463_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln196_2_fu_484_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln192_3_fu_500_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln198_1_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_520_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln198_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln198_fu_530_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln194_3_fu_504_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln196_3_fu_508_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln200_1_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_570_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln200_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln200_fu_580_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln199_1_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1_fu_552_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln199_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln199_fu_594_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_616_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_616_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_616_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_624_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_624_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_624_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_632_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_632_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_632_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_332_ce : STD_LOGIC;
    signal grp_fu_337_ce : STD_LOGIC;
    signal grp_fu_342_ce : STD_LOGIC;
    signal grp_fu_347_ce : STD_LOGIC;
    signal grp_fu_352_ce : STD_LOGIC;
    signal grp_fu_357_ce : STD_LOGIC;
    signal grp_fu_616_ce : STD_LOGIC;
    signal grp_fu_624_ce : STD_LOGIC;
    signal grp_fu_632_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bd_19ea_csc_0_mul_8ns_16s_24_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component bd_19ea_csc_0_mul_16s_8ns_24_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component bd_19ea_csc_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_8ns_16s_24_2_1_U74 : component bd_19ea_csc_0_mul_8ns_16s_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_332_p0,
        din1 => grp_fu_332_p1,
        ce => grp_fu_332_ce,
        dout => grp_fu_332_p2);

    mul_16s_8ns_24_2_1_U75 : component bd_19ea_csc_0_mul_16s_8ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_337_p0,
        din1 => grp_fu_337_p1,
        ce => grp_fu_337_ce,
        dout => grp_fu_337_p2);

    mul_8ns_16s_24_2_1_U76 : component bd_19ea_csc_0_mul_8ns_16s_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_342_p0,
        din1 => grp_fu_342_p1,
        ce => grp_fu_342_ce,
        dout => grp_fu_342_p2);

    mul_16s_8ns_24_2_1_U77 : component bd_19ea_csc_0_mul_16s_8ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_347_p0,
        din1 => grp_fu_347_p1,
        ce => grp_fu_347_ce,
        dout => grp_fu_347_p2);

    mul_8ns_16s_24_2_1_U78 : component bd_19ea_csc_0_mul_8ns_16s_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_352_p0,
        din1 => grp_fu_352_p1,
        ce => grp_fu_352_ce,
        dout => grp_fu_352_p2);

    mul_16s_8ns_24_2_1_U79 : component bd_19ea_csc_0_mul_16s_8ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_357_p0,
        din1 => grp_fu_357_p1,
        ce => grp_fu_357_ce,
        dout => grp_fu_357_p2);

    mac_muladd_16s_8ns_22s_25_4_1_U80 : component bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 22,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_616_p0,
        din1 => grp_fu_616_p1,
        din2 => grp_fu_616_p2,
        ce => grp_fu_616_ce,
        dout => grp_fu_616_p3);

    mac_muladd_16s_8ns_22s_25_4_1_U81 : component bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 22,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_624_p0,
        din1 => grp_fu_624_p1,
        din2 => grp_fu_624_p2,
        ce => grp_fu_624_ce,
        dout => grp_fu_624_p3);

    mac_muladd_16s_8ns_22s_25_4_1_U82 : component bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 22,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_632_p0,
        din1 => grp_fu_632_p1,
        din2 => grp_fu_632_p2,
        ce => grp_fu_632_ce,
        dout => grp_fu_632_p3);

    flow_control_loop_pipe_sequential_init_U : component bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    x_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln136_fu_281_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_98 <= x_3_fu_287_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_98 <= ap_const_lv12_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                Bpix_reg_744 <= stream_in_dout(23 downto 16);
                K11_load_cast_cast_reg_720 <= K11_load_cast_cast_fu_261_p1;
                K12_load_cast_cast_reg_730 <= K12_load_cast_cast_fu_269_p1;
                K13_load_cast_cast_reg_725 <= K13_load_cast_cast_fu_265_p1;
                K21_load_cast_cast_reg_700 <= K21_load_cast_cast_fu_245_p1;
                K22_load_cast_cast_reg_710 <= K22_load_cast_cast_fu_253_p1;
                K23_load_cast_cast_reg_705 <= K23_load_cast_cast_fu_249_p1;
                K31_load_cast_cast_reg_680 <= K31_load_cast_cast_fu_229_p1;
                K32_load_cast_cast_reg_690 <= K32_load_cast_cast_fu_237_p1;
                K33_load_cast_cast_reg_685 <= K33_load_cast_cast_fu_233_p1;
                Rpix_reg_739 <= Rpix_fu_298_p1;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    p_read12_cast_cast_reg_668(7 downto 0) <= p_read12_cast_cast_fu_221_p1(7 downto 0);
                    p_read13_cast_cast_reg_661(7 downto 0) <= p_read13_cast_cast_fu_217_p1(7 downto 0);
                sext_ln134_cast_reg_675 <= sext_ln134_cast_fu_225_p1;
                thr_add131_cast_cast_reg_715 <= thr_add131_cast_cast_fu_257_p1;
                thr_add62_cast_cast_reg_695 <= thr_add62_cast_cast_fu_241_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                Bres_reg_848 <= add_ln196_2_fu_484_p2(25 downto 12);
                Gres_reg_832 <= add_ln194_2_fu_438_p2(25 downto 12);
                Rres_reg_816 <= add_ln192_2_fu_392_p2(25 downto 12);
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                mul_ln192_1_reg_770 <= grp_fu_332_p2;
                mul_ln192_2_reg_776 <= grp_fu_337_p2;
                mul_ln194_1_reg_782 <= grp_fu_342_p2;
                mul_ln194_2_reg_788 <= grp_fu_347_p2;
                mul_ln196_1_reg_794 <= grp_fu_352_p2;
                mul_ln196_2_reg_800 <= grp_fu_357_p2;
                select_ln198_1_reg_854 <= select_ln198_1_fu_537_p3;
                select_ln199_1_reg_864 <= select_ln199_1_fu_601_p3;
                select_ln200_1_reg_859 <= select_ln200_1_fu_587_p3;
                trunc_ln192_1_reg_811 <= trunc_ln192_1_fu_384_p1;
                trunc_ln192_reg_806 <= trunc_ln192_fu_368_p1;
                trunc_ln194_1_reg_827 <= trunc_ln194_1_fu_430_p1;
                trunc_ln194_reg_822 <= trunc_ln194_fu_414_p1;
                trunc_ln196_1_reg_843 <= trunc_ln196_1_fu_476_p1;
                trunc_ln196_reg_838 <= trunc_ln196_fu_460_p1;
            end if;
        end if;
    end process;
    p_read13_cast_cast_reg_661(13 downto 8) <= "000000";
    p_read12_cast_cast_reg_668(13 downto 8) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Gpix_fu_302_p4 <= stream_in_dout(15 downto 8);
        K11_load_cast_cast_fu_261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K11_load_cast),24));

        K12_load_cast_cast_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K12_load_cast),24));

        K13_load_cast_cast_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K13_load_cast),24));

        K21_load_cast_cast_fu_245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K21_load_cast),24));

        K22_load_cast_cast_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K22_load_cast),24));

        K23_load_cast_cast_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K23_load_cast),24));

        K31_load_cast_cast_fu_229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K31_load_cast),24));

        K32_load_cast_cast_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K32_load_cast),24));

        K33_load_cast_cast_fu_233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K33_load_cast),24));

    Rpix_fu_298_p1 <= stream_in_dout(8 - 1 downto 0);
    add_ln192_1_fu_378_p2 <= std_logic_vector(signed(sext_ln192_2_fu_365_p1) + signed(sext_ln192_1_fu_362_p1));
    add_ln192_2_fu_392_p2 <= std_logic_vector(signed(sext_ln192_4_fu_388_p1) + signed(sext_ln192_3_fu_371_p1));
    add_ln192_3_fu_500_p2 <= std_logic_vector(unsigned(trunc_ln192_1_reg_811) + unsigned(trunc_ln192_reg_806));
    add_ln192_4_fu_374_p2 <= std_logic_vector(signed(mul_ln192_2_reg_776) + signed(mul_ln192_1_reg_770));
    add_ln194_1_fu_424_p2 <= std_logic_vector(signed(sext_ln194_2_fu_411_p1) + signed(sext_ln194_1_fu_408_p1));
    add_ln194_2_fu_438_p2 <= std_logic_vector(signed(sext_ln194_4_fu_434_p1) + signed(sext_ln194_3_fu_417_p1));
    add_ln194_3_fu_504_p2 <= std_logic_vector(unsigned(trunc_ln194_1_reg_827) + unsigned(trunc_ln194_reg_822));
    add_ln194_4_fu_420_p2 <= std_logic_vector(signed(mul_ln194_2_reg_788) + signed(mul_ln194_1_reg_782));
    add_ln196_1_fu_470_p2 <= std_logic_vector(signed(sext_ln196_2_fu_457_p1) + signed(sext_ln196_1_fu_454_p1));
    add_ln196_2_fu_484_p2 <= std_logic_vector(signed(sext_ln196_4_fu_480_p1) + signed(sext_ln196_3_fu_463_p1));
    add_ln196_3_fu_508_p2 <= std_logic_vector(unsigned(trunc_ln196_1_reg_843) + unsigned(trunc_ln196_reg_838));
    add_ln196_4_fu_466_p2 <= std_logic_vector(signed(mul_ln196_2_reg_800) + signed(mul_ln196_1_reg_794));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_block_state2_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_block_state2_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_block_state2_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(stream_in_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (stream_in_empty_n = ap_const_logic_0);
    end process;


    ap_block_state7_pp0_stage0_iter6_assign_proc : process(stream_csc_full_n)
    begin
                ap_block_state7_pp0_stage0_iter6 <= (stream_csc_full_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln136_fu_281_p2)
    begin
        if (((icmp_ln136_fu_281_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_98, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_2 <= ap_const_lv12_1;
        else 
            ap_sig_allocacmp_x_2 <= x_fu_98;
        end if; 
    end process;


    grp_fu_332_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_332_ce <= ap_const_logic_1;
        else 
            grp_fu_332_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_332_p0 <= zext_ln140_fu_326_p1(8 - 1 downto 0);
    grp_fu_332_p1 <= K13_load_cast_cast_reg_725(16 - 1 downto 0);

    grp_fu_337_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_337_ce <= ap_const_logic_1;
        else 
            grp_fu_337_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_337_p0 <= K11_load_cast_cast_reg_720(16 - 1 downto 0);
    grp_fu_337_p1 <= zext_ln106_fu_329_p1(8 - 1 downto 0);

    grp_fu_342_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_342_ce <= ap_const_logic_1;
        else 
            grp_fu_342_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_342_p0 <= zext_ln140_fu_326_p1(8 - 1 downto 0);
    grp_fu_342_p1 <= K23_load_cast_cast_reg_705(16 - 1 downto 0);

    grp_fu_347_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_347_ce <= ap_const_logic_1;
        else 
            grp_fu_347_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_347_p0 <= K21_load_cast_cast_reg_700(16 - 1 downto 0);
    grp_fu_347_p1 <= zext_ln106_fu_329_p1(8 - 1 downto 0);

    grp_fu_352_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_352_ce <= ap_const_logic_1;
        else 
            grp_fu_352_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_352_p0 <= zext_ln140_fu_326_p1(8 - 1 downto 0);
    grp_fu_352_p1 <= K33_load_cast_cast_reg_685(16 - 1 downto 0);

    grp_fu_357_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_357_ce <= ap_const_logic_1;
        else 
            grp_fu_357_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_357_p0 <= K31_load_cast_cast_reg_680(16 - 1 downto 0);
    grp_fu_357_p1 <= zext_ln106_fu_329_p1(8 - 1 downto 0);

    grp_fu_616_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_616_ce <= ap_const_logic_1;
        else 
            grp_fu_616_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_616_p0 <= K12_load_cast_cast_reg_730(16 - 1 downto 0);
    grp_fu_616_p1 <= zext_ln106_1_fu_322_p1(8 - 1 downto 0);
    grp_fu_616_p2 <= thr_add131_cast_cast_reg_715(22 - 1 downto 0);

    grp_fu_624_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_624_ce <= ap_const_logic_1;
        else 
            grp_fu_624_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_624_p0 <= K22_load_cast_cast_reg_710(16 - 1 downto 0);
    grp_fu_624_p1 <= zext_ln106_1_fu_322_p1(8 - 1 downto 0);
    grp_fu_624_p2 <= thr_add62_cast_cast_reg_695(22 - 1 downto 0);

    grp_fu_632_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_632_ce <= ap_const_logic_1;
        else 
            grp_fu_632_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_632_p0 <= K32_load_cast_cast_reg_690(16 - 1 downto 0);
    grp_fu_632_p1 <= zext_ln106_1_fu_322_p1(8 - 1 downto 0);
    grp_fu_632_p2 <= sext_ln134_cast_reg_675(22 - 1 downto 0);
    icmp_ln136_fu_281_p2 <= "1" when (ap_sig_allocacmp_x_2 = add_ln134) else "0";
    icmp_ln198_1_fu_516_p2 <= "1" when (signed(Rres_reg_816) > signed(p_read13_cast_cast_reg_661)) else "0";
    icmp_ln198_fu_512_p2 <= "1" when (signed(Rres_reg_816) < signed(p_read12_cast_cast_reg_668)) else "0";
    icmp_ln199_1_fu_548_p2 <= "1" when (signed(Gres_reg_832) > signed(p_read13_cast_cast_reg_661)) else "0";
    icmp_ln199_fu_544_p2 <= "1" when (signed(Gres_reg_832) < signed(p_read12_cast_cast_reg_668)) else "0";
    icmp_ln200_1_fu_566_p2 <= "1" when (signed(Bres_reg_848) > signed(p_read13_cast_cast_reg_661)) else "0";
    icmp_ln200_fu_562_p2 <= "1" when (signed(Bres_reg_848) < signed(p_read12_cast_cast_reg_668)) else "0";
    or_ln205_3_fu_608_p4 <= ((select_ln200_1_reg_859 & select_ln199_1_reg_864) & select_ln198_1_reg_854);
    p_read12_cast_cast_fu_221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read12_cast),14));
    p_read13_cast_cast_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read13_cast),14));
    select_ln198_1_fu_537_p3 <= 
        ClampMin_read when (icmp_ln198_fu_512_p2(0) = '1') else 
        select_ln198_fu_530_p3;
    select_ln198_fu_530_p3 <= 
        ClipMax_read when (icmp_ln198_1_fu_516_p2(0) = '1') else 
        trunc_ln_fu_520_p4;
    select_ln199_1_fu_601_p3 <= 
        ClampMin_read when (icmp_ln199_fu_544_p2(0) = '1') else 
        select_ln199_fu_594_p3;
    select_ln199_fu_594_p3 <= 
        ClipMax_read when (icmp_ln199_1_fu_548_p2(0) = '1') else 
        trunc_ln1_fu_552_p4;
    select_ln200_1_fu_587_p3 <= 
        ClampMin_read when (icmp_ln200_fu_562_p2(0) = '1') else 
        select_ln200_fu_580_p3;
    select_ln200_fu_580_p3 <= 
        ClipMax_read when (icmp_ln200_1_fu_566_p2(0) = '1') else 
        trunc_ln2_fu_570_p4;
        sext_ln134_cast_fu_225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln134),25));

        sext_ln192_1_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln192_1_reg_770),25));

        sext_ln192_2_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln192_2_reg_776),25));

        sext_ln192_3_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_616_p3),26));

        sext_ln192_4_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln192_1_fu_378_p2),26));

        sext_ln194_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln194_1_reg_782),25));

        sext_ln194_2_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln194_2_reg_788),25));

        sext_ln194_3_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_624_p3),26));

        sext_ln194_4_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln194_1_fu_424_p2),26));

        sext_ln196_1_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln196_1_reg_794),25));

        sext_ln196_2_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln196_2_reg_800),25));

        sext_ln196_3_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_632_p3),26));

        sext_ln196_4_fu_480_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln196_1_fu_470_p2),26));


    stream_csc_blk_n_assign_proc : process(ap_enable_reg_pp0_iter6, stream_csc_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            stream_csc_blk_n <= stream_csc_full_n;
        else 
            stream_csc_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_csc_din <= or_ln205_3_fu_608_p4;
    stream_csc_write <= stream_csc_write_local;

    stream_csc_write_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            stream_csc_write_local <= ap_const_logic_1;
        else 
            stream_csc_write_local <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, stream_in_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_in_blk_n <= stream_in_empty_n;
        else 
            stream_in_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_in_read <= stream_in_read_local;

    stream_in_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_in_read_local <= ap_const_logic_1;
        else 
            stream_in_read_local <= ap_const_logic_0;
        end if; 
    end process;

        thr_add131_cast_cast_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(thr_add131_cast),25));

        thr_add62_cast_cast_fu_241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(thr_add62_cast),25));

    trunc_ln192_1_fu_384_p1 <= add_ln192_4_fu_374_p2(20 - 1 downto 0);
    trunc_ln192_fu_368_p1 <= grp_fu_616_p3(20 - 1 downto 0);
    trunc_ln194_1_fu_430_p1 <= add_ln194_4_fu_420_p2(20 - 1 downto 0);
    trunc_ln194_fu_414_p1 <= grp_fu_624_p3(20 - 1 downto 0);
    trunc_ln196_1_fu_476_p1 <= add_ln196_4_fu_466_p2(20 - 1 downto 0);
    trunc_ln196_fu_460_p1 <= grp_fu_632_p3(20 - 1 downto 0);
    trunc_ln1_fu_552_p4 <= add_ln194_3_fu_504_p2(19 downto 12);
    trunc_ln2_fu_570_p4 <= add_ln196_3_fu_508_p2(19 downto 12);
    trunc_ln_fu_520_p4 <= add_ln192_3_fu_500_p2(19 downto 12);
    x_3_fu_287_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_2) + unsigned(ap_const_lv12_1));
    zext_ln106_1_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Gpix_fu_302_p4),24));
    zext_ln106_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Rpix_reg_739),24));
    zext_ln140_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Bpix_reg_744),24));
end behav;
