// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_samepad_dout,
        conv3_samepad_num_data_valid,
        conv3_samepad_fifo_cap,
        conv3_samepad_empty_n,
        conv3_samepad_read,
        conv3_sild_din,
        conv3_sild_num_data_valid,
        conv3_sild_fifo_cap,
        conv3_sild_full_n,
        conv3_sild_write,
        mul_ln93,
        sub143,
        div42_cast,
        empty_48,
        baseIter,
        zext_ln98,
        add_ln95,
        max_cycles,
        cycles_read_block,
        add_ln98,
        cycles_write_block,
        add63,
        empty_49,
        add_ln95_1,
        K_1,
        empty_50,
        empty
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] conv3_samepad_dout;
input  [3:0] conv3_samepad_num_data_valid;
input  [3:0] conv3_samepad_fifo_cap;
input   conv3_samepad_empty_n;
output   conv3_samepad_read;
output  [511:0] conv3_sild_din;
input  [2:0] conv3_sild_num_data_valid;
input  [2:0] conv3_sild_fifo_cap;
input   conv3_sild_full_n;
output   conv3_sild_write;
input  [59:0] mul_ln93;
input  [31:0] sub143;
input  [11:0] div42_cast;
input  [27:0] empty_48;
input  [31:0] baseIter;
input  [27:0] zext_ln98;
input  [31:0] add_ln95;
input  [31:0] max_cycles;
input  [31:0] cycles_read_block;
input  [31:0] add_ln98;
input  [31:0] cycles_write_block;
input  [31:0] add63;
input  [11:0] empty_49;
input  [31:0] add_ln95_1;
input  [31:0] K_1;
input  [3:0] empty_50;
input  [3:0] empty;

reg ap_idle;
reg conv3_samepad_read;
reg conv3_sild_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln121_reg_1260;
reg   [0:0] icmp_ln121_reg_1260_pp0_iter7_reg;
reg   [0:0] and_ln164_reg_1285;
reg   [0:0] and_ln164_reg_1285_pp0_iter7_reg;
reg    ap_predicate_op246_read_state9;
reg    ap_block_state9_pp0_stage0_iter8;
reg   [0:0] icmp_ln121_reg_1260_pp0_iter8_reg;
reg   [0:0] icmp_ln138_reg_1264;
reg   [0:0] icmp_ln138_reg_1264_pp0_iter8_reg;
reg    ap_predicate_op255_write_state10;
reg    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln114_fu_414_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    conv3_samepad_blk_n;
wire    ap_block_pp0_stage0;
reg    conv3_sild_blk_n;
reg   [3:0] reg_324;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln121_reg_1260_pp0_iter2_reg;
reg   [0:0] and_ln164_reg_1285_pp0_iter2_reg;
wire   [31:0] zext_ln98_cast_fu_328_p1;
reg   [31:0] zext_ln98_cast_reg_1227;
wire   [31:0] p_cast_fu_332_p1;
reg   [31:0] p_cast_reg_1232;
wire   [11:0] trunc_ln117_fu_456_p1;
reg   [11:0] trunc_ln117_reg_1243;
reg   [11:0] trunc_ln117_reg_1243_pp0_iter2_reg;
wire   [11:0] trunc_ln117_3_fu_468_p1;
reg   [11:0] trunc_ln117_3_reg_1248;
reg   [11:0] trunc_ln117_3_reg_1248_pp0_iter2_reg;
wire  signed [11:0] trunc_ln117_4_fu_472_p1;
wire   [0:0] icmp_ln121_fu_476_p2;
reg   [0:0] icmp_ln121_reg_1260_pp0_iter3_reg;
reg   [0:0] icmp_ln121_reg_1260_pp0_iter4_reg;
reg   [0:0] icmp_ln121_reg_1260_pp0_iter5_reg;
reg   [0:0] icmp_ln121_reg_1260_pp0_iter6_reg;
wire   [0:0] icmp_ln138_fu_481_p2;
reg   [0:0] icmp_ln138_reg_1264_pp0_iter2_reg;
reg   [0:0] icmp_ln138_reg_1264_pp0_iter3_reg;
reg   [0:0] icmp_ln138_reg_1264_pp0_iter4_reg;
reg   [0:0] icmp_ln138_reg_1264_pp0_iter5_reg;
reg   [0:0] icmp_ln138_reg_1264_pp0_iter6_reg;
reg   [0:0] icmp_ln138_reg_1264_pp0_iter7_reg;
wire   [0:0] and_ln164_fu_688_p2;
reg   [0:0] and_ln164_reg_1285_pp0_iter3_reg;
reg   [0:0] and_ln164_reg_1285_pp0_iter4_reg;
reg   [0:0] and_ln164_reg_1285_pp0_iter5_reg;
reg   [0:0] and_ln164_reg_1285_pp0_iter6_reg;
wire   [0:0] icmp_ln168_fu_703_p2;
reg   [0:0] icmp_ln168_reg_1289;
reg   [0:0] icmp_ln168_reg_1289_pp0_iter2_reg;
wire   [0:0] grp_fu_302_p2;
reg   [0:0] icmp_ln171_reg_1293;
reg   [0:0] icmp_ln171_reg_1293_pp0_iter2_reg;
wire   [0:0] icmp_ln125_fu_769_p2;
reg   [0:0] icmp_ln125_reg_1297;
reg   [0:0] icmp_ln125_reg_1297_pp0_iter2_reg;
reg   [0:0] icmp_ln128_reg_1301;
reg   [0:0] icmp_ln128_reg_1301_pp0_iter2_reg;
wire   [0:0] icmp_ln187_fu_823_p2;
reg   [0:0] icmp_ln187_reg_1305;
reg   [0:0] icmp_ln187_reg_1305_pp0_iter2_reg;
wire   [11:0] grp_fu_998_p4;
reg  signed [11:0] add_ln143_reg_1310;
reg  signed [11:0] add_ln143_reg_1310_pp0_iter5_reg;
reg  signed [11:0] add_ln143_reg_1310_pp0_iter6_reg;
reg  signed [11:0] add_ln143_reg_1310_pp0_iter7_reg;
(* use_dsp48 = "no" *) wire   [11:0] add_ln166_1_fu_946_p2;
reg   [11:0] add_ln166_1_reg_1315;
reg   [11:0] add_ln166_1_reg_1315_pp0_iter5_reg;
reg   [11:0] add_ln166_1_reg_1315_pp0_iter6_reg;
reg   [11:0] add_ln166_1_reg_1315_pp0_iter7_reg;
(* use_dsp48 = "no" *) wire   [11:0] add_ln123_1_fu_961_p2;
reg   [11:0] add_ln123_1_reg_1320;
reg   [11:0] add_ln123_1_reg_1320_pp0_iter5_reg;
reg   [11:0] add_ln123_1_reg_1320_pp0_iter6_reg;
reg   [11:0] add_ln123_1_reg_1320_pp0_iter7_reg;
reg   [11:0] row_buffer_address0;
reg    row_buffer_ce0;
reg    row_buffer_we0;
wire   [11:0] row_buffer_address1;
reg    row_buffer_ce1;
wire   [511:0] row_buffer_q1;
wire   [63:0] zext_ln143_fu_985_p1;
wire   [63:0] zext_ln166_fu_990_p1;
wire   [63:0] zext_ln123_fu_994_p1;
reg   [31:0] rep_fu_90;
wire   [31:0] rep_1_fu_852_p2;
wire    ap_loop_init;
reg   [59:0] indvar_flatten_fu_94;
wire   [59:0] add_ln114_fu_419_p2;
reg   [3:0] current_block_read_fu_98;
wire   [3:0] current_block_read_3_fu_650_p3;
wire   [3:0] current_block_read_5_fu_828_p3;
wire   [0:0] icmp_ln144_fu_525_p2;
wire   [0:0] icmp_ln147_fu_544_p2;
wire   [0:0] icmp_ln150_fu_568_p2;
wire   [0:0] icmp_ln153_fu_597_p2;
reg   [3:0] ap_sig_allocacmp_current_block_read_4;
reg   [31:0] k_y_fu_102;
wire   [31:0] k_y_1_fu_591_p2;
reg   [31:0] ofm_x_fu_106;
wire   [31:0] ofm_x_1_fu_562_p2;
reg   [3:0] current_block_write_fu_110;
wire   [3:0] current_block_write_4_fu_903_p3;
wire   [3:0] grp_fu_318_p2;
wire   [3:0] current_block_write_6_fu_924_p3;
reg   [3:0] ap_sig_allocacmp_current_block_write_5;
reg   [31:0] count_simd_fu_114;
wire   [31:0] count_simd_1_fu_538_p2;
reg   [31:0] read_block_fu_118;
wire   [31:0] grp_fu_307_p2;
wire   [31:0] read_block_8_fu_844_p3;
reg   [31:0] ap_sig_allocacmp_read_block_7;
reg   [31:0] cnt_fu_122;
wire   [31:0] cnt_1_fu_519_p2;
reg   [31:0] counter_internal_block_fu_126;
wire   [31:0] counter_internal_block_5_fu_744_p3;
reg   [31:0] current_line_w_fu_130;
wire   [31:0] grp_fu_296_p2;
reg   [31:0] inp_fu_134;
wire   [31:0] inp_4_fu_757_p2;
wire   [31:0] inp_6_fu_836_p3;
reg   [31:0] ap_sig_allocacmp_inp_5;
reg   [31:0] current_line_simd_fu_138;
wire   [31:0] current_line_simd_2_fu_697_p2;
wire   [31:0] current_line_simd_1_fu_763_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln117_fu_443_p2;
wire   [3:0] trunc_ln140_fu_495_p1;
wire   [3:0] block_read_K_fu_499_p2;
wire   [3:0] grp_fu_509_p0;
wire  signed [11:0] mul_ln143_fu_514_p0;
wire   [3:0] current_block_read_1_fu_625_p2;
wire   [31:0] zext_ln157_fu_630_p1;
wire   [0:0] icmp_ln157_fu_634_p2;
wire   [0:0] xor_ln157_fu_639_p2;
wire   [3:0] current_block_read_2_fu_645_p2;
wire   [0:0] icmp_ln164_fu_678_p2;
wire   [0:0] icmp_ln164_1_fu_683_p2;
wire   [31:0] counter_internal_block_4_fu_733_p2;
wire   [0:0] icmp_ln182_fu_739_p2;
wire   [31:0] select_ln103_fu_448_p3;
wire   [31:0] zext_ln177_fu_883_p1;
wire   [0:0] icmp_ln177_fu_887_p2;
wire   [0:0] xor_ln177_fu_892_p2;
wire   [3:0] current_block_write_3_fu_898_p2;
wire   [11:0] or_ln1_fu_936_p4;
wire  signed [11:0] add_ln166_1_fu_946_p1;
wire   [11:0] grp_fu_1006_p3;
wire   [11:0] or_ln_fu_951_p4;
wire  signed [11:0] add_ln123_1_fu_961_p1;
wire   [11:0] grp_fu_1013_p3;
wire   [3:0] grp_fu_509_p2;
wire   [3:0] trunc_ln105_fu_966_p1;
wire   [11:0] tmp_5_fu_970_p4;
(* use_dsp48 = "no" *) wire   [11:0] add_ln143_1_fu_980_p2;
wire   [11:0] grp_fu_998_p0;
wire   [11:0] mul_ln143_fu_514_p2;
reg    grp_fu_509_ce;
reg    grp_fu_998_ce;
reg    grp_fu_1006_ce;
reg    grp_fu_1013_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [31:0] grp_fu_509_p00;
reg    ap_condition_399;
reg    ap_condition_407;
reg    ap_condition_958;
reg    ap_condition_967;
reg    ap_condition_974;
reg    ap_condition_979;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 rep_fu_90 = 32'd0;
#0 indvar_flatten_fu_94 = 60'd0;
#0 current_block_read_fu_98 = 4'd0;
#0 k_y_fu_102 = 32'd0;
#0 ofm_x_fu_106 = 32'd0;
#0 current_block_write_fu_110 = 4'd0;
#0 count_simd_fu_114 = 32'd0;
#0 read_block_fu_118 = 32'd0;
#0 cnt_fu_122 = 32'd0;
#0 counter_internal_block_fu_126 = 32'd0;
#0 current_line_w_fu_130 = 32'd0;
#0 inp_fu_134 = 32'd0;
#0 current_line_simd_fu_138 = 32'd0;
#0 ap_done_reg = 1'b0;
end

top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 512 ),
    .AddressRange( 2720 ),
    .AddressWidth( 12 ))
row_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_buffer_address0),
    .ce0(row_buffer_ce0),
    .we0(row_buffer_we0),
    .d0(conv3_samepad_dout),
    .address1(row_buffer_address1),
    .ce1(row_buffer_ce1),
    .q1(row_buffer_q1)
);

top_urem_4ns_32ns_4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 4 ))
urem_4ns_32ns_4_8_1_U620(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_509_p0),
    .din1(add63),
    .ce(grp_fu_509_ce),
    .dout(grp_fu_509_p2)
);

top_mul_12s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_12s_12s_12_1_1_U621(
    .din0(mul_ln143_fu_514_p0),
    .din1(empty_49),
    .dout(mul_ln143_fu_514_p2)
);

top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
ama_addmuladd_12ns_12ns_12s_12ns_12_4_1_U622(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_998_p0),
    .din1(mul_ln143_fu_514_p2),
    .din2(div42_cast),
    .din3(trunc_ln117_reg_1243_pp0_iter2_reg),
    .ce(grp_fu_998_ce),
    .dout(grp_fu_998_p4)
);

top_mac_muladd_12s_12s_12ns_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mac_muladd_12s_12s_12ns_12_4_1_U623(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln117_4_fu_472_p1),
    .din1(div42_cast),
    .din2(trunc_ln117_3_reg_1248_pp0_iter2_reg),
    .ce(grp_fu_1006_ce),
    .dout(grp_fu_1006_p3)
);

top_mac_muladd_12s_12s_12ns_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mac_muladd_12s_12s_12ns_12_4_1_U624(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln117_4_fu_472_p1),
    .din1(div42_cast),
    .din2(trunc_ln117_3_reg_1248_pp0_iter2_reg),
    .ce(grp_fu_1013_ce),
    .dout(grp_fu_1013_p3)
);

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_544_p2 == 1'd0) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln150_fu_568_p2 == 1'd0) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_fu_597_p2 == 1'd0) & (icmp_ln150_fu_568_p2 == 1'd1) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_fu_597_p2 == 1'd1) & (icmp_ln150_fu_568_p2 == 1'd1) 
    & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_fu_122 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln144_fu_525_p2 == 1'd0) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
        cnt_fu_122 <= cnt_1_fu_519_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln150_fu_568_p2 == 1'd0) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_fu_597_p2 == 1'd0) & (icmp_ln150_fu_568_p2 == 1'd1) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_fu_597_p2 == 1'd1) & (icmp_ln150_fu_568_p2 == 1'd1) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        count_simd_fu_114 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_544_p2 == 1'd0) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
        count_simd_fu_114 <= count_simd_1_fu_538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            counter_internal_block_fu_126 <= 32'd0;
        end else if ((1'b1 == ap_condition_958)) begin
            counter_internal_block_fu_126 <= counter_internal_block_5_fu_744_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            current_block_read_fu_98 <= 4'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
            current_block_read_fu_98 <= current_block_read_5_fu_828_p3;
        end else if ((1'b1 == ap_condition_967)) begin
            current_block_read_fu_98 <= current_block_read_3_fu_650_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            current_block_write_fu_110 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            current_block_write_fu_110 <= current_block_write_6_fu_924_p3;
        end else if ((1'b1 == ap_condition_979)) begin
            current_block_write_fu_110 <= grp_fu_318_p2;
        end else if ((1'b1 == ap_condition_974)) begin
            current_block_write_fu_110 <= current_block_write_4_fu_903_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_fu_769_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
        current_line_simd_fu_138 <= current_line_simd_1_fu_763_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_fu_769_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln164_fu_688_p2) & (icmp_ln168_fu_703_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        current_line_simd_fu_138 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln164_fu_688_p2) & (icmp_ln168_fu_703_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
        current_line_simd_fu_138 <= current_line_simd_2_fu_697_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_fu_769_p2 == 1'd1) & (grp_fu_302_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln164_fu_688_p2) & (grp_fu_302_p2 == 1'd1) & (icmp_ln168_fu_703_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        current_line_w_fu_130 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_fu_769_p2 == 1'd1) & (grp_fu_302_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln164_fu_688_p2) & (grp_fu_302_p2 == 1'd0) & (icmp_ln168_fu_703_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)))) begin
        current_line_w_fu_130 <= grp_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_94 <= 60'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
            indvar_flatten_fu_94 <= add_ln114_fu_419_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_fu_134 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
        inp_fu_134 <= inp_6_fu_836_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_fu_769_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_fu_769_p2 == 1'd1) & (grp_fu_302_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_fu_769_p2 == 1'd1) & (grp_fu_302_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)))) begin
        inp_fu_134 <= inp_4_fu_757_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_fu_597_p2 == 1'd1) & (icmp_ln150_fu_568_p2 == 1'd1) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_y_fu_102 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_fu_597_p2 == 1'd0) & (icmp_ln150_fu_568_p2 == 1'd1) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
        k_y_fu_102 <= k_y_1_fu_591_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln150_fu_568_p2 == 1'd1) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ofm_x_fu_106 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln150_fu_568_p2 == 1'd0) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
        ofm_x_fu_106 <= ofm_x_1_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_block_fu_118 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
        read_block_fu_118 <= read_block_8_fu_844_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_fu_769_p2 == 1'd1) & (grp_fu_302_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln164_fu_688_p2) & (grp_fu_302_p2 == 1'd1) & (icmp_ln168_fu_703_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)))) begin
        read_block_fu_118 <= grp_fu_307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            rep_fu_90 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
            rep_fu_90 <= rep_1_fu_852_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln123_1_reg_1320 <= add_ln123_1_fu_961_p2;
        add_ln123_1_reg_1320_pp0_iter5_reg <= add_ln123_1_reg_1320;
        add_ln123_1_reg_1320_pp0_iter6_reg <= add_ln123_1_reg_1320_pp0_iter5_reg;
        add_ln123_1_reg_1320_pp0_iter7_reg <= add_ln123_1_reg_1320_pp0_iter6_reg;
        add_ln143_reg_1310_pp0_iter5_reg <= add_ln143_reg_1310;
        add_ln143_reg_1310_pp0_iter6_reg <= add_ln143_reg_1310_pp0_iter5_reg;
        add_ln143_reg_1310_pp0_iter7_reg <= add_ln143_reg_1310_pp0_iter6_reg;
        add_ln166_1_reg_1315 <= add_ln166_1_fu_946_p2;
        add_ln166_1_reg_1315_pp0_iter5_reg <= add_ln166_1_reg_1315;
        add_ln166_1_reg_1315_pp0_iter6_reg <= add_ln166_1_reg_1315_pp0_iter5_reg;
        add_ln166_1_reg_1315_pp0_iter7_reg <= add_ln166_1_reg_1315_pp0_iter6_reg;
        and_ln164_reg_1285_pp0_iter2_reg <= and_ln164_reg_1285;
        and_ln164_reg_1285_pp0_iter3_reg <= and_ln164_reg_1285_pp0_iter2_reg;
        and_ln164_reg_1285_pp0_iter4_reg <= and_ln164_reg_1285_pp0_iter3_reg;
        and_ln164_reg_1285_pp0_iter5_reg <= and_ln164_reg_1285_pp0_iter4_reg;
        and_ln164_reg_1285_pp0_iter6_reg <= and_ln164_reg_1285_pp0_iter5_reg;
        and_ln164_reg_1285_pp0_iter7_reg <= and_ln164_reg_1285_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        icmp_ln121_reg_1260_pp0_iter2_reg <= icmp_ln121_reg_1260;
        icmp_ln121_reg_1260_pp0_iter3_reg <= icmp_ln121_reg_1260_pp0_iter2_reg;
        icmp_ln121_reg_1260_pp0_iter4_reg <= icmp_ln121_reg_1260_pp0_iter3_reg;
        icmp_ln121_reg_1260_pp0_iter5_reg <= icmp_ln121_reg_1260_pp0_iter4_reg;
        icmp_ln121_reg_1260_pp0_iter6_reg <= icmp_ln121_reg_1260_pp0_iter5_reg;
        icmp_ln121_reg_1260_pp0_iter7_reg <= icmp_ln121_reg_1260_pp0_iter6_reg;
        icmp_ln121_reg_1260_pp0_iter8_reg <= icmp_ln121_reg_1260_pp0_iter7_reg;
        icmp_ln125_reg_1297_pp0_iter2_reg <= icmp_ln125_reg_1297;
        icmp_ln128_reg_1301_pp0_iter2_reg <= icmp_ln128_reg_1301;
        icmp_ln138_reg_1264_pp0_iter2_reg <= icmp_ln138_reg_1264;
        icmp_ln138_reg_1264_pp0_iter3_reg <= icmp_ln138_reg_1264_pp0_iter2_reg;
        icmp_ln138_reg_1264_pp0_iter4_reg <= icmp_ln138_reg_1264_pp0_iter3_reg;
        icmp_ln138_reg_1264_pp0_iter5_reg <= icmp_ln138_reg_1264_pp0_iter4_reg;
        icmp_ln138_reg_1264_pp0_iter6_reg <= icmp_ln138_reg_1264_pp0_iter5_reg;
        icmp_ln138_reg_1264_pp0_iter7_reg <= icmp_ln138_reg_1264_pp0_iter6_reg;
        icmp_ln138_reg_1264_pp0_iter8_reg <= icmp_ln138_reg_1264_pp0_iter7_reg;
        icmp_ln168_reg_1289_pp0_iter2_reg <= icmp_ln168_reg_1289;
        icmp_ln171_reg_1293_pp0_iter2_reg <= icmp_ln171_reg_1293;
        icmp_ln187_reg_1305_pp0_iter2_reg <= icmp_ln187_reg_1305;
        trunc_ln117_3_reg_1248_pp0_iter2_reg <= trunc_ln117_3_reg_1248;
        trunc_ln117_reg_1243_pp0_iter2_reg <= trunc_ln117_reg_1243;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        add_ln143_reg_1310 <= grp_fu_998_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln164_reg_1285 <= and_ln164_fu_688_p2;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln121_reg_1260 <= icmp_ln121_fu_476_p2;
        icmp_ln125_reg_1297 <= icmp_ln125_fu_769_p2;
        icmp_ln138_reg_1264 <= icmp_ln138_fu_481_p2;
        icmp_ln168_reg_1289 <= icmp_ln168_fu_703_p2;
        icmp_ln187_reg_1305 <= icmp_ln187_fu_823_p2;
        p_cast_reg_1232[27 : 0] <= p_cast_fu_332_p1[27 : 0];
        trunc_ln117_3_reg_1248 <= trunc_ln117_3_fu_468_p1;
        trunc_ln117_reg_1243 <= trunc_ln117_fu_456_p1;
        zext_ln98_cast_reg_1227[27 : 0] <= zext_ln98_cast_fu_328_p1[27 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln128_reg_1301 <= grp_fu_302_p2;
        icmp_ln171_reg_1293 <= grp_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln164_reg_1285_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln121_reg_1260_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln121_reg_1260_pp0_iter2_reg == 1'd1)))) begin
        reg_324 <= current_block_write_fu_110;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln153_fu_597_p2 == 1'd1) & (icmp_ln150_fu_568_p2 == 1'd1) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0))) begin
        ap_sig_allocacmp_current_block_read_4 = current_block_read_3_fu_650_p3;
    end else begin
        ap_sig_allocacmp_current_block_read_4 = current_block_read_fu_98;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_407)) begin
            ap_sig_allocacmp_current_block_write_5 = grp_fu_318_p2;
        end else if ((1'b1 == ap_condition_399)) begin
            ap_sig_allocacmp_current_block_write_5 = current_block_write_4_fu_903_p3;
        end else begin
            ap_sig_allocacmp_current_block_write_5 = current_block_write_fu_110;
        end
    end else begin
        ap_sig_allocacmp_current_block_write_5 = current_block_write_fu_110;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln125_fu_769_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln125_fu_769_p2 == 1'd1) & (grp_fu_302_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln125_fu_769_p2 == 1'd1) & (grp_fu_302_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)))) begin
        ap_sig_allocacmp_inp_5 = inp_4_fu_757_p2;
    end else begin
        ap_sig_allocacmp_inp_5 = inp_fu_134;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln125_fu_769_p2 == 1'd1) & (grp_fu_302_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln164_fu_688_p2) & (grp_fu_302_p2 == 1'd1) & (icmp_ln168_fu_703_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_414_p2 == 1'd0)))) begin
        ap_sig_allocacmp_read_block_7 = grp_fu_307_p2;
    end else begin
        ap_sig_allocacmp_read_block_7 = read_block_fu_118;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln121_reg_1260_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op246_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        conv3_samepad_blk_n = conv3_samepad_empty_n;
    end else begin
        conv3_samepad_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln121_reg_1260_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op246_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        conv3_samepad_read = 1'b1;
    end else begin
        conv3_samepad_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op255_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        conv3_sild_blk_n = conv3_sild_full_n;
    end else begin
        conv3_sild_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op255_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        conv3_sild_write = 1'b1;
    end else begin
        conv3_sild_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1006_ce = 1'b1;
    end else begin
        grp_fu_1006_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1013_ce = 1'b1;
    end else begin
        grp_fu_1013_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_509_ce = 1'b1;
    end else begin
        grp_fu_509_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_998_ce = 1'b1;
    end else begin
        grp_fu_998_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((icmp_ln121_reg_1260_pp0_iter7_reg == 1'd1)) begin
            row_buffer_address0 = zext_ln123_fu_994_p1;
        end else if (((1'd1 == and_ln164_reg_1285_pp0_iter7_reg) & (icmp_ln121_reg_1260_pp0_iter7_reg == 1'd0))) begin
            row_buffer_address0 = zext_ln166_fu_990_p1;
        end else begin
            row_buffer_address0 = 'bx;
        end
    end else begin
        row_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln121_reg_1260_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln164_reg_1285_pp0_iter7_reg) & (icmp_ln121_reg_1260_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        row_buffer_ce0 = 1'b1;
    end else begin
        row_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        row_buffer_ce1 = 1'b1;
    end else begin
        row_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln121_reg_1260_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln164_reg_1285_pp0_iter7_reg) & (icmp_ln121_reg_1260_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        row_buffer_we0 = 1'b1;
    end else begin
        row_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_fu_419_p2 = (indvar_flatten_fu_94 + 60'd1);

assign add_ln123_1_fu_961_p1 = grp_fu_1013_p3;

assign add_ln123_1_fu_961_p2 = ($signed(or_ln_fu_951_p4) + $signed(add_ln123_1_fu_961_p1));

assign add_ln143_1_fu_980_p2 = ($signed(tmp_5_fu_970_p4) + $signed(add_ln143_reg_1310_pp0_iter7_reg));

assign add_ln166_1_fu_946_p1 = grp_fu_1006_p3;

assign add_ln166_1_fu_946_p2 = ($signed(or_ln1_fu_936_p4) + $signed(add_ln166_1_fu_946_p1));

assign and_ln164_fu_688_p2 = (icmp_ln164_fu_678_p2 & icmp_ln164_1_fu_683_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9)));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter9 = ((ap_predicate_op255_write_state10 == 1'b1) & (conv3_sild_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8 = (((icmp_ln121_reg_1260_pp0_iter7_reg == 1'd1) & (conv3_samepad_empty_n == 1'b0)) | ((ap_predicate_op246_read_state9 == 1'b1) & (conv3_samepad_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_399 = ((1'd1 == and_ln164_reg_1285_pp0_iter2_reg) & (icmp_ln171_reg_1293_pp0_iter2_reg == 1'd1) & (icmp_ln168_reg_1289_pp0_iter2_reg == 1'd1) & (icmp_ln121_reg_1260_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_407 = ((icmp_ln128_reg_1301_pp0_iter2_reg == 1'd1) & (icmp_ln125_reg_1297_pp0_iter2_reg == 1'd1) & (icmp_ln121_reg_1260_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_condition_958 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (icmp_ln114_fu_414_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_967 = ((icmp_ln153_fu_597_p2 == 1'd1) & (icmp_ln150_fu_568_p2 == 1'd1) & (icmp_ln147_fu_544_p2 == 1'd1) & (icmp_ln144_fu_525_p2 == 1'd1) & (icmp_ln138_fu_481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_476_p2 == 1'd0) & (icmp_ln114_fu_414_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_974 = ((1'd1 == and_ln164_reg_1285_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln171_reg_1293_pp0_iter2_reg == 1'd1) & (icmp_ln168_reg_1289_pp0_iter2_reg == 1'd1) & (icmp_ln121_reg_1260_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_979 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln128_reg_1301_pp0_iter2_reg == 1'd1) & (icmp_ln125_reg_1297_pp0_iter2_reg == 1'd1) & (icmp_ln121_reg_1260_pp0_iter2_reg == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

always @ (*) begin
    ap_predicate_op246_read_state9 = ((1'd1 == and_ln164_reg_1285_pp0_iter7_reg) & (icmp_ln121_reg_1260_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op255_write_state10 = ((icmp_ln138_reg_1264_pp0_iter8_reg == 1'd1) & (icmp_ln121_reg_1260_pp0_iter8_reg == 1'd0));
end

assign block_read_K_fu_499_p2 = (current_block_read_fu_98 + trunc_ln140_fu_495_p1);

assign cnt_1_fu_519_p2 = (cnt_fu_122 + 32'd1);

assign conv3_sild_din = row_buffer_q1;

assign count_simd_1_fu_538_p2 = (count_simd_fu_114 + 32'd1);

assign counter_internal_block_4_fu_733_p2 = (counter_internal_block_fu_126 + 32'd1);

assign counter_internal_block_5_fu_744_p3 = ((icmp_ln182_fu_739_p2[0:0] == 1'b1) ? 32'd0 : counter_internal_block_4_fu_733_p2);

assign current_block_read_1_fu_625_p2 = (current_block_read_fu_98 + empty_50);

assign current_block_read_2_fu_645_p2 = (current_block_read_1_fu_625_p2 - empty);

assign current_block_read_3_fu_650_p3 = ((xor_ln157_fu_639_p2[0:0] == 1'b1) ? current_block_read_2_fu_645_p2 : current_block_read_1_fu_625_p2);

assign current_block_read_5_fu_828_p3 = ((icmp_ln187_fu_823_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_current_block_read_4);

assign current_block_write_3_fu_898_p2 = (grp_fu_318_p2 - empty);

assign current_block_write_4_fu_903_p3 = ((xor_ln177_fu_892_p2[0:0] == 1'b1) ? current_block_write_3_fu_898_p2 : grp_fu_318_p2);

assign current_block_write_6_fu_924_p3 = ((icmp_ln187_reg_1305_pp0_iter2_reg[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_current_block_write_5);

assign current_line_simd_1_fu_763_p2 = (current_line_simd_fu_138 + 32'd1);

assign current_line_simd_2_fu_697_p2 = (current_line_simd_fu_138 + 32'd1);

assign grp_fu_296_p2 = (current_line_w_fu_130 + 32'd1);

assign grp_fu_302_p2 = ((grp_fu_296_p2 == add_ln95) ? 1'b1 : 1'b0);

assign grp_fu_307_p2 = (read_block_fu_118 + 32'd1);

assign grp_fu_318_p2 = (current_block_write_fu_110 + 4'd1);

assign grp_fu_509_p0 = grp_fu_509_p00;

assign grp_fu_509_p00 = block_read_K_fu_499_p2;

assign grp_fu_998_p0 = ofm_x_fu_106[11:0];

assign icmp_ln114_fu_414_p2 = ((indvar_flatten_fu_94 == mul_ln93) ? 1'b1 : 1'b0);

assign icmp_ln117_fu_443_p2 = ((rep_fu_90 < baseIter) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_476_p2 = ((inp_fu_134 < zext_ln98_cast_reg_1227) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_769_p2 = ((current_line_simd_1_fu_763_p2 == p_cast_reg_1232) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_481_p2 = ((counter_internal_block_fu_126 < cycles_write_block) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_525_p2 = ((cnt_1_fu_519_p2 == add_ln95_1) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_544_p2 = ((count_simd_1_fu_538_p2 == p_cast_reg_1232) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_568_p2 = ((ofm_x_1_fu_562_p2 == K_1) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_597_p2 = ((k_y_1_fu_591_p2 == K_1) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_634_p2 = ((zext_ln157_fu_630_p1 < add63) ? 1'b1 : 1'b0);

assign icmp_ln164_1_fu_683_p2 = ((read_block_fu_118 < add_ln98) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_678_p2 = ((counter_internal_block_fu_126 < cycles_read_block) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_703_p2 = ((current_line_simd_2_fu_697_p2 == p_cast_reg_1232) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_887_p2 = ((zext_ln177_fu_883_p1 < add63) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_739_p2 = ((counter_internal_block_4_fu_733_p2 == max_cycles) ? 1'b1 : 1'b0);

assign icmp_ln187_fu_823_p2 = ((select_ln103_fu_448_p3 == sub143) ? 1'b1 : 1'b0);

assign inp_4_fu_757_p2 = (inp_fu_134 + 32'd1);

assign inp_6_fu_836_p3 = ((icmp_ln187_fu_823_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_inp_5);

assign k_y_1_fu_591_p2 = (k_y_fu_102 + 32'd1);

assign mul_ln143_fu_514_p0 = cnt_fu_122[11:0];

assign ofm_x_1_fu_562_p2 = (ofm_x_fu_106 + 32'd1);

assign or_ln1_fu_936_p4 = {{{reg_324}, {reg_324}}, {4'd0}};

assign or_ln_fu_951_p4 = {{{reg_324}, {reg_324}}, {4'd0}};

assign p_cast_fu_332_p1 = empty_48;

assign read_block_8_fu_844_p3 = ((icmp_ln187_fu_823_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_read_block_7);

assign rep_1_fu_852_p2 = (select_ln103_fu_448_p3 + 32'd1);

assign row_buffer_address1 = zext_ln143_fu_985_p1;

assign select_ln103_fu_448_p3 = ((icmp_ln117_fu_443_p2[0:0] == 1'b1) ? rep_fu_90 : 32'd0);

assign tmp_5_fu_970_p4 = {{{trunc_ln105_fu_966_p1}, {trunc_ln105_fu_966_p1}}, {4'd0}};

assign trunc_ln105_fu_966_p1 = grp_fu_509_p2[3:0];

assign trunc_ln117_3_fu_468_p1 = current_line_simd_fu_138[11:0];

assign trunc_ln117_4_fu_472_p1 = current_line_w_fu_130[11:0];

assign trunc_ln117_fu_456_p1 = count_simd_fu_114[11:0];

assign trunc_ln140_fu_495_p1 = k_y_fu_102[3:0];

assign xor_ln157_fu_639_p2 = (icmp_ln157_fu_634_p2 ^ 1'd1);

assign xor_ln177_fu_892_p2 = (icmp_ln177_fu_887_p2 ^ 1'd1);

assign zext_ln123_fu_994_p1 = add_ln123_1_reg_1320_pp0_iter7_reg;

assign zext_ln143_fu_985_p1 = add_ln143_1_fu_980_p2;

assign zext_ln157_fu_630_p1 = current_block_read_1_fu_625_p2;

assign zext_ln166_fu_990_p1 = add_ln166_1_reg_1315_pp0_iter7_reg;

assign zext_ln177_fu_883_p1 = grp_fu_318_p2;

assign zext_ln98_cast_fu_328_p1 = zext_ln98;

always @ (posedge ap_clk) begin
    zext_ln98_cast_reg_1227[31:28] <= 4'b0000;
    p_cast_reg_1232[31:28] <= 4'b0000;
end

endmodule //top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2
