{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 09 14:47:44 2022 " "Info: Processing started: Tue Aug 09 14:47:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off task8 -c task8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off task8 -c task8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[1\] output\[11\] 12.198 ns Longest " "Info: Longest tpd from source pin \"s\[1\]\" to destination pin \"output\[11\]\" is 12.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns s\[1\] 1 PIN PIN_R22 32 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R22; Fanout = 32; PIN Node = 's\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "task8.vhd" "" { Text "C:/Users/orga01.CED/Desktop/task08/task8.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.675 ns) + CELL(0.366 ns) 5.871 ns Decoder:deco\|Equal7~0 2 COMB LCCOMB_X39_Y7_N2 7 " "Info: 2: + IC(4.675 ns) + CELL(0.366 ns) = 5.871 ns; Loc. = LCCOMB_X39_Y7_N2; Fanout = 7; COMB Node = 'Decoder:deco\|Equal7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { s[1] Decoder:deco|Equal7~0 } "NODE_NAME" } } { "decoder3to8.vhd" "" { Text "C:/Users/orga01.CED/Desktop/task08/decoder3to8.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(0.053 ns) 7.928 ns state:T1\|z\[11\]~37 3 COMB LCCOMB_X22_Y17_N12 1 " "Info: 3: + IC(2.004 ns) + CELL(0.053 ns) = 7.928 ns; Loc. = LCCOMB_X22_Y17_N12; Fanout = 1; COMB Node = 'state:T1\|z\[11\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { Decoder:deco|Equal7~0 state:T1|z[11]~37 } "NODE_NAME" } } { "state.vhd" "" { Text "C:/Users/orga01.CED/Desktop/task08/state.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(2.154 ns) 12.198 ns output\[11\] 4 PIN PIN_C22 0 " "Info: 4: + IC(2.116 ns) + CELL(2.154 ns) = 12.198 ns; Loc. = PIN_C22; Fanout = 0; PIN Node = 'output\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { state:T1|z[11]~37 output[11] } "NODE_NAME" } } { "task8.vhd" "" { Text "C:/Users/orga01.CED/Desktop/task08/task8.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.403 ns ( 27.90 % ) " "Info: Total cell delay = 3.403 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.795 ns ( 72.10 % ) " "Info: Total interconnect delay = 8.795 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.198 ns" { s[1] Decoder:deco|Equal7~0 state:T1|z[11]~37 output[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.198 ns" { s[1] {} s[1]~combout {} Decoder:deco|Equal7~0 {} state:T1|z[11]~37 {} output[11] {} } { 0.000ns 0.000ns 4.675ns 2.004ns 2.116ns } { 0.000ns 0.830ns 0.366ns 0.053ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 09 14:47:44 2022 " "Info: Processing ended: Tue Aug 09 14:47:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
