
robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b0c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08008c20  08008c20  00018c20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009088  08009088  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08009088  08009088  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009088  08009088  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009088  08009088  00019088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800908c  0800908c  0001908c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009090  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  200001d4  08009264  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  08009264  000204d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010ca7  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028c1  00000000  00000000  00030ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001030  00000000  00000000  000337a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cc1  00000000  00000000  000347d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019b40  00000000  00000000  00035499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014544  00000000  00000000  0004efd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f4a8  00000000  00000000  0006351d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000566c  00000000  00000000  000f29c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000f8034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c04 	.word	0x08008c04

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08008c04 	.word	0x08008c04

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b088      	sub	sp, #32
 8001160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	f107 0310 	add.w	r3, r7, #16
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001170:	4b3a      	ldr	r3, [pc, #232]	; (800125c <MX_GPIO_Init+0x100>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	4a39      	ldr	r2, [pc, #228]	; (800125c <MX_GPIO_Init+0x100>)
 8001176:	f043 0310 	orr.w	r3, r3, #16
 800117a:	6193      	str	r3, [r2, #24]
 800117c:	4b37      	ldr	r3, [pc, #220]	; (800125c <MX_GPIO_Init+0x100>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f003 0310 	and.w	r3, r3, #16
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001188:	4b34      	ldr	r3, [pc, #208]	; (800125c <MX_GPIO_Init+0x100>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	4a33      	ldr	r2, [pc, #204]	; (800125c <MX_GPIO_Init+0x100>)
 800118e:	f043 0320 	orr.w	r3, r3, #32
 8001192:	6193      	str	r3, [r2, #24]
 8001194:	4b31      	ldr	r3, [pc, #196]	; (800125c <MX_GPIO_Init+0x100>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	f003 0320 	and.w	r3, r3, #32
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a0:	4b2e      	ldr	r3, [pc, #184]	; (800125c <MX_GPIO_Init+0x100>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	4a2d      	ldr	r2, [pc, #180]	; (800125c <MX_GPIO_Init+0x100>)
 80011a6:	f043 0304 	orr.w	r3, r3, #4
 80011aa:	6193      	str	r3, [r2, #24]
 80011ac:	4b2b      	ldr	r3, [pc, #172]	; (800125c <MX_GPIO_Init+0x100>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	f003 0304 	and.w	r3, r3, #4
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b8:	4b28      	ldr	r3, [pc, #160]	; (800125c <MX_GPIO_Init+0x100>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	4a27      	ldr	r2, [pc, #156]	; (800125c <MX_GPIO_Init+0x100>)
 80011be:	f043 0308 	orr.w	r3, r3, #8
 80011c2:	6193      	str	r3, [r2, #24]
 80011c4:	4b25      	ldr	r3, [pc, #148]	; (800125c <MX_GPIO_Init+0x100>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	f003 0308 	and.w	r3, r3, #8
 80011cc:	603b      	str	r3, [r7, #0]
 80011ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80011d0:	2201      	movs	r2, #1
 80011d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011d6:	4822      	ldr	r0, [pc, #136]	; (8001260 <MX_GPIO_Init+0x104>)
 80011d8:	f001 ffa6 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80011dc:	2200      	movs	r2, #0
 80011de:	2108      	movs	r1, #8
 80011e0:	4820      	ldr	r0, [pc, #128]	; (8001264 <MX_GPIO_Init+0x108>)
 80011e2:	f001 ffa1 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_SET);
 80011e6:	2201      	movs	r2, #1
 80011e8:	2180      	movs	r1, #128	; 0x80
 80011ea:	481e      	ldr	r0, [pc, #120]	; (8001264 <MX_GPIO_Init+0x108>)
 80011ec:	f001 ff9c 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011f6:	481c      	ldr	r0, [pc, #112]	; (8001268 <MX_GPIO_Init+0x10c>)
 80011f8:	f001 ff96 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80011fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001200:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001202:	2301      	movs	r3, #1
 8001204:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120a:	2302      	movs	r3, #2
 800120c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800120e:	f107 0310 	add.w	r3, r7, #16
 8001212:	4619      	mov	r1, r3
 8001214:	4812      	ldr	r0, [pc, #72]	; (8001260 <MX_GPIO_Init+0x104>)
 8001216:	f001 fe03 	bl	8002e20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIR1_Pin|ENABLE_Pin;
 800121a:	2388      	movs	r3, #136	; 0x88
 800121c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121e:	2301      	movs	r3, #1
 8001220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001226:	2302      	movs	r3, #2
 8001228:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122a:	f107 0310 	add.w	r3, r7, #16
 800122e:	4619      	mov	r1, r3
 8001230:	480c      	ldr	r0, [pc, #48]	; (8001264 <MX_GPIO_Init+0x108>)
 8001232:	f001 fdf5 	bl	8002e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR2_Pin;
 8001236:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800123a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123c:	2301      	movs	r3, #1
 800123e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	2302      	movs	r3, #2
 8001246:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR2_GPIO_Port, &GPIO_InitStruct);
 8001248:	f107 0310 	add.w	r3, r7, #16
 800124c:	4619      	mov	r1, r3
 800124e:	4806      	ldr	r0, [pc, #24]	; (8001268 <MX_GPIO_Init+0x10c>)
 8001250:	f001 fde6 	bl	8002e20 <HAL_GPIO_Init>

}
 8001254:	bf00      	nop
 8001256:	3720      	adds	r7, #32
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40021000 	.word	0x40021000
 8001260:	40011000 	.word	0x40011000
 8001264:	40010800 	.word	0x40010800
 8001268:	40010c00 	.word	0x40010c00

0800126c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001270:	4b12      	ldr	r3, [pc, #72]	; (80012bc <MX_I2C1_Init+0x50>)
 8001272:	4a13      	ldr	r2, [pc, #76]	; (80012c0 <MX_I2C1_Init+0x54>)
 8001274:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001276:	4b11      	ldr	r3, [pc, #68]	; (80012bc <MX_I2C1_Init+0x50>)
 8001278:	4a12      	ldr	r2, [pc, #72]	; (80012c4 <MX_I2C1_Init+0x58>)
 800127a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800127c:	4b0f      	ldr	r3, [pc, #60]	; (80012bc <MX_I2C1_Init+0x50>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001282:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <MX_I2C1_Init+0x50>)
 8001284:	2200      	movs	r2, #0
 8001286:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001288:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <MX_I2C1_Init+0x50>)
 800128a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800128e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001290:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <MX_I2C1_Init+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001296:	4b09      	ldr	r3, [pc, #36]	; (80012bc <MX_I2C1_Init+0x50>)
 8001298:	2200      	movs	r2, #0
 800129a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800129c:	4b07      	ldr	r3, [pc, #28]	; (80012bc <MX_I2C1_Init+0x50>)
 800129e:	2200      	movs	r2, #0
 80012a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012a2:	4b06      	ldr	r3, [pc, #24]	; (80012bc <MX_I2C1_Init+0x50>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012a8:	4804      	ldr	r0, [pc, #16]	; (80012bc <MX_I2C1_Init+0x50>)
 80012aa:	f001 ff55 	bl	8003158 <HAL_I2C_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012b4:	f000 fb17 	bl	80018e6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	200001f0 	.word	0x200001f0
 80012c0:	40005400 	.word	0x40005400
 80012c4:	000186a0 	.word	0x000186a0

080012c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 0310 	add.w	r3, r7, #16
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a15      	ldr	r2, [pc, #84]	; (8001338 <HAL_I2C_MspInit+0x70>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d123      	bne.n	8001330 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e8:	4b14      	ldr	r3, [pc, #80]	; (800133c <HAL_I2C_MspInit+0x74>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	4a13      	ldr	r2, [pc, #76]	; (800133c <HAL_I2C_MspInit+0x74>)
 80012ee:	f043 0308 	orr.w	r3, r3, #8
 80012f2:	6193      	str	r3, [r2, #24]
 80012f4:	4b11      	ldr	r3, [pc, #68]	; (800133c <HAL_I2C_MspInit+0x74>)
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	f003 0308 	and.w	r3, r3, #8
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001300:	23c0      	movs	r3, #192	; 0xc0
 8001302:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001304:	2312      	movs	r3, #18
 8001306:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001308:	2303      	movs	r3, #3
 800130a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130c:	f107 0310 	add.w	r3, r7, #16
 8001310:	4619      	mov	r1, r3
 8001312:	480b      	ldr	r0, [pc, #44]	; (8001340 <HAL_I2C_MspInit+0x78>)
 8001314:	f001 fd84 	bl	8002e20 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_I2C_MspInit+0x74>)
 800131a:	69db      	ldr	r3, [r3, #28]
 800131c:	4a07      	ldr	r2, [pc, #28]	; (800133c <HAL_I2C_MspInit+0x74>)
 800131e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001322:	61d3      	str	r3, [r2, #28]
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <HAL_I2C_MspInit+0x74>)
 8001326:	69db      	ldr	r3, [r3, #28]
 8001328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001330:	bf00      	nop
 8001332:	3720      	adds	r7, #32
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40005400 	.word	0x40005400
 800133c:	40021000 	.word	0x40021000
 8001340:	40010c00 	.word	0x40010c00

08001344 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
    if (ch == '\n') {
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b0a      	cmp	r3, #10
 8001350:	d109      	bne.n	8001366 <__io_putchar+0x22>
        uint8_t ch2 = '\r';
 8001352:	230d      	movs	r3, #13
 8001354:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart1, &ch2, 1, HAL_MAX_DELAY);
 8001356:	f107 010f 	add.w	r1, r7, #15
 800135a:	f04f 33ff 	mov.w	r3, #4294967295
 800135e:	2201      	movs	r2, #1
 8001360:	4807      	ldr	r0, [pc, #28]	; (8001380 <__io_putchar+0x3c>)
 8001362:	f004 fb19 	bl	8005998 <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001366:	1d39      	adds	r1, r7, #4
 8001368:	f04f 33ff 	mov.w	r3, #4294967295
 800136c:	2201      	movs	r2, #1
 800136e:	4804      	ldr	r0, [pc, #16]	; (8001380 <__io_putchar+0x3c>)
 8001370:	f004 fb12 	bl	8005998 <HAL_UART_Transmit>
    return 1;
 8001374:	2301      	movs	r3, #1
}
 8001376:	4618      	mov	r0, r3
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000338 	.word	0x20000338

08001384 <HAL_TIM_PeriodElapsedCallback>:
volatile stepper_typedef stepper1;
volatile stepper_typedef stepper2;


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	if(htim == stepper1.htim){
 800138c:	4b0a      	ldr	r3, [pc, #40]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	687a      	ldr	r2, [r7, #4]
 8001392:	429a      	cmp	r2, r3
 8001394:	d103      	bne.n	800139e <HAL_TIM_PeriodElapsedCallback+0x1a>
		stepper_update(&stepper1);
 8001396:	4808      	ldr	r0, [pc, #32]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001398:	f001 f81c 	bl	80023d4 <stepper_update>
	}
	else if(htim == stepper2.htim){
		stepper_update(&stepper2);
	}
}
 800139c:	e007      	b.n	80013ae <HAL_TIM_PeriodElapsedCallback+0x2a>
	else if(htim == stepper2.htim){
 800139e:	4b07      	ldr	r3, [pc, #28]	; (80013bc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d102      	bne.n	80013ae <HAL_TIM_PeriodElapsedCallback+0x2a>
		stepper_update(&stepper2);
 80013a8:	4804      	ldr	r0, [pc, #16]	; (80013bc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80013aa:	f001 f813 	bl	80023d4 <stepper_update>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000244 	.word	0x20000244
 80013bc:	20000274 	.word	0x20000274

080013c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013c4:	b0b4      	sub	sp, #208	; 0xd0
 80013c6:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c8:	f001 fb96 	bl	8002af8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013cc:	f000 fa46 	bl	800185c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013d0:	f7ff fec4 	bl	800115c <MX_GPIO_Init>
  MX_I2C1_Init();
 80013d4:	f7ff ff4a 	bl	800126c <MX_I2C1_Init>
  MX_TIM2_Init();
 80013d8:	f001 f976 	bl	80026c8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80013dc:	f001 f9ea 	bl	80027b4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80013e0:	f001 faee 	bl	80029c0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // init stepper
  stepper_init(&stepper1, &htim2, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 80013e4:	f04f 33ff 	mov.w	r3, #4294967295
 80013e8:	9304      	str	r3, [sp, #16]
 80013ea:	f241 7370 	movw	r3, #6000	; 0x1770
 80013ee:	9303      	str	r3, [sp, #12]
 80013f0:	2308      	movs	r3, #8
 80013f2:	9302      	str	r3, [sp, #8]
 80013f4:	4b6c      	ldr	r3, [pc, #432]	; (80015a8 <main+0x1e8>)
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	2380      	movs	r3, #128	; 0x80
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	4b6a      	ldr	r3, [pc, #424]	; (80015a8 <main+0x1e8>)
 80013fe:	2200      	movs	r2, #0
 8001400:	496a      	ldr	r1, [pc, #424]	; (80015ac <main+0x1ec>)
 8001402:	486b      	ldr	r0, [pc, #428]	; (80015b0 <main+0x1f0>)
 8001404:	f000 fe7f 	bl	8002106 <stepper_init>
		  DIR1_GPIO_Port, DIR1_Pin, 6000, -1);
  stepper_init(&stepper2, &htim3, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 8001408:	2301      	movs	r3, #1
 800140a:	9304      	str	r3, [sp, #16]
 800140c:	f241 7370 	movw	r3, #6000	; 0x1770
 8001410:	9303      	str	r3, [sp, #12]
 8001412:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001416:	9302      	str	r3, [sp, #8]
 8001418:	4b66      	ldr	r3, [pc, #408]	; (80015b4 <main+0x1f4>)
 800141a:	9301      	str	r3, [sp, #4]
 800141c:	2380      	movs	r3, #128	; 0x80
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	4b61      	ldr	r3, [pc, #388]	; (80015a8 <main+0x1e8>)
 8001422:	2200      	movs	r2, #0
 8001424:	4964      	ldr	r1, [pc, #400]	; (80015b8 <main+0x1f8>)
 8001426:	4865      	ldr	r0, [pc, #404]	; (80015bc <main+0x1fc>)
 8001428:	f000 fe6d 	bl	8002106 <stepper_init>
		  DIR2_GPIO_Port, DIR2_Pin, 6000, 1);


  // init mpu6050
  mpu6050_typedef mpu = mpu_init(&hi2c1, 0xD0);
 800142c:	f107 0310 	add.w	r3, r7, #16
 8001430:	22d0      	movs	r2, #208	; 0xd0
 8001432:	4963      	ldr	r1, [pc, #396]	; (80015c0 <main+0x200>)
 8001434:	4618      	mov	r0, r3
 8001436:	f000 fbb1 	bl	8001b9c <mpu_init>

  if(mpu_who_am_i(&mpu) != HAL_OK)
 800143a:	f107 0310 	add.w	r3, r7, #16
 800143e:	4618      	mov	r0, r3
 8001440:	f000 fb98 	bl	8001b74 <mpu_who_am_i>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d007      	beq.n	800145a <main+0x9a>
  {
	  while(1)
	  {
		  printf("Error while connecting to mpu 6050\n");
 800144a:	485e      	ldr	r0, [pc, #376]	; (80015c4 <main+0x204>)
 800144c:	f005 f9ec 	bl	8006828 <puts>
		  HAL_Delay(1000);
 8001450:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001454:	f001 fbb2 	bl	8002bbc <HAL_Delay>
		  printf("Error while connecting to mpu 6050\n");
 8001458:	e7f7      	b.n	800144a <main+0x8a>
	  }
  }

  set_gyro_scale(&mpu, range_250);
 800145a:	f107 0310 	add.w	r3, r7, #16
 800145e:	2100      	movs	r1, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f000 fac7 	bl	80019f4 <set_gyro_scale>
  set_accelerometer_scale(&mpu, range_2g);
 8001466:	f107 0310 	add.w	r3, r7, #16
 800146a:	2100      	movs	r1, #0
 800146c:	4618      	mov	r0, r3
 800146e:	f000 fb0f 	bl	8001a90 <set_accelerometer_scale>
  mpu_low_pass_filter(&mpu, Acc44Hz_Gyro42Hz);
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	2103      	movs	r1, #3
 8001478:	4618      	mov	r0, r3
 800147a:	f000 fb57 	bl	8001b2c <mpu_low_pass_filter>

  HAL_Delay(1000);
 800147e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001482:	f001 fb9b 	bl	8002bbc <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // balancing parameters
  int delay = 3;
 8001486:	2303      	movs	r3, #3
 8001488:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  float kp = 670;
 800148c:	4b4e      	ldr	r3, [pc, #312]	; (80015c8 <main+0x208>)
 800148e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  float ki = 11;
 8001492:	4b4e      	ldr	r3, [pc, #312]	; (80015cc <main+0x20c>)
 8001494:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  float kd = 2700;
 8001498:	4b4d      	ldr	r3, [pc, #308]	; (80015d0 <main+0x210>)
 800149a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

  float i = 0;
 800149e:	f04f 0300 	mov.w	r3, #0
 80014a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

  float error = 0;
 80014a6:	f04f 0300 	mov.w	r3, #0
 80014aa:	67fb      	str	r3, [r7, #124]	; 0x7c
  float lst_error = 0;
 80014ac:	f04f 0300 	mov.w	r3, #0
 80014b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  // hold position parameters  (not finished)
  float kp_pos = 0;//0.00001;
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	67bb      	str	r3, [r7, #120]	; 0x78
  float ki_pos = 0;//0.00000005;
 80014ba:	f04f 0300 	mov.w	r3, #0
 80014be:	677b      	str	r3, [r7, #116]	; 0x74
  float kd_pos = 0;//0.001;
 80014c0:	f04f 0300 	mov.w	r3, #0
 80014c4:	673b      	str	r3, [r7, #112]	; 0x70

  float i_pos = 0;
 80014c6:	f04f 0300 	mov.w	r3, #0
 80014ca:	66fb      	str	r3, [r7, #108]	; 0x6c

  float error_pos = 0;
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	66bb      	str	r3, [r7, #104]	; 0x68
  float lst_error_pos = 0;
 80014d2:	f04f 0300 	mov.w	r3, #0
 80014d6:	667b      	str	r3, [r7, #100]	; 0x64

  float target_angle = 0;
 80014d8:	f04f 0300 	mov.w	r3, #0
 80014dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  float k_target_angle = 0.000002;
 80014e0:	4b3c      	ldr	r3, [pc, #240]	; (80015d4 <main+0x214>)
 80014e2:	663b      	str	r3, [r7, #96]	; 0x60


  unsigned long lst_time = HAL_GetTick();
 80014e4:	f001 fb60 	bl	8002ba8 <HAL_GetTick>
 80014e8:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
  float time_delta = 0;
 80014ec:	f04f 0300 	mov.w	r3, #0
 80014f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  //float angle_offset = 0;


  mpu_gyro_calibration(&mpu);
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 fc44 	bl	8001d84 <mpu_gyro_calibration>



  while (1)
  {
	  HAL_Delay(delay);
 80014fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001500:	4618      	mov	r0, r3
 8001502:	f001 fb5b 	bl	8002bbc <HAL_Delay>
	  stepper_enable(&stepper1, 0);
 8001506:	2100      	movs	r1, #0
 8001508:	4829      	ldr	r0, [pc, #164]	; (80015b0 <main+0x1f0>)
 800150a:	f000 fe39 	bl	8002180 <stepper_enable>
	  stepper_enable(&stepper2, 0);
 800150e:	2100      	movs	r1, #0
 8001510:	482a      	ldr	r0, [pc, #168]	; (80015bc <main+0x1fc>)
 8001512:	f000 fe35 	bl	8002180 <stepper_enable>
	  stepper_set_speed(&stepper1, 0);
 8001516:	f04f 0100 	mov.w	r1, #0
 800151a:	4825      	ldr	r0, [pc, #148]	; (80015b0 <main+0x1f0>)
 800151c:	f000 fe5c 	bl	80021d8 <stepper_set_speed>
	  stepper_set_speed(&stepper2, 0);
 8001520:	f04f 0100 	mov.w	r1, #0
 8001524:	4825      	ldr	r0, [pc, #148]	; (80015bc <main+0x1fc>)
 8001526:	f000 fe57 	bl	80021d8 <stepper_set_speed>


	  mpu_calc_x_angle(&mpu);
 800152a:	f107 0310 	add.w	r3, r7, #16
 800152e:	4618      	mov	r0, r3
 8001530:	f000 fd1a 	bl	8001f68 <mpu_calc_x_angle>



	  if(fabsf(mpu.x_angle) < 0.05){
 8001534:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001536:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800153a:	4618      	mov	r0, r3
 800153c:	f7fe ff74 	bl	8000428 <__aeabi_f2d>
 8001540:	a317      	add	r3, pc, #92	; (adr r3, 80015a0 <main+0x1e0>)
 8001542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001546:	f7ff fa39 	bl	80009bc <__aeabi_dcmplt>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	f000 8166 	beq.w	800181e <main+0x45e>

		  lst_time = HAL_GetTick();
 8001552:	f001 fb29 	bl	8002ba8 <HAL_GetTick>
 8001556:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
		  lst_error = 0;
 800155a:	f04f 0300 	mov.w	r3, #0
 800155e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		  i = 0;
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		  target_angle = 0;
 800156a:	f04f 0300 	mov.w	r3, #0
 800156e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

		  lst_error_pos = 0;
 8001572:	f04f 0300 	mov.w	r3, #0
 8001576:	667b      	str	r3, [r7, #100]	; 0x64
		  i_pos = 0;
 8001578:	f04f 0300 	mov.w	r3, #0
 800157c:	66fb      	str	r3, [r7, #108]	; 0x6c


		  stepper_enable(&stepper1, 1);
 800157e:	2101      	movs	r1, #1
 8001580:	480b      	ldr	r0, [pc, #44]	; (80015b0 <main+0x1f0>)
 8001582:	f000 fdfd 	bl	8002180 <stepper_enable>
		  stepper_enable(&stepper2, 1);
 8001586:	2101      	movs	r1, #1
 8001588:	480c      	ldr	r0, [pc, #48]	; (80015bc <main+0x1fc>)
 800158a:	f000 fdf9 	bl	8002180 <stepper_enable>
		  stepper1.step_counter = 0;
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <main+0x1f0>)
 8001590:	2200      	movs	r2, #0
 8001592:	61da      	str	r2, [r3, #28]
		  stepper2.step_counter = 0;
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <main+0x1fc>)
 8001596:	2200      	movs	r2, #0
 8001598:	61da      	str	r2, [r3, #28]

		  // main loop
		  while(fabsf(mpu.x_angle) < 0.7){
 800159a:	e125      	b.n	80017e8 <main+0x428>
 800159c:	f3af 8000 	nop.w
 80015a0:	9999999a 	.word	0x9999999a
 80015a4:	3fa99999 	.word	0x3fa99999
 80015a8:	40010800 	.word	0x40010800
 80015ac:	200002a8 	.word	0x200002a8
 80015b0:	20000244 	.word	0x20000244
 80015b4:	40010c00 	.word	0x40010c00
 80015b8:	200002f0 	.word	0x200002f0
 80015bc:	20000274 	.word	0x20000274
 80015c0:	200001f0 	.word	0x200001f0
 80015c4:	08008c30 	.word	0x08008c30
 80015c8:	44278000 	.word	0x44278000
 80015cc:	41300000 	.word	0x41300000
 80015d0:	4528c000 	.word	0x4528c000
 80015d4:	360637bd 	.word	0x360637bd
			  if((HAL_GetTick() - mpu.lst_time_x_angle) >= delay){
 80015d8:	f001 fae6 	bl	8002ba8 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80015e0:	1ad2      	subs	r2, r2, r3
 80015e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80015e6:	429a      	cmp	r2, r3
 80015e8:	f0c0 80fe 	bcc.w	80017e8 <main+0x428>
				  mpu_calc_x_angle(&mpu);
 80015ec:	f107 0310 	add.w	r3, r7, #16
 80015f0:	4618      	mov	r0, r3
 80015f2:	f000 fcb9 	bl	8001f68 <mpu_calc_x_angle>
				  time_delta = (mpu.lst_time_x_angle - lst_time);
 80015f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80015f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff fb68 	bl	8000cd4 <__aeabi_ui2f>
 8001604:	4603      	mov	r3, r0
 8001606:	65fb      	str	r3, [r7, #92]	; 0x5c
//				  if(target_angle < -0.5) target_angle = -0.5;



				  // calculate motor speed
				  error = target_angle - mpu.x_angle;
 8001608:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800160a:	4619      	mov	r1, r3
 800160c:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8001610:	f7ff faae 	bl	8000b70 <__aeabi_fsub>
 8001614:	4603      	mov	r3, r0
 8001616:	67fb      	str	r3, [r7, #124]	; 0x7c
				  lst_time = mpu.lst_time_x_angle;
 8001618:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800161a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


				  float p = error * kp;
 800161e:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8001622:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001624:	f7ff fbae 	bl	8000d84 <__aeabi_fmul>
 8001628:	4603      	mov	r3, r0
 800162a:	65bb      	str	r3, [r7, #88]	; 0x58
				  i += ((error + lst_error) * time_delta * ki) / 2;
 800162c:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8001630:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001632:	f7ff fa9f 	bl	8000b74 <__addsf3>
 8001636:	4603      	mov	r3, r0
 8001638:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff fba2 	bl	8000d84 <__aeabi_fmul>
 8001640:	4603      	mov	r3, r0
 8001642:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fb9c 	bl	8000d84 <__aeabi_fmul>
 800164c:	4603      	mov	r3, r0
 800164e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fc4a 	bl	8000eec <__aeabi_fdiv>
 8001658:	4603      	mov	r3, r0
 800165a:	4619      	mov	r1, r3
 800165c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8001660:	f7ff fa88 	bl	8000b74 <__addsf3>
 8001664:	4603      	mov	r3, r0
 8001666:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

				  // integral saturation
				  if(i > 60) i = 60;
 800166a:	4973      	ldr	r1, [pc, #460]	; (8001838 <main+0x478>)
 800166c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8001670:	f7ff fd44 	bl	80010fc <__aeabi_fcmpgt>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d002      	beq.n	8001680 <main+0x2c0>
 800167a:	4b6f      	ldr	r3, [pc, #444]	; (8001838 <main+0x478>)
 800167c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				  if(i < -60) i = -60;
 8001680:	496e      	ldr	r1, [pc, #440]	; (800183c <main+0x47c>)
 8001682:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8001686:	f7ff fd1b 	bl	80010c0 <__aeabi_fcmplt>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d002      	beq.n	8001696 <main+0x2d6>
 8001690:	4b6a      	ldr	r3, [pc, #424]	; (800183c <main+0x47c>)
 8001692:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

				  float d = kd * (error - lst_error)/time_delta;
 8001696:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800169a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800169c:	f7ff fa68 	bl	8000b70 <__aeabi_fsub>
 80016a0:	4603      	mov	r3, r0
 80016a2:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fb6c 	bl	8000d84 <__aeabi_fmul>
 80016ac:	4603      	mov	r3, r0
 80016ae:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fc1b 	bl	8000eec <__aeabi_fdiv>
 80016b6:	4603      	mov	r3, r0
 80016b8:	657b      	str	r3, [r7, #84]	; 0x54

				  float pid = p + i + d;
 80016ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80016be:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80016c0:	f7ff fa58 	bl	8000b74 <__addsf3>
 80016c4:	4603      	mov	r3, r0
 80016c6:	4619      	mov	r1, r3
 80016c8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80016ca:	f7ff fa53 	bl	8000b74 <__addsf3>
 80016ce:	4603      	mov	r3, r0
 80016d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

				  float delta_target_angle = time_delta * k_target_angle * pid;
 80016d4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80016d6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80016d8:	f7ff fb54 	bl	8000d84 <__aeabi_fmul>
 80016dc:	4603      	mov	r3, r0
 80016de:	4619      	mov	r1, r3
 80016e0:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80016e4:	f7ff fb4e 	bl	8000d84 <__aeabi_fmul>
 80016e8:	4603      	mov	r3, r0
 80016ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

				  //saturation
				  if(delta_target_angle > 0.05) delta_target_angle = 0.05;
 80016ee:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80016f2:	f7fe fe99 	bl	8000428 <__aeabi_f2d>
 80016f6:	a34a      	add	r3, pc, #296	; (adr r3, 8001820 <main+0x460>)
 80016f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fc:	f7ff f97c 	bl	80009f8 <__aeabi_dcmpgt>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d002      	beq.n	800170c <main+0x34c>
 8001706:	4b4e      	ldr	r3, [pc, #312]	; (8001840 <main+0x480>)
 8001708:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				  if(delta_target_angle < -0.05) delta_target_angle = -0.05;
 800170c:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001710:	f7fe fe8a 	bl	8000428 <__aeabi_f2d>
 8001714:	a344      	add	r3, pc, #272	; (adr r3, 8001828 <main+0x468>)
 8001716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171a:	f7ff f94f 	bl	80009bc <__aeabi_dcmplt>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <main+0x36a>
 8001724:	4b47      	ldr	r3, [pc, #284]	; (8001844 <main+0x484>)
 8001726:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				  target_angle += delta_target_angle;
 800172a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800172e:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8001732:	f7ff fa1f 	bl	8000b74 <__addsf3>
 8001736:	4603      	mov	r3, r0
 8001738:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

				  //saturation
				  if(pid > 100) pid = 100;
 800173c:	4942      	ldr	r1, [pc, #264]	; (8001848 <main+0x488>)
 800173e:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001742:	f7ff fcdb 	bl	80010fc <__aeabi_fcmpgt>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <main+0x392>
 800174c:	4b3e      	ldr	r3, [pc, #248]	; (8001848 <main+0x488>)
 800174e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				  if(pid < -100) pid = -100;
 8001752:	493e      	ldr	r1, [pc, #248]	; (800184c <main+0x48c>)
 8001754:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001758:	f7ff fcb2 	bl	80010c0 <__aeabi_fcmplt>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d002      	beq.n	8001768 <main+0x3a8>
 8001762:	4b3a      	ldr	r3, [pc, #232]	; (800184c <main+0x48c>)
 8001764:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				  stepper_set_speed(&stepper1, pid);
 8001768:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 800176c:	4838      	ldr	r0, [pc, #224]	; (8001850 <main+0x490>)
 800176e:	f000 fd33 	bl	80021d8 <stepper_set_speed>
				  stepper_set_speed(&stepper2, pid);
 8001772:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8001776:	4837      	ldr	r0, [pc, #220]	; (8001854 <main+0x494>)
 8001778:	f000 fd2e 	bl	80021d8 <stepper_set_speed>

				  lst_error = error;
 800177c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800177e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				  //printf("%d, %d\n", stepper1.step_counter, stepper2.step_counter);
				  //printf("%.3f; %.3f; %.3f; %.3f, %.3f, %.3f\n", mpu.x_angle, p_pos, i_pos, d_pos, pid, target_angle);
				  printf("%.3f; %.3f; %.3f; %.3f, %.3f, %.3f\n", mpu.x_angle, p, i, d, pid, target_angle);
 8001782:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001784:	4618      	mov	r0, r3
 8001786:	f7fe fe4f 	bl	8000428 <__aeabi_f2d>
 800178a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800178e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001790:	f7fe fe4a 	bl	8000428 <__aeabi_f2d>
 8001794:	4604      	mov	r4, r0
 8001796:	460d      	mov	r5, r1
 8001798:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 800179c:	f7fe fe44 	bl	8000428 <__aeabi_f2d>
 80017a0:	4680      	mov	r8, r0
 80017a2:	4689      	mov	r9, r1
 80017a4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80017a6:	f7fe fe3f 	bl	8000428 <__aeabi_f2d>
 80017aa:	4682      	mov	sl, r0
 80017ac:	468b      	mov	fp, r1
 80017ae:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80017b2:	f7fe fe39 	bl	8000428 <__aeabi_f2d>
 80017b6:	e9c7 0100 	strd	r0, r1, [r7]
 80017ba:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 80017be:	f7fe fe33 	bl	8000428 <__aeabi_f2d>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80017ca:	e9d7 1200 	ldrd	r1, r2, [r7]
 80017ce:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80017d2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80017d6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017da:	e9cd 4500 	strd	r4, r5, [sp]
 80017de:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80017e2:	481d      	ldr	r0, [pc, #116]	; (8001858 <main+0x498>)
 80017e4:	f004 ffba 	bl	800675c <iprintf>
		  while(fabsf(mpu.x_angle) < 0.7){
 80017e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7fe fe1a 	bl	8000428 <__aeabi_f2d>
 80017f4:	a30e      	add	r3, pc, #56	; (adr r3, 8001830 <main+0x470>)
 80017f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fa:	f7ff f8df 	bl	80009bc <__aeabi_dcmplt>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	f47f aee9 	bne.w	80015d8 <main+0x218>
			  }


		  }
		  // for debuding
		  stepper_enable(&stepper1, 0);
 8001806:	2100      	movs	r1, #0
 8001808:	4811      	ldr	r0, [pc, #68]	; (8001850 <main+0x490>)
 800180a:	f000 fcb9 	bl	8002180 <stepper_enable>
		  stepper_enable(&stepper2, 0);
 800180e:	2100      	movs	r1, #0
 8001810:	4810      	ldr	r0, [pc, #64]	; (8001854 <main+0x494>)
 8001812:	f000 fcb5 	bl	8002180 <stepper_enable>
		  i = 0;
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	  HAL_Delay(delay);
 800181e:	e66d      	b.n	80014fc <main+0x13c>
 8001820:	9999999a 	.word	0x9999999a
 8001824:	3fa99999 	.word	0x3fa99999
 8001828:	9999999a 	.word	0x9999999a
 800182c:	bfa99999 	.word	0xbfa99999
 8001830:	66666666 	.word	0x66666666
 8001834:	3fe66666 	.word	0x3fe66666
 8001838:	42700000 	.word	0x42700000
 800183c:	c2700000 	.word	0xc2700000
 8001840:	3d4ccccd 	.word	0x3d4ccccd
 8001844:	bd4ccccd 	.word	0xbd4ccccd
 8001848:	42c80000 	.word	0x42c80000
 800184c:	c2c80000 	.word	0xc2c80000
 8001850:	20000244 	.word	0x20000244
 8001854:	20000274 	.word	0x20000274
 8001858:	08008c54 	.word	0x08008c54

0800185c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b090      	sub	sp, #64	; 0x40
 8001860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001862:	f107 0318 	add.w	r3, r7, #24
 8001866:	2228      	movs	r2, #40	; 0x28
 8001868:	2100      	movs	r1, #0
 800186a:	4618      	mov	r0, r3
 800186c:	f005 f8bc 	bl	80069e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001870:	1d3b      	adds	r3, r7, #4
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
 800187c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800187e:	2301      	movs	r3, #1
 8001880:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001882:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001886:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001888:	2300      	movs	r3, #0
 800188a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800188c:	2301      	movs	r3, #1
 800188e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001890:	2302      	movs	r3, #2
 8001892:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001894:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001898:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800189a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800189e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018a0:	f107 0318 	add.w	r3, r7, #24
 80018a4:	4618      	mov	r0, r3
 80018a6:	f002 fcbd 	bl	8004224 <HAL_RCC_OscConfig>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80018b0:	f000 f819 	bl	80018e6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018b4:	230f      	movs	r3, #15
 80018b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018b8:	2302      	movs	r3, #2
 80018ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018bc:	2300      	movs	r3, #0
 80018be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	2102      	movs	r1, #2
 80018ce:	4618      	mov	r0, r3
 80018d0:	f002 ff2a 	bl	8004728 <HAL_RCC_ClockConfig>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <SystemClock_Config+0x82>
  {
    Error_Handler();
 80018da:	f000 f804 	bl	80018e6 <Error_Handler>
  }
}
 80018de:	bf00      	nop
 80018e0:	3740      	adds	r7, #64	; 0x40
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ea:	b672      	cpsid	i
}
 80018ec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018ee:	e7fe      	b.n	80018ee <Error_Handler+0x8>

080018f0 <mpu_write_reg>:




static void mpu_write_reg(mpu6050_typedef *mpu, uint8_t reg, uint8_t val)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af04      	add	r7, sp, #16
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	70fb      	strb	r3, [r7, #3]
 80018fc:	4613      	mov	r3, r2
 80018fe:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(mpu->hi2c, mpu->i2c_address, reg, 1, &val, 1, HAL_MAX_DELAY);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6818      	ldr	r0, [r3, #0]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	791b      	ldrb	r3, [r3, #4]
 8001908:	b299      	uxth	r1, r3
 800190a:	78fb      	ldrb	r3, [r7, #3]
 800190c:	b29a      	uxth	r2, r3
 800190e:	f04f 33ff 	mov.w	r3, #4294967295
 8001912:	9302      	str	r3, [sp, #8]
 8001914:	2301      	movs	r3, #1
 8001916:	9301      	str	r3, [sp, #4]
 8001918:	1cbb      	adds	r3, r7, #2
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	2301      	movs	r3, #1
 800191e:	f001 fd5f 	bl	80033e0 <HAL_I2C_Mem_Write>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <mpu_read_reg>:


static uint8_t mpu_read_reg(mpu6050_typedef *mpu, uint8_t reg)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b088      	sub	sp, #32
 800192e:	af04      	add	r7, sp, #16
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	460b      	mov	r3, r1
 8001934:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	HAL_I2C_Mem_Read(mpu->hi2c, mpu->i2c_address, reg, 1, &tmp, 1, HAL_MAX_DELAY);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6818      	ldr	r0, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	791b      	ldrb	r3, [r3, #4]
 800193e:	b299      	uxth	r1, r3
 8001940:	78fb      	ldrb	r3, [r7, #3]
 8001942:	b29a      	uxth	r2, r3
 8001944:	f04f 33ff 	mov.w	r3, #4294967295
 8001948:	9302      	str	r3, [sp, #8]
 800194a:	2301      	movs	r3, #1
 800194c:	9301      	str	r3, [sp, #4]
 800194e:	f107 030f 	add.w	r3, r7, #15
 8001952:	9300      	str	r3, [sp, #0]
 8001954:	2301      	movs	r3, #1
 8001956:	f001 fe3d 	bl	80035d4 <HAL_I2C_Mem_Read>
	return tmp;
 800195a:	7bfb      	ldrb	r3, [r7, #15]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <mpu_reset>:


static void mpu_reset(mpu6050_typedef *mpu, uint8_t value)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, PWR_MGMT_1);
 8001970:	216b      	movs	r1, #107	; 0x6b
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff ffd9 	bl	800192a <mpu_read_reg>
 8001978:	4603      	mov	r3, r0
 800197a:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(1<<7);
 800197c:	7bfb      	ldrb	r3, [r7, #15]
 800197e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001982:	73fb      	strb	r3, [r7, #15]
	tmp |= ((value & 0x1) << 7);
 8001984:	78fb      	ldrb	r3, [r7, #3]
 8001986:	01db      	lsls	r3, r3, #7
 8001988:	b25a      	sxtb	r2, r3
 800198a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800198e:	4313      	orrs	r3, r2
 8001990:	b25b      	sxtb	r3, r3
 8001992:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, PWR_MGMT_1, tmp);
 8001994:	7bfb      	ldrb	r3, [r7, #15]
 8001996:	461a      	mov	r2, r3
 8001998:	216b      	movs	r1, #107	; 0x6b
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff ffa8 	bl	80018f0 <mpu_write_reg>
}
 80019a0:	bf00      	nop
 80019a2:	3710      	adds	r7, #16
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <mpu_sleep_mode>:


static void mpu_sleep_mode(mpu6050_typedef *mpu, uint8_t value)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	460b      	mov	r3, r1
 80019b2:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, PWR_MGMT_1);
 80019b4:	216b      	movs	r1, #107	; 0x6b
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7ff ffb7 	bl	800192a <mpu_read_reg>
 80019bc:	4603      	mov	r3, r0
 80019be:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(1<<6);
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
 80019c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019c6:	73fb      	strb	r3, [r7, #15]
	tmp |= ((value & 0x1) << 6);
 80019c8:	78fb      	ldrb	r3, [r7, #3]
 80019ca:	019b      	lsls	r3, r3, #6
 80019cc:	b25b      	sxtb	r3, r3
 80019ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019d2:	b25a      	sxtb	r2, r3
 80019d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019d8:	4313      	orrs	r3, r2
 80019da:	b25b      	sxtb	r3, r3
 80019dc:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, PWR_MGMT_1, tmp);
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	461a      	mov	r2, r3
 80019e2:	216b      	movs	r1, #107	; 0x6b
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff ff83 	bl	80018f0 <mpu_write_reg>
}
 80019ea:	bf00      	nop
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <set_gyro_scale>:


void set_gyro_scale(mpu6050_typedef *mpu, gyro_range_typedef range)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	460b      	mov	r3, r1
 80019fe:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, GYRO_CONFIG);
 8001a00:	211b      	movs	r1, #27
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ff91 	bl	800192a <mpu_read_reg>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(3 << 3);
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	f023 0318 	bic.w	r3, r3, #24
 8001a12:	73fb      	strb	r3, [r7, #15]
	tmp |= (range & 0x3) << 3;
 8001a14:	78fb      	ldrb	r3, [r7, #3]
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	b25b      	sxtb	r3, r3
 8001a1a:	f003 0318 	and.w	r3, r3, #24
 8001a1e:	b25a      	sxtb	r2, r3
 8001a20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	b25b      	sxtb	r3, r3
 8001a28:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, GYRO_CONFIG, tmp);
 8001a2a:	7bfb      	ldrb	r3, [r7, #15]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	211b      	movs	r1, #27
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff5d 	bl	80018f0 <mpu_write_reg>

	switch (range){
 8001a36:	78fb      	ldrb	r3, [r7, #3]
 8001a38:	2b03      	cmp	r3, #3
 8001a3a:	d81b      	bhi.n	8001a74 <set_gyro_scale+0x80>
 8001a3c:	a201      	add	r2, pc, #4	; (adr r2, 8001a44 <set_gyro_scale+0x50>)
 8001a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a42:	bf00      	nop
 8001a44:	08001a55 	.word	0x08001a55
 8001a48:	08001a5d 	.word	0x08001a5d
 8001a4c:	08001a65 	.word	0x08001a65
 8001a50:	08001a6d 	.word	0x08001a6d
	case range_250:
		mpu->gyro_scale = 0.007633;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a0a      	ldr	r2, [pc, #40]	; (8001a80 <set_gyro_scale+0x8c>)
 8001a58:	609a      	str	r2, [r3, #8]
		break;
 8001a5a:	e00c      	b.n	8001a76 <set_gyro_scale+0x82>
	case range_500:
		mpu->gyro_scale = 0.015267;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a09      	ldr	r2, [pc, #36]	; (8001a84 <set_gyro_scale+0x90>)
 8001a60:	609a      	str	r2, [r3, #8]
		break;
 8001a62:	e008      	b.n	8001a76 <set_gyro_scale+0x82>
	case range_1000:
		mpu->gyro_scale = 0.030487;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a08      	ldr	r2, [pc, #32]	; (8001a88 <set_gyro_scale+0x94>)
 8001a68:	609a      	str	r2, [r3, #8]
		break;
 8001a6a:	e004      	b.n	8001a76 <set_gyro_scale+0x82>
	case range_2000:
		mpu->gyro_scale = 0.060975;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4a07      	ldr	r2, [pc, #28]	; (8001a8c <set_gyro_scale+0x98>)
 8001a70:	609a      	str	r2, [r3, #8]
		break;
 8001a72:	e000      	b.n	8001a76 <set_gyro_scale+0x82>
	default:
		break;
 8001a74:	bf00      	nop
	}
}
 8001a76:	bf00      	nop
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	3bfa1e3f 	.word	0x3bfa1e3f
 8001a84:	3c7a2270 	.word	0x3c7a2270
 8001a88:	3cf9bfdf 	.word	0x3cf9bfdf
 8001a8c:	3d79c0ec 	.word	0x3d79c0ec

08001a90 <set_accelerometer_scale>:


void set_accelerometer_scale(mpu6050_typedef *mpu, accelerometer_range_typedef range)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, ACCEL_CONFIG);
 8001a9c:	211c      	movs	r1, #28
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff ff43 	bl	800192a <mpu_read_reg>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(3 << 3);
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	f023 0318 	bic.w	r3, r3, #24
 8001aae:	73fb      	strb	r3, [r7, #15]
	tmp |= (range & 0x3) << 3;
 8001ab0:	78fb      	ldrb	r3, [r7, #3]
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	b25b      	sxtb	r3, r3
 8001ab6:	f003 0318 	and.w	r3, r3, #24
 8001aba:	b25a      	sxtb	r2, r3
 8001abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	b25b      	sxtb	r3, r3
 8001ac4:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, ACCEL_CONFIG, tmp);
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
 8001ac8:	461a      	mov	r2, r3
 8001aca:	211c      	movs	r1, #28
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f7ff ff0f 	bl	80018f0 <mpu_write_reg>

	switch (range)
 8001ad2:	78fb      	ldrb	r3, [r7, #3]
 8001ad4:	2b03      	cmp	r3, #3
 8001ad6:	d81b      	bhi.n	8001b10 <set_accelerometer_scale+0x80>
 8001ad8:	a201      	add	r2, pc, #4	; (adr r2, 8001ae0 <set_accelerometer_scale+0x50>)
 8001ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ade:	bf00      	nop
 8001ae0:	08001af1 	.word	0x08001af1
 8001ae4:	08001af9 	.word	0x08001af9
 8001ae8:	08001b01 	.word	0x08001b01
 8001aec:	08001b09 	.word	0x08001b09
	{
	case range_2g:
		mpu->acc_scale = 0.000061;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <set_accelerometer_scale+0x8c>)
 8001af4:	60da      	str	r2, [r3, #12]
		break;
 8001af6:	e00c      	b.n	8001b12 <set_accelerometer_scale+0x82>
	case range_4g:
		mpu->acc_scale = 0.000122;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a09      	ldr	r2, [pc, #36]	; (8001b20 <set_accelerometer_scale+0x90>)
 8001afc:	60da      	str	r2, [r3, #12]
		break;
 8001afe:	e008      	b.n	8001b12 <set_accelerometer_scale+0x82>
	case range_8g:
		mpu->acc_scale = 0.000244;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a08      	ldr	r2, [pc, #32]	; (8001b24 <set_accelerometer_scale+0x94>)
 8001b04:	60da      	str	r2, [r3, #12]
		break;
 8001b06:	e004      	b.n	8001b12 <set_accelerometer_scale+0x82>
	case range_16g:
		mpu->acc_scale = 0.0004882;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	4a07      	ldr	r2, [pc, #28]	; (8001b28 <set_accelerometer_scale+0x98>)
 8001b0c:	60da      	str	r2, [r3, #12]
		break;
 8001b0e:	e000      	b.n	8001b12 <set_accelerometer_scale+0x82>
	default:
		break;
 8001b10:	bf00      	nop
	}
}
 8001b12:	bf00      	nop
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	387fda40 	.word	0x387fda40
 8001b20:	38ffda40 	.word	0x38ffda40
 8001b24:	397fda40 	.word	0x397fda40
 8001b28:	39fff518 	.word	0x39fff518

08001b2c <mpu_low_pass_filter>:


void mpu_low_pass_filter(mpu6050_typedef *mpu, low_pass_filter_typedef filter)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	460b      	mov	r3, r1
 8001b36:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, CONFIG);
 8001b38:	211a      	movs	r1, #26
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7ff fef5 	bl	800192a <mpu_read_reg>
 8001b40:	4603      	mov	r3, r0
 8001b42:	73fb      	strb	r3, [r7, #15]
	tmp &= ~ 7;
 8001b44:	7bfb      	ldrb	r3, [r7, #15]
 8001b46:	f023 0307 	bic.w	r3, r3, #7
 8001b4a:	73fb      	strb	r3, [r7, #15]
	tmp |= filter & 0x7;
 8001b4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	b25a      	sxtb	r2, r3
 8001b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	b25b      	sxtb	r3, r3
 8001b5e:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, CONFIG, tmp);
 8001b60:	7bfb      	ldrb	r3, [r7, #15]
 8001b62:	461a      	mov	r2, r3
 8001b64:	211a      	movs	r1, #26
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff fec2 	bl	80018f0 <mpu_write_reg>
}
 8001b6c:	bf00      	nop
 8001b6e:	3710      	adds	r7, #16
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <mpu_who_am_i>:


HAL_StatusTypeDef mpu_who_am_i(mpu6050_typedef *mpu)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
	uint8_t value = mpu_read_reg(mpu, WHO_AM_I);
 8001b7c:	2175      	movs	r1, #117	; 0x75
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f7ff fed3 	bl	800192a <mpu_read_reg>
 8001b84:	4603      	mov	r3, r0
 8001b86:	73fb      	strb	r3, [r7, #15]
	if (value == 0x68){
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
 8001b8a:	2b68      	cmp	r3, #104	; 0x68
 8001b8c:	d101      	bne.n	8001b92 <mpu_who_am_i+0x1e>
		return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e000      	b.n	8001b94 <mpu_who_am_i+0x20>
	}
	else{
		return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
	}
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3710      	adds	r7, #16
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <mpu_init>:

mpu6050_typedef mpu_init(I2C_HandleTypeDef *hi2c, uint8_t i2c_address)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b096      	sub	sp, #88	; 0x58
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	71fb      	strb	r3, [r7, #7]
	mpu6050_typedef mpu;
	mpu.hi2c = hi2c;
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	617b      	str	r3, [r7, #20]
	mpu.i2c_address = i2c_address;
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	763b      	strb	r3, [r7, #24]


	mpu_reset(&mpu, 1);
 8001bb2:	f107 0314 	add.w	r3, r7, #20
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fed3 	bl	8001964 <mpu_reset>

	HAL_Delay(1000);
 8001bbe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bc2:	f000 fffb 	bl	8002bbc <HAL_Delay>

	mpu_sleep_mode(&mpu, 0);
 8001bc6:	f107 0314 	add.w	r3, r7, #20
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7ff feeb 	bl	80019a8 <mpu_sleep_mode>

	set_gyro_scale(&mpu, range_250);
 8001bd2:	f107 0314 	add.w	r3, r7, #20
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff ff0b 	bl	80019f4 <set_gyro_scale>
	set_accelerometer_scale(&mpu, range_2g);
 8001bde:	f107 0314 	add.w	r3, r7, #20
 8001be2:	2100      	movs	r1, #0
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff ff53 	bl	8001a90 <set_accelerometer_scale>

	mpu.gx_bias = 0;
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
	mpu.gy_bias = 0;
 8001bf0:	f04f 0300 	mov.w	r3, #0
 8001bf4:	62bb      	str	r3, [r7, #40]	; 0x28
	mpu.gz_bias = 0;
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
	mpu.lst_time_x_angle = HAL_GetTick();
 8001bfc:	f000 ffd4 	bl	8002ba8 <HAL_GetTick>
 8001c00:	4603      	mov	r3, r0
 8001c02:	653b      	str	r3, [r7, #80]	; 0x50
	mpu.lst_time_y_angle = HAL_GetTick();
 8001c04:	f000 ffd0 	bl	8002ba8 <HAL_GetTick>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	657b      	str	r3, [r7, #84]	; 0x54


	return mpu;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	2244      	movs	r2, #68	; 0x44
 8001c16:	4619      	mov	r1, r3
 8001c18:	f004 ff72 	bl	8006b00 <memcpy>
}
 8001c1c:	68f8      	ldr	r0, [r7, #12]
 8001c1e:	3758      	adds	r7, #88	; 0x58
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <mpu_get_data>:



void mpu_get_data(mpu6050_typedef *mpu)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b08a      	sub	sp, #40	; 0x28
 8001c28:	af04      	add	r7, sp, #16
 8001c2a:	6078      	str	r0, [r7, #4]
	uint8_t data[14];
	HAL_I2C_Mem_Read(mpu->hi2c, mpu->i2c_address, ACCEL_XOUT_H, 1, data, 14, HAL_MAX_DELAY);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6818      	ldr	r0, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	791b      	ldrb	r3, [r3, #4]
 8001c34:	b299      	uxth	r1, r3
 8001c36:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3a:	9302      	str	r3, [sp, #8]
 8001c3c:	230e      	movs	r3, #14
 8001c3e:	9301      	str	r3, [sp, #4]
 8001c40:	f107 0308 	add.w	r3, r7, #8
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	2301      	movs	r3, #1
 8001c48:	223b      	movs	r2, #59	; 0x3b
 8001c4a:	f001 fcc3 	bl	80035d4 <HAL_I2C_Mem_Read>

	mpu->ax = (int16_t)((int16_t)data[0] << 8 | data[1]) * mpu->acc_scale;
 8001c4e:	7a3b      	ldrb	r3, [r7, #8]
 8001c50:	021b      	lsls	r3, r3, #8
 8001c52:	b21a      	sxth	r2, r3
 8001c54:	7a7b      	ldrb	r3, [r7, #9]
 8001c56:	b21b      	sxth	r3, r3
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	b21b      	sxth	r3, r3
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff f83d 	bl	8000cdc <__aeabi_i2f>
 8001c62:	4602      	mov	r2, r0
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4610      	mov	r0, r2
 8001c6c:	f7ff f88a 	bl	8000d84 <__aeabi_fmul>
 8001c70:	4603      	mov	r3, r0
 8001c72:	461a      	mov	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	61da      	str	r2, [r3, #28]
	mpu->ay = (int16_t)((int16_t)data[2] << 8 | data[3]) * mpu->acc_scale;
 8001c78:	7abb      	ldrb	r3, [r7, #10]
 8001c7a:	021b      	lsls	r3, r3, #8
 8001c7c:	b21a      	sxth	r2, r3
 8001c7e:	7afb      	ldrb	r3, [r7, #11]
 8001c80:	b21b      	sxth	r3, r3
 8001c82:	4313      	orrs	r3, r2
 8001c84:	b21b      	sxth	r3, r3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff f828 	bl	8000cdc <__aeabi_i2f>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	4619      	mov	r1, r3
 8001c94:	4610      	mov	r0, r2
 8001c96:	f7ff f875 	bl	8000d84 <__aeabi_fmul>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	621a      	str	r2, [r3, #32]
	mpu->az = (int16_t)((int16_t)data[4] << 8 | data[5]) * mpu->acc_scale;
 8001ca2:	7b3b      	ldrb	r3, [r7, #12]
 8001ca4:	021b      	lsls	r3, r3, #8
 8001ca6:	b21a      	sxth	r2, r3
 8001ca8:	7b7b      	ldrb	r3, [r7, #13]
 8001caa:	b21b      	sxth	r3, r3
 8001cac:	4313      	orrs	r3, r2
 8001cae:	b21b      	sxth	r3, r3
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff f813 	bl	8000cdc <__aeabi_i2f>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	f7ff f860 	bl	8000d84 <__aeabi_fmul>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	625a      	str	r2, [r3, #36]	; 0x24

	mpu->gx = ((int16_t)((int16_t)data[8] << 8 | data[9]) * mpu->gyro_scale) - mpu->gx_bias;
 8001ccc:	7c3b      	ldrb	r3, [r7, #16]
 8001cce:	021b      	lsls	r3, r3, #8
 8001cd0:	b21a      	sxth	r2, r3
 8001cd2:	7c7b      	ldrb	r3, [r7, #17]
 8001cd4:	b21b      	sxth	r3, r3
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	b21b      	sxth	r3, r3
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe fffe 	bl	8000cdc <__aeabi_i2f>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4610      	mov	r0, r2
 8001cea:	f7ff f84b 	bl	8000d84 <__aeabi_fmul>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	f7fe ff39 	bl	8000b70 <__aeabi_fsub>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	461a      	mov	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	629a      	str	r2, [r3, #40]	; 0x28
	mpu->gy = ((int16_t)((int16_t)data[10] << 8 | data[11]) * mpu->gyro_scale) - mpu->gy_bias;
 8001d06:	7cbb      	ldrb	r3, [r7, #18]
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	b21a      	sxth	r2, r3
 8001d0c:	7cfb      	ldrb	r3, [r7, #19]
 8001d0e:	b21b      	sxth	r3, r3
 8001d10:	4313      	orrs	r3, r2
 8001d12:	b21b      	sxth	r3, r3
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7fe ffe1 	bl	8000cdc <__aeabi_i2f>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	4619      	mov	r1, r3
 8001d22:	4610      	mov	r0, r2
 8001d24:	f7ff f82e 	bl	8000d84 <__aeabi_fmul>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	4619      	mov	r1, r3
 8001d32:	4610      	mov	r0, r2
 8001d34:	f7fe ff1c 	bl	8000b70 <__aeabi_fsub>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	62da      	str	r2, [r3, #44]	; 0x2c
	mpu->gz = ((int16_t)((int16_t)data[12] << 8 | data[13]) * mpu->gyro_scale) - mpu->gz_bias;
 8001d40:	7d3b      	ldrb	r3, [r7, #20]
 8001d42:	021b      	lsls	r3, r3, #8
 8001d44:	b21a      	sxth	r2, r3
 8001d46:	7d7b      	ldrb	r3, [r7, #21]
 8001d48:	b21b      	sxth	r3, r3
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	b21b      	sxth	r3, r3
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe ffc4 	bl	8000cdc <__aeabi_i2f>
 8001d54:	4602      	mov	r2, r0
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4610      	mov	r0, r2
 8001d5e:	f7ff f811 	bl	8000d84 <__aeabi_fmul>
 8001d62:	4603      	mov	r3, r0
 8001d64:	461a      	mov	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4610      	mov	r0, r2
 8001d6e:	f7fe feff 	bl	8000b70 <__aeabi_fsub>
 8001d72:	4603      	mov	r3, r0
 8001d74:	461a      	mov	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001d7a:	bf00      	nop
 8001d7c:	3718      	adds	r7, #24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <mpu_gyro_calibration>:


void mpu_gyro_calibration(mpu6050_typedef *mpu)
{
 8001d84:	b590      	push	{r4, r7, lr}
 8001d86:	b089      	sub	sp, #36	; 0x24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d92:	485e      	ldr	r0, [pc, #376]	; (8001f0c <mpu_gyro_calibration+0x188>)
 8001d94:	f001 f9c8 	bl	8003128 <HAL_GPIO_WritePin>
	uint8_t counter = 100;
 8001d98:	2364      	movs	r3, #100	; 0x64
 8001d9a:	73fb      	strb	r3, [r7, #15]
	float gx_sum = 0;
 8001d9c:	f04f 0300 	mov.w	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
	float gy_sum = 0;
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	61bb      	str	r3, [r7, #24]
	float gz_sum = 0;
 8001da8:	f04f 0300 	mov.w	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]

	for(int i = 0; i < counter; i++)
 8001dae:	2300      	movs	r3, #0
 8001db0:	613b      	str	r3, [r7, #16]
 8001db2:	e060      	b.n	8001e76 <mpu_gyro_calibration+0xf2>
	{
		mpu_get_data(mpu);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f7ff ff35 	bl	8001c24 <mpu_get_data>
		if(fabs(mpu->gx) > 8 || fabs(mpu->gy) > 8 ||fabs(mpu->gz) > 8){
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dbe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001dc2:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff f998 	bl	80010fc <__aeabi_fcmpgt>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d117      	bne.n	8001e02 <mpu_gyro_calibration+0x7e>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001dda:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff f98c 	bl	80010fc <__aeabi_fcmpgt>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10b      	bne.n	8001e02 <mpu_gyro_calibration+0x7e>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001df2:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff f980 	bl	80010fc <__aeabi_fcmpgt>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d01b      	beq.n	8001e3a <mpu_gyro_calibration+0xb6>
			i = 0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
			gx_sum = 0;
 8001e06:	f04f 0300 	mov.w	r3, #0
 8001e0a:	61fb      	str	r3, [r7, #28]
			gy_sum = 0;
 8001e0c:	f04f 0300 	mov.w	r3, #0
 8001e10:	61bb      	str	r3, [r7, #24]
			gz_sum = 0;
 8001e12:	f04f 0300 	mov.w	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e1e:	483b      	ldr	r0, [pc, #236]	; (8001f0c <mpu_gyro_calibration+0x188>)
 8001e20:	f001 f982 	bl	8003128 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8001e24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e28:	f000 fec8 	bl	8002bbc <HAL_Delay>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e32:	4836      	ldr	r0, [pc, #216]	; (8001f0c <mpu_gyro_calibration+0x188>)
 8001e34:	f001 f978 	bl	8003128 <HAL_GPIO_WritePin>
			continue;
 8001e38:	e01a      	b.n	8001e70 <mpu_gyro_calibration+0xec>
		}

		gx_sum += mpu->gx;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3e:	4619      	mov	r1, r3
 8001e40:	69f8      	ldr	r0, [r7, #28]
 8001e42:	f7fe fe97 	bl	8000b74 <__addsf3>
 8001e46:	4603      	mov	r3, r0
 8001e48:	61fb      	str	r3, [r7, #28]
		gy_sum += mpu->gy;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4e:	4619      	mov	r1, r3
 8001e50:	69b8      	ldr	r0, [r7, #24]
 8001e52:	f7fe fe8f 	bl	8000b74 <__addsf3>
 8001e56:	4603      	mov	r3, r0
 8001e58:	61bb      	str	r3, [r7, #24]
		gz_sum += mpu->gz;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	4619      	mov	r1, r3
 8001e60:	6978      	ldr	r0, [r7, #20]
 8001e62:	f7fe fe87 	bl	8000b74 <__addsf3>
 8001e66:	4603      	mov	r3, r0
 8001e68:	617b      	str	r3, [r7, #20]

		HAL_Delay(4);
 8001e6a:	2004      	movs	r0, #4
 8001e6c:	f000 fea6 	bl	8002bbc <HAL_Delay>
	for(int i = 0; i < counter; i++)
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	3301      	adds	r3, #1
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	7bfb      	ldrb	r3, [r7, #15]
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	db9a      	blt.n	8001db4 <mpu_gyro_calibration+0x30>
	}
	// += instead of = is used in case of second calibration (bias is added in mpu_get_data)
	mpu->gx_bias += gx_sum / counter;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	691c      	ldr	r4, [r3, #16]
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7fe ff29 	bl	8000cdc <__aeabi_i2f>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	69f8      	ldr	r0, [r7, #28]
 8001e90:	f7ff f82c 	bl	8000eec <__aeabi_fdiv>
 8001e94:	4603      	mov	r3, r0
 8001e96:	4619      	mov	r1, r3
 8001e98:	4620      	mov	r0, r4
 8001e9a:	f7fe fe6b 	bl	8000b74 <__addsf3>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	611a      	str	r2, [r3, #16]
	mpu->gy_bias += gy_sum / counter;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	695c      	ldr	r4, [r3, #20]
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe ff15 	bl	8000cdc <__aeabi_i2f>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	69b8      	ldr	r0, [r7, #24]
 8001eb8:	f7ff f818 	bl	8000eec <__aeabi_fdiv>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4620      	mov	r0, r4
 8001ec2:	f7fe fe57 	bl	8000b74 <__addsf3>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	461a      	mov	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	615a      	str	r2, [r3, #20]
	mpu->gz_bias += gz_sum / counter;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699c      	ldr	r4, [r3, #24]
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7fe ff01 	bl	8000cdc <__aeabi_i2f>
 8001eda:	4603      	mov	r3, r0
 8001edc:	4619      	mov	r1, r3
 8001ede:	6978      	ldr	r0, [r7, #20]
 8001ee0:	f7ff f804 	bl	8000eec <__aeabi_fdiv>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4620      	mov	r0, r4
 8001eea:	f7fe fe43 	bl	8000b74 <__addsf3>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	619a      	str	r2, [r3, #24]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001efc:	4803      	ldr	r0, [pc, #12]	; (8001f0c <mpu_gyro_calibration+0x188>)
 8001efe:	f001 f913 	bl	8003128 <HAL_GPIO_WritePin>
}
 8001f02:	bf00      	nop
 8001f04:	3724      	adds	r7, #36	; 0x24
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd90      	pop	{r4, r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40011000 	.word	0x40011000

08001f10 <mpu_get_acc_x_angle>:


float mpu_get_acc_x_angle(mpu6050_typedef *mpu)
{
 8001f10:	b5b0      	push	{r4, r5, r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
	return atan2(mpu->ax, mpu->az) + M_PI/2;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	69db      	ldr	r3, [r3, #28]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7fe fa83 	bl	8000428 <__aeabi_f2d>
 8001f22:	4604      	mov	r4, r0
 8001f24:	460d      	mov	r5, r1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe fa7c 	bl	8000428 <__aeabi_f2d>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4620      	mov	r0, r4
 8001f36:	4629      	mov	r1, r5
 8001f38:	f006 fc02 	bl	8008740 <atan2>
 8001f3c:	a308      	add	r3, pc, #32	; (adr r3, 8001f60 <mpu_get_acc_x_angle+0x50>)
 8001f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f42:	f7fe f913 	bl	800016c <__adddf3>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4610      	mov	r0, r2
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f7fe fdbb 	bl	8000ac8 <__aeabi_d2f>
 8001f52:	4603      	mov	r3, r0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bdb0      	pop	{r4, r5, r7, pc}
 8001f5c:	f3af 8000 	nop.w
 8001f60:	54442d18 	.word	0x54442d18
 8001f64:	3ff921fb 	.word	0x3ff921fb

08001f68 <mpu_calc_x_angle>:

}


void mpu_calc_x_angle(mpu6050_typedef *mpu)
{
 8001f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f6c:	b086      	sub	sp, #24
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	60f8      	str	r0, [r7, #12]
	mpu_get_data(mpu);
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f7ff fe56 	bl	8001c24 <mpu_get_data>
	float delta = (HAL_GetTick() - mpu->lst_time_x_angle) / 1000.0;
 8001f78:	f000 fe16 	bl	8002ba8 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe fa2d 	bl	80003e4 <__aeabi_ui2d>
 8001f8a:	f04f 0200 	mov.w	r2, #0
 8001f8e:	4b46      	ldr	r3, [pc, #280]	; (80020a8 <mpu_calc_x_angle+0x140>)
 8001f90:	f7fe fbcc 	bl	800072c <__aeabi_ddiv>
 8001f94:	4602      	mov	r2, r0
 8001f96:	460b      	mov	r3, r1
 8001f98:	4610      	mov	r0, r2
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f7fe fd94 	bl	8000ac8 <__aeabi_d2f>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	617b      	str	r3, [r7, #20]
	mpu->lst_time_x_angle = HAL_GetTick();
 8001fa4:	f000 fe00 	bl	8002ba8 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	63da      	str	r2, [r3, #60]	; 0x3c
	if(delta > 0.01)
 8001fae:	6978      	ldr	r0, [r7, #20]
 8001fb0:	f7fe fa3a 	bl	8000428 <__aeabi_f2d>
 8001fb4:	a338      	add	r3, pc, #224	; (adr r3, 8002098 <mpu_calc_x_angle+0x130>)
 8001fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fba:	f7fe fd1d 	bl	80009f8 <__aeabi_dcmpgt>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d00b      	beq.n	8001fdc <mpu_calc_x_angle+0x74>
	{
		mpu->x_angle = mpu_get_acc_x_angle(mpu);
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f7ff ffa3 	bl	8001f10 <mpu_get_acc_x_angle>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	635a      	str	r2, [r3, #52]	; 0x34
		mpu->lst_time_x_angle = HAL_GetTick();
 8001fd0:	f000 fdea 	bl	8002ba8 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	63da      	str	r2, [r3, #60]	; 0x3c
	{
		//complementary filter
		float alpha = 0.005;
		mpu->x_angle = alpha * mpu_get_acc_x_angle(mpu) + (1 - alpha) * (mpu->x_angle + (-mpu->gy * DEG2RAD * delta));
	}
}
 8001fda:	e055      	b.n	8002088 <mpu_calc_x_angle+0x120>
		float alpha = 0.005;
 8001fdc:	4b33      	ldr	r3, [pc, #204]	; (80020ac <mpu_calc_x_angle+0x144>)
 8001fde:	613b      	str	r3, [r7, #16]
		mpu->x_angle = alpha * mpu_get_acc_x_angle(mpu) + (1 - alpha) * (mpu->x_angle + (-mpu->gy * DEG2RAD * delta));
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f7ff ff95 	bl	8001f10 <mpu_get_acc_x_angle>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	6939      	ldr	r1, [r7, #16]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7fe feca 	bl	8000d84 <__aeabi_fmul>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7fe fa18 	bl	8000428 <__aeabi_f2d>
 8001ff8:	4604      	mov	r4, r0
 8001ffa:	460d      	mov	r5, r1
 8001ffc:	6939      	ldr	r1, [r7, #16]
 8001ffe:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002002:	f7fe fdb5 	bl	8000b70 <__aeabi_fsub>
 8002006:	4603      	mov	r3, r0
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe fa0d 	bl	8000428 <__aeabi_f2d>
 800200e:	4680      	mov	r8, r0
 8002010:	4689      	mov	r9, r1
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe fa06 	bl	8000428 <__aeabi_f2d>
 800201c:	4682      	mov	sl, r0
 800201e:	468b      	mov	fp, r1
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002024:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002028:	4618      	mov	r0, r3
 800202a:	f7fe f9fd 	bl	8000428 <__aeabi_f2d>
 800202e:	a31c      	add	r3, pc, #112	; (adr r3, 80020a0 <mpu_calc_x_angle+0x138>)
 8002030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002034:	f7fe fa50 	bl	80004d8 <__aeabi_dmul>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	e9c7 2300 	strd	r2, r3, [r7]
 8002040:	6978      	ldr	r0, [r7, #20]
 8002042:	f7fe f9f1 	bl	8000428 <__aeabi_f2d>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800204e:	f7fe fa43 	bl	80004d8 <__aeabi_dmul>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	4650      	mov	r0, sl
 8002058:	4659      	mov	r1, fp
 800205a:	f7fe f887 	bl	800016c <__adddf3>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4640      	mov	r0, r8
 8002064:	4649      	mov	r1, r9
 8002066:	f7fe fa37 	bl	80004d8 <__aeabi_dmul>
 800206a:	4602      	mov	r2, r0
 800206c:	460b      	mov	r3, r1
 800206e:	4620      	mov	r0, r4
 8002070:	4629      	mov	r1, r5
 8002072:	f7fe f87b 	bl	800016c <__adddf3>
 8002076:	4602      	mov	r2, r0
 8002078:	460b      	mov	r3, r1
 800207a:	4610      	mov	r0, r2
 800207c:	4619      	mov	r1, r3
 800207e:	f7fe fd23 	bl	8000ac8 <__aeabi_d2f>
 8002082:	4602      	mov	r2, r0
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002088:	bf00      	nop
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002092:	bf00      	nop
 8002094:	f3af 8000 	nop.w
 8002098:	47ae147b 	.word	0x47ae147b
 800209c:	3f847ae1 	.word	0x3f847ae1
 80020a0:	22d4405f 	.word	0x22d4405f
 80020a4:	3f91df47 	.word	0x3f91df47
 80020a8:	408f4000 	.word	0x408f4000
 80020ac:	3ba3d70a 	.word	0x3ba3d70a

080020b0 <set_dir>:
#define MAX_DELAY_uS




static void set_dir(stepper_typedef *stepper, int dir){
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
	if((dir * stepper->dir_polarity) == 1){
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	fb02 f303 	mul.w	r3, r2, r3
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d10d      	bne.n	80020e4 <set_dir+0x34>
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_SET);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6918      	ldr	r0, [r3, #16]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	8a9b      	ldrh	r3, [r3, #20]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	2201      	movs	r2, #1
 80020d4:	4619      	mov	r1, r3
 80020d6:	f001 f827 	bl	8003128 <HAL_GPIO_WritePin>
		stepper->dir = 1;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}
	else{
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_RESET);
		stepper->dir = -1;
	}
}
 80020e2:	e00c      	b.n	80020fe <set_dir+0x4e>
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_RESET);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6918      	ldr	r0, [r3, #16]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	8a9b      	ldrh	r3, [r3, #20]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	2200      	movs	r2, #0
 80020f0:	4619      	mov	r1, r3
 80020f2:	f001 f819 	bl	8003128 <HAL_GPIO_WritePin>
		stepper->dir = -1;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	22ff      	movs	r2, #255	; 0xff
 80020fa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
}
 80020fe:	bf00      	nop
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <stepper_init>:


//dir pin polarity : 1 or -1
void stepper_init(stepper_typedef *stepper, TIM_HandleTypeDef *htim, uint32_t Channel, GPIO_TypeDef *EN_Port, uint16_t EN_Pin,
		GPIO_TypeDef *DIR_Port, uint16_t DIR_Pin, unsigned int max_speed, int dir_polarity)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b084      	sub	sp, #16
 800210a:	af00      	add	r7, sp, #0
 800210c:	60f8      	str	r0, [r7, #12]
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
 8002112:	603b      	str	r3, [r7, #0]
	stepper->htim = htim;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	68ba      	ldr	r2, [r7, #8]
 8002118:	601a      	str	r2, [r3, #0]
	stepper->Channel = Channel;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	605a      	str	r2, [r3, #4]

	stepper->EN_Port = EN_Port;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	609a      	str	r2, [r3, #8]
	stepper->EN_Pin = EN_Pin;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	8b3a      	ldrh	r2, [r7, #24]
 800212a:	819a      	strh	r2, [r3, #12]
	stepper->DIR_Port = DIR_Port;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	69fa      	ldr	r2, [r7, #28]
 8002130:	611a      	str	r2, [r3, #16]
	stepper->DIR_Pin = DIR_Pin;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	8c3a      	ldrh	r2, [r7, #32]
 8002136:	829a      	strh	r2, [r3, #20]

	stepper->step_counter = 0;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2200      	movs	r2, #0
 800213c:	61da      	str	r2, [r3, #28]
	stepper->on_off = 0;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 2020 	strb.w	r2, [r3, #32]
	stepper-> new_counter = 65000;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 800214c:	625a      	str	r2, [r3, #36]	; 0x24

	stepper->dir_polarity = dir_polarity;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002152:	62da      	str	r2, [r3, #44]	; 0x2c
	stepper->max_speed = max_speed;
 8002154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	619a      	str	r2, [r3, #24]

	set_dir(stepper, 1);
 800215a:	2101      	movs	r1, #1
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f7ff ffa7 	bl	80020b0 <set_dir>
	stepper_enable(stepper, 0);
 8002162:	2100      	movs	r1, #0
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f000 f80b 	bl	8002180 <stepper_enable>


	// start timer
	HAL_TIM_Base_Start_IT(htim);
 800216a:	68b8      	ldr	r0, [r7, #8]
 800216c:	f002 fcba 	bl	8004ae4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(htim, Channel);
 8002170:	6879      	ldr	r1, [r7, #4]
 8002172:	68b8      	ldr	r0, [r7, #8]
 8002174:	f002 fd60 	bl	8004c38 <HAL_TIM_PWM_Start>
}
 8002178:	bf00      	nop
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <stepper_enable>:



void stepper_enable(stepper_typedef *stepper, bool en)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	460b      	mov	r3, r1
 800218a:	70fb      	strb	r3, [r7, #3]
	if(en){
 800218c:	78fb      	ldrb	r3, [r7, #3]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00d      	beq.n	80021ae <stepper_enable+0x2e>
		HAL_GPIO_WritePin(stepper->EN_Port, stepper->EN_Pin, GPIO_PIN_RESET);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6898      	ldr	r0, [r3, #8]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	899b      	ldrh	r3, [r3, #12]
 800219a:	b29b      	uxth	r3, r3
 800219c:	2200      	movs	r2, #0
 800219e:	4619      	mov	r1, r3
 80021a0:	f000 ffc2 	bl	8003128 <HAL_GPIO_WritePin>
		stepper->enable = 1;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	else{
		HAL_GPIO_WritePin(stepper->EN_Port, stepper->EN_Pin, GPIO_PIN_SET);
		stepper->enable = 0;
		stepper->on_off = 0;
	}
}
 80021ac:	e010      	b.n	80021d0 <stepper_enable+0x50>
		HAL_GPIO_WritePin(stepper->EN_Port, stepper->EN_Pin, GPIO_PIN_SET);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6898      	ldr	r0, [r3, #8]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	899b      	ldrh	r3, [r3, #12]
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	2201      	movs	r2, #1
 80021ba:	4619      	mov	r1, r3
 80021bc:	f000 ffb4 	bl	8003128 <HAL_GPIO_WritePin>
		stepper->enable = 0;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		stepper->on_off = 0;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 2020 	strb.w	r2, [r3, #32]
}
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <stepper_set_speed>:



void stepper_set_speed(stepper_typedef *stepper, float speed)
{
 80021d8:	b5b0      	push	{r4, r5, r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]

	if(stepper->enable == 1){
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f000 80e1 	beq.w	80023b2 <stepper_set_speed+0x1da>
		if(speed == 0){
 80021f0:	f04f 0100 	mov.w	r1, #0
 80021f4:	6838      	ldr	r0, [r7, #0]
 80021f6:	f7fe ff59 	bl	80010ac <__aeabi_fcmpeq>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d032      	beq.n	8002266 <stepper_set_speed+0x8e>
			stepper->on_off = 0;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2020 	strb.w	r2, [r3, #32]
			__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 0);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d105      	bne.n	800221c <stepper_set_speed+0x44>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2200      	movs	r2, #0
 8002218:	635a      	str	r2, [r3, #52]	; 0x34
 800221a:	e018      	b.n	800224e <stepper_set_speed+0x76>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	2b04      	cmp	r3, #4
 8002222:	d105      	bne.n	8002230 <stepper_set_speed+0x58>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	2300      	movs	r3, #0
 800222c:	6393      	str	r3, [r2, #56]	; 0x38
 800222e:	e00e      	b.n	800224e <stepper_set_speed+0x76>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b08      	cmp	r3, #8
 8002236:	d105      	bne.n	8002244 <stepper_set_speed+0x6c>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	2300      	movs	r3, #0
 8002240:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002242:	e004      	b.n	800224e <stepper_set_speed+0x76>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	2300      	movs	r3, #0
 800224c:	6413      	str	r3, [r2, #64]	; 0x40
			__HAL_TIM_SET_AUTORELOAD(stepper->htim, 1000);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002258:	62da      	str	r2, [r3, #44]	; 0x2c
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002262:	60da      	str	r2, [r3, #12]
			if(speed > 0) set_dir(stepper, 1);
			else set_dir(stepper, -1);

		}
	}
}
 8002264:	e0a5      	b.n	80023b2 <stepper_set_speed+0x1da>
			stepper->on_off = 1;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2020 	strb.w	r2, [r3, #32]
			speed = stepper->max_speed * (speed / 100.0);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	4618      	mov	r0, r3
 8002274:	f7fe f8c6 	bl	8000404 <__aeabi_i2d>
 8002278:	4604      	mov	r4, r0
 800227a:	460d      	mov	r5, r1
 800227c:	6838      	ldr	r0, [r7, #0]
 800227e:	f7fe f8d3 	bl	8000428 <__aeabi_f2d>
 8002282:	f04f 0200 	mov.w	r2, #0
 8002286:	4b50      	ldr	r3, [pc, #320]	; (80023c8 <stepper_set_speed+0x1f0>)
 8002288:	f7fe fa50 	bl	800072c <__aeabi_ddiv>
 800228c:	4602      	mov	r2, r0
 800228e:	460b      	mov	r3, r1
 8002290:	4620      	mov	r0, r4
 8002292:	4629      	mov	r1, r5
 8002294:	f7fe f920 	bl	80004d8 <__aeabi_dmul>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4610      	mov	r0, r2
 800229e:	4619      	mov	r1, r3
 80022a0:	f7fe fc12 	bl	8000ac8 <__aeabi_d2f>
 80022a4:	4603      	mov	r3, r0
 80022a6:	603b      	str	r3, [r7, #0]
			if(speed > stepper->max_speed) speed = stepper->max_speed;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7fe fd15 	bl	8000cdc <__aeabi_i2f>
 80022b2:	4603      	mov	r3, r0
 80022b4:	4619      	mov	r1, r3
 80022b6:	6838      	ldr	r0, [r7, #0]
 80022b8:	f7fe ff20 	bl	80010fc <__aeabi_fcmpgt>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d006      	beq.n	80022d0 <stepper_set_speed+0xf8>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe fd08 	bl	8000cdc <__aeabi_i2f>
 80022cc:	4603      	mov	r3, r0
 80022ce:	603b      	str	r3, [r7, #0]
			if(speed < -stepper->max_speed) speed = -stepper->max_speed;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	425b      	negs	r3, r3
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe fd00 	bl	8000cdc <__aeabi_i2f>
 80022dc:	4603      	mov	r3, r0
 80022de:	4619      	mov	r1, r3
 80022e0:	6838      	ldr	r0, [r7, #0]
 80022e2:	f7fe feed 	bl	80010c0 <__aeabi_fcmplt>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d007      	beq.n	80022fc <stepper_set_speed+0x124>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	425b      	negs	r3, r3
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7fe fcf2 	bl	8000cdc <__aeabi_i2f>
 80022f8:	4603      	mov	r3, r0
 80022fa:	603b      	str	r3, [r7, #0]
			if(speed > 0 && speed < 16) speed = 16;
 80022fc:	f04f 0100 	mov.w	r1, #0
 8002300:	6838      	ldr	r0, [r7, #0]
 8002302:	f7fe fefb 	bl	80010fc <__aeabi_fcmpgt>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00a      	beq.n	8002322 <stepper_set_speed+0x14a>
 800230c:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8002310:	6838      	ldr	r0, [r7, #0]
 8002312:	f7fe fed5 	bl	80010c0 <__aeabi_fcmplt>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <stepper_set_speed+0x14a>
 800231c:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8002320:	603b      	str	r3, [r7, #0]
			if(speed < 0 && speed >-16) speed = -16;
 8002322:	f04f 0100 	mov.w	r1, #0
 8002326:	6838      	ldr	r0, [r7, #0]
 8002328:	f7fe feca 	bl	80010c0 <__aeabi_fcmplt>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d008      	beq.n	8002344 <stepper_set_speed+0x16c>
 8002332:	4926      	ldr	r1, [pc, #152]	; (80023cc <stepper_set_speed+0x1f4>)
 8002334:	6838      	ldr	r0, [r7, #0]
 8002336:	f7fe fee1 	bl	80010fc <__aeabi_fcmpgt>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <stepper_set_speed+0x16c>
 8002340:	4b22      	ldr	r3, [pc, #136]	; (80023cc <stepper_set_speed+0x1f4>)
 8002342:	603b      	str	r3, [r7, #0]
			uint16_t counter = (1.0/abs(speed)) * SEC2uSEC;
 8002344:	6838      	ldr	r0, [r7, #0]
 8002346:	f7fe fee3 	bl	8001110 <__aeabi_f2iz>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	bfb8      	it	lt
 8002350:	425b      	neglt	r3, r3
 8002352:	4618      	mov	r0, r3
 8002354:	f7fe f856 	bl	8000404 <__aeabi_i2d>
 8002358:	4602      	mov	r2, r0
 800235a:	460b      	mov	r3, r1
 800235c:	f04f 0000 	mov.w	r0, #0
 8002360:	491b      	ldr	r1, [pc, #108]	; (80023d0 <stepper_set_speed+0x1f8>)
 8002362:	f7fe f9e3 	bl	800072c <__aeabi_ddiv>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	4610      	mov	r0, r2
 800236c:	4619      	mov	r1, r3
 800236e:	a314      	add	r3, pc, #80	; (adr r3, 80023c0 <stepper_set_speed+0x1e8>)
 8002370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002374:	f7fe f8b0 	bl	80004d8 <__aeabi_dmul>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4610      	mov	r0, r2
 800237e:	4619      	mov	r1, r3
 8002380:	f7fe fb82 	bl	8000a88 <__aeabi_d2uiz>
 8002384:	4603      	mov	r3, r0
 8002386:	81fb      	strh	r3, [r7, #14]
			stepper->new_counter = counter;
 8002388:	89fa      	ldrh	r2, [r7, #14]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	625a      	str	r2, [r3, #36]	; 0x24
			if(speed > 0) set_dir(stepper, 1);
 800238e:	f04f 0100 	mov.w	r1, #0
 8002392:	6838      	ldr	r0, [r7, #0]
 8002394:	f7fe feb2 	bl	80010fc <__aeabi_fcmpgt>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d004      	beq.n	80023a8 <stepper_set_speed+0x1d0>
 800239e:	2101      	movs	r1, #1
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f7ff fe85 	bl	80020b0 <set_dir>
}
 80023a6:	e004      	b.n	80023b2 <stepper_set_speed+0x1da>
			else set_dir(stepper, -1);
 80023a8:	f04f 31ff 	mov.w	r1, #4294967295
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f7ff fe7f 	bl	80020b0 <set_dir>
}
 80023b2:	bf00      	nop
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bdb0      	pop	{r4, r5, r7, pc}
 80023ba:	bf00      	nop
 80023bc:	f3af 8000 	nop.w
 80023c0:	00000000 	.word	0x00000000
 80023c4:	412e8480 	.word	0x412e8480
 80023c8:	40590000 	.word	0x40590000
 80023cc:	c1800000 	.word	0xc1800000
 80023d0:	3ff00000 	.word	0x3ff00000

080023d4 <stepper_update>:


void stepper_update(stepper_typedef *stepper)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
	if(stepper->on_off){
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d036      	beq.n	8002456 <stepper_update+0x82>
		stepper->step_counter += stepper->dir;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80023ee:	b25a      	sxtb	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	69db      	ldr	r3, [r3, #28]
 80023f4:	441a      	add	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	61da      	str	r2, [r3, #28]
		__HAL_TIM_SET_AUTORELOAD(stepper->htim, stepper->new_counter);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	62da      	str	r2, [r3, #44]	; 0x2c
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d105      	bne.n	8002424 <stepper_update+0x50>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2264      	movs	r2, #100	; 0x64
 8002420:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8002422:	e018      	b.n	8002456 <stepper_update+0x82>
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b04      	cmp	r3, #4
 800242a:	d105      	bne.n	8002438 <stepper_update+0x64>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	2364      	movs	r3, #100	; 0x64
 8002434:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002436:	e00e      	b.n	8002456 <stepper_update+0x82>
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b08      	cmp	r3, #8
 800243e:	d105      	bne.n	800244c <stepper_update+0x78>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	2364      	movs	r3, #100	; 0x64
 8002448:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800244a:	e004      	b.n	8002456 <stepper_update+0x82>
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	2364      	movs	r3, #100	; 0x64
 8002454:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002456:	bf00      	nop
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr

08002460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002466:	4b15      	ldr	r3, [pc, #84]	; (80024bc <HAL_MspInit+0x5c>)
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	4a14      	ldr	r2, [pc, #80]	; (80024bc <HAL_MspInit+0x5c>)
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	6193      	str	r3, [r2, #24]
 8002472:	4b12      	ldr	r3, [pc, #72]	; (80024bc <HAL_MspInit+0x5c>)
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	60bb      	str	r3, [r7, #8]
 800247c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800247e:	4b0f      	ldr	r3, [pc, #60]	; (80024bc <HAL_MspInit+0x5c>)
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	4a0e      	ldr	r2, [pc, #56]	; (80024bc <HAL_MspInit+0x5c>)
 8002484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002488:	61d3      	str	r3, [r2, #28]
 800248a:	4b0c      	ldr	r3, [pc, #48]	; (80024bc <HAL_MspInit+0x5c>)
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002492:	607b      	str	r3, [r7, #4]
 8002494:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002496:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <HAL_MspInit+0x60>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	4a04      	ldr	r2, [pc, #16]	; (80024c0 <HAL_MspInit+0x60>)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024b2:	bf00      	nop
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	40021000 	.word	0x40021000
 80024c0:	40010000 	.word	0x40010000

080024c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024c8:	e7fe      	b.n	80024c8 <NMI_Handler+0x4>

080024ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024ca:	b480      	push	{r7}
 80024cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ce:	e7fe      	b.n	80024ce <HardFault_Handler+0x4>

080024d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d4:	e7fe      	b.n	80024d4 <MemManage_Handler+0x4>

080024d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d6:	b480      	push	{r7}
 80024d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024da:	e7fe      	b.n	80024da <BusFault_Handler+0x4>

080024dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e0:	e7fe      	b.n	80024e0 <UsageFault_Handler+0x4>

080024e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024e2:	b480      	push	{r7}
 80024e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc80      	pop	{r7}
 80024ec:	4770      	bx	lr

080024ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ee:	b480      	push	{r7}
 80024f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024f2:	bf00      	nop
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr

080024fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr

08002506 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800250a:	f000 fb3b 	bl	8002b84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
	...

08002514 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002518:	4802      	ldr	r0, [pc, #8]	; (8002524 <TIM2_IRQHandler+0x10>)
 800251a:	f002 fc2f 	bl	8004d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200002a8 	.word	0x200002a8

08002528 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <TIM3_IRQHandler+0x10>)
 800252e:	f002 fc25 	bl	8004d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	200002f0 	.word	0x200002f0

0800253c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  return 1;
 8002540:	2301      	movs	r3, #1
}
 8002542:	4618      	mov	r0, r3
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr

0800254a <_kill>:

int _kill(int pid, int sig)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
 8002552:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002554:	f004 fa9a 	bl	8006a8c <__errno>
 8002558:	4603      	mov	r3, r0
 800255a:	2216      	movs	r2, #22
 800255c:	601a      	str	r2, [r3, #0]
  return -1;
 800255e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002562:	4618      	mov	r0, r3
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <_exit>:

void _exit (int status)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b082      	sub	sp, #8
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002572:	f04f 31ff 	mov.w	r1, #4294967295
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f7ff ffe7 	bl	800254a <_kill>
  while (1) {}    /* Make sure we hang here */
 800257c:	e7fe      	b.n	800257c <_exit+0x12>

0800257e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b086      	sub	sp, #24
 8002582:	af00      	add	r7, sp, #0
 8002584:	60f8      	str	r0, [r7, #12]
 8002586:	60b9      	str	r1, [r7, #8]
 8002588:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	e00a      	b.n	80025a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002590:	f3af 8000 	nop.w
 8002594:	4601      	mov	r1, r0
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	1c5a      	adds	r2, r3, #1
 800259a:	60ba      	str	r2, [r7, #8]
 800259c:	b2ca      	uxtb	r2, r1
 800259e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	3301      	adds	r3, #1
 80025a4:	617b      	str	r3, [r7, #20]
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	dbf0      	blt.n	8002590 <_read+0x12>
  }

  return len;
 80025ae:	687b      	ldr	r3, [r7, #4]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	e009      	b.n	80025de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	1c5a      	adds	r2, r3, #1
 80025ce:	60ba      	str	r2, [r7, #8]
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe feb6 	bl	8001344 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	3301      	adds	r3, #1
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	dbf1      	blt.n	80025ca <_write+0x12>
  }
  return len;
 80025e6:	687b      	ldr	r3, [r7, #4]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <_close>:

int _close(int file)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
 800260e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002616:	605a      	str	r2, [r3, #4]
  return 0;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr

08002624 <_isatty>:

int _isatty(int file)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800262c:	2301      	movs	r3, #1
}
 800262e:	4618      	mov	r0, r3
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr

08002638 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr

08002650 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002658:	4a14      	ldr	r2, [pc, #80]	; (80026ac <_sbrk+0x5c>)
 800265a:	4b15      	ldr	r3, [pc, #84]	; (80026b0 <_sbrk+0x60>)
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002664:	4b13      	ldr	r3, [pc, #76]	; (80026b4 <_sbrk+0x64>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d102      	bne.n	8002672 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800266c:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <_sbrk+0x64>)
 800266e:	4a12      	ldr	r2, [pc, #72]	; (80026b8 <_sbrk+0x68>)
 8002670:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002672:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <_sbrk+0x64>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	429a      	cmp	r2, r3
 800267e:	d207      	bcs.n	8002690 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002680:	f004 fa04 	bl	8006a8c <__errno>
 8002684:	4603      	mov	r3, r0
 8002686:	220c      	movs	r2, #12
 8002688:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800268a:	f04f 33ff 	mov.w	r3, #4294967295
 800268e:	e009      	b.n	80026a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002690:	4b08      	ldr	r3, [pc, #32]	; (80026b4 <_sbrk+0x64>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002696:	4b07      	ldr	r3, [pc, #28]	; (80026b4 <_sbrk+0x64>)
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4413      	add	r3, r2
 800269e:	4a05      	ldr	r2, [pc, #20]	; (80026b4 <_sbrk+0x64>)
 80026a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026a2:	68fb      	ldr	r3, [r7, #12]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20005000 	.word	0x20005000
 80026b0:	00000400 	.word	0x00000400
 80026b4:	200002a4 	.word	0x200002a4
 80026b8:	200004d0 	.word	0x200004d0

080026bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr

080026c8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08e      	sub	sp, #56	; 0x38
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]
 80026d8:	609a      	str	r2, [r3, #8]
 80026da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026dc:	f107 0320 	add.w	r3, r7, #32
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026e6:	1d3b      	adds	r3, r7, #4
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	605a      	str	r2, [r3, #4]
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	60da      	str	r2, [r3, #12]
 80026f2:	611a      	str	r2, [r3, #16]
 80026f4:	615a      	str	r2, [r3, #20]
 80026f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026f8:	4b2d      	ldr	r3, [pc, #180]	; (80027b0 <MX_TIM2_Init+0xe8>)
 80026fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8002700:	4b2b      	ldr	r3, [pc, #172]	; (80027b0 <MX_TIM2_Init+0xe8>)
 8002702:	2247      	movs	r2, #71	; 0x47
 8002704:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002706:	4b2a      	ldr	r3, [pc, #168]	; (80027b0 <MX_TIM2_Init+0xe8>)
 8002708:	2200      	movs	r2, #0
 800270a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800270c:	4b28      	ldr	r3, [pc, #160]	; (80027b0 <MX_TIM2_Init+0xe8>)
 800270e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002712:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002714:	4b26      	ldr	r3, [pc, #152]	; (80027b0 <MX_TIM2_Init+0xe8>)
 8002716:	2200      	movs	r2, #0
 8002718:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800271a:	4b25      	ldr	r3, [pc, #148]	; (80027b0 <MX_TIM2_Init+0xe8>)
 800271c:	2200      	movs	r2, #0
 800271e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002720:	4823      	ldr	r0, [pc, #140]	; (80027b0 <MX_TIM2_Init+0xe8>)
 8002722:	f002 f98f 	bl	8004a44 <HAL_TIM_Base_Init>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800272c:	f7ff f8db 	bl	80018e6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002730:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002734:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002736:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800273a:	4619      	mov	r1, r3
 800273c:	481c      	ldr	r0, [pc, #112]	; (80027b0 <MX_TIM2_Init+0xe8>)
 800273e:	f002 fccf 	bl	80050e0 <HAL_TIM_ConfigClockSource>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002748:	f7ff f8cd 	bl	80018e6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800274c:	4818      	ldr	r0, [pc, #96]	; (80027b0 <MX_TIM2_Init+0xe8>)
 800274e:	f002 fa1b 	bl	8004b88 <HAL_TIM_PWM_Init>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002758:	f7ff f8c5 	bl	80018e6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275c:	2300      	movs	r3, #0
 800275e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002760:	2300      	movs	r3, #0
 8002762:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002764:	f107 0320 	add.w	r3, r7, #32
 8002768:	4619      	mov	r1, r3
 800276a:	4811      	ldr	r0, [pc, #68]	; (80027b0 <MX_TIM2_Init+0xe8>)
 800276c:	f003 f854 	bl	8005818 <HAL_TIMEx_MasterConfigSynchronization>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002776:	f7ff f8b6 	bl	80018e6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800277a:	2360      	movs	r3, #96	; 0x60
 800277c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002782:	2300      	movs	r3, #0
 8002784:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002786:	2300      	movs	r3, #0
 8002788:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800278a:	1d3b      	adds	r3, r7, #4
 800278c:	2200      	movs	r2, #0
 800278e:	4619      	mov	r1, r3
 8002790:	4807      	ldr	r0, [pc, #28]	; (80027b0 <MX_TIM2_Init+0xe8>)
 8002792:	f002 fbe3 	bl	8004f5c <HAL_TIM_PWM_ConfigChannel>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800279c:	f7ff f8a3 	bl	80018e6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80027a0:	4803      	ldr	r0, [pc, #12]	; (80027b0 <MX_TIM2_Init+0xe8>)
 80027a2:	f000 f8bd 	bl	8002920 <HAL_TIM_MspPostInit>

}
 80027a6:	bf00      	nop
 80027a8:	3738      	adds	r7, #56	; 0x38
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	200002a8 	.word	0x200002a8

080027b4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b08e      	sub	sp, #56	; 0x38
 80027b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	605a      	str	r2, [r3, #4]
 80027c4:	609a      	str	r2, [r3, #8]
 80027c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027c8:	f107 0320 	add.w	r3, r7, #32
 80027cc:	2200      	movs	r2, #0
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027d2:	1d3b      	adds	r3, r7, #4
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	605a      	str	r2, [r3, #4]
 80027da:	609a      	str	r2, [r3, #8]
 80027dc:	60da      	str	r2, [r3, #12]
 80027de:	611a      	str	r2, [r3, #16]
 80027e0:	615a      	str	r2, [r3, #20]
 80027e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027e4:	4b2c      	ldr	r3, [pc, #176]	; (8002898 <MX_TIM3_Init+0xe4>)
 80027e6:	4a2d      	ldr	r2, [pc, #180]	; (800289c <MX_TIM3_Init+0xe8>)
 80027e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80027ea:	4b2b      	ldr	r3, [pc, #172]	; (8002898 <MX_TIM3_Init+0xe4>)
 80027ec:	2247      	movs	r2, #71	; 0x47
 80027ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f0:	4b29      	ldr	r3, [pc, #164]	; (8002898 <MX_TIM3_Init+0xe4>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80027f6:	4b28      	ldr	r3, [pc, #160]	; (8002898 <MX_TIM3_Init+0xe4>)
 80027f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027fe:	4b26      	ldr	r3, [pc, #152]	; (8002898 <MX_TIM3_Init+0xe4>)
 8002800:	2200      	movs	r2, #0
 8002802:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002804:	4b24      	ldr	r3, [pc, #144]	; (8002898 <MX_TIM3_Init+0xe4>)
 8002806:	2200      	movs	r2, #0
 8002808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800280a:	4823      	ldr	r0, [pc, #140]	; (8002898 <MX_TIM3_Init+0xe4>)
 800280c:	f002 f91a 	bl	8004a44 <HAL_TIM_Base_Init>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002816:	f7ff f866 	bl	80018e6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800281a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800281e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002820:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002824:	4619      	mov	r1, r3
 8002826:	481c      	ldr	r0, [pc, #112]	; (8002898 <MX_TIM3_Init+0xe4>)
 8002828:	f002 fc5a 	bl	80050e0 <HAL_TIM_ConfigClockSource>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002832:	f7ff f858 	bl	80018e6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002836:	4818      	ldr	r0, [pc, #96]	; (8002898 <MX_TIM3_Init+0xe4>)
 8002838:	f002 f9a6 	bl	8004b88 <HAL_TIM_PWM_Init>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002842:	f7ff f850 	bl	80018e6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002846:	2300      	movs	r3, #0
 8002848:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800284a:	2300      	movs	r3, #0
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800284e:	f107 0320 	add.w	r3, r7, #32
 8002852:	4619      	mov	r1, r3
 8002854:	4810      	ldr	r0, [pc, #64]	; (8002898 <MX_TIM3_Init+0xe4>)
 8002856:	f002 ffdf 	bl	8005818 <HAL_TIMEx_MasterConfigSynchronization>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002860:	f7ff f841 	bl	80018e6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002864:	2360      	movs	r3, #96	; 0x60
 8002866:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002868:	2300      	movs	r3, #0
 800286a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800286c:	2300      	movs	r3, #0
 800286e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002874:	1d3b      	adds	r3, r7, #4
 8002876:	2200      	movs	r2, #0
 8002878:	4619      	mov	r1, r3
 800287a:	4807      	ldr	r0, [pc, #28]	; (8002898 <MX_TIM3_Init+0xe4>)
 800287c:	f002 fb6e 	bl	8004f5c <HAL_TIM_PWM_ConfigChannel>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002886:	f7ff f82e 	bl	80018e6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800288a:	4803      	ldr	r0, [pc, #12]	; (8002898 <MX_TIM3_Init+0xe4>)
 800288c:	f000 f848 	bl	8002920 <HAL_TIM_MspPostInit>

}
 8002890:	bf00      	nop
 8002892:	3738      	adds	r7, #56	; 0x38
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	200002f0 	.word	0x200002f0
 800289c:	40000400 	.word	0x40000400

080028a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028b0:	d114      	bne.n	80028dc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028b2:	4b19      	ldr	r3, [pc, #100]	; (8002918 <HAL_TIM_Base_MspInit+0x78>)
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	4a18      	ldr	r2, [pc, #96]	; (8002918 <HAL_TIM_Base_MspInit+0x78>)
 80028b8:	f043 0301 	orr.w	r3, r3, #1
 80028bc:	61d3      	str	r3, [r2, #28]
 80028be:	4b16      	ldr	r3, [pc, #88]	; (8002918 <HAL_TIM_Base_MspInit+0x78>)
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028ca:	2200      	movs	r2, #0
 80028cc:	2100      	movs	r1, #0
 80028ce:	201c      	movs	r0, #28
 80028d0:	f000 fa6f 	bl	8002db2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028d4:	201c      	movs	r0, #28
 80028d6:	f000 fa88 	bl	8002dea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80028da:	e018      	b.n	800290e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a0e      	ldr	r2, [pc, #56]	; (800291c <HAL_TIM_Base_MspInit+0x7c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d113      	bne.n	800290e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028e6:	4b0c      	ldr	r3, [pc, #48]	; (8002918 <HAL_TIM_Base_MspInit+0x78>)
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	4a0b      	ldr	r2, [pc, #44]	; (8002918 <HAL_TIM_Base_MspInit+0x78>)
 80028ec:	f043 0302 	orr.w	r3, r3, #2
 80028f0:	61d3      	str	r3, [r2, #28]
 80028f2:	4b09      	ldr	r3, [pc, #36]	; (8002918 <HAL_TIM_Base_MspInit+0x78>)
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	60bb      	str	r3, [r7, #8]
 80028fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80028fe:	2200      	movs	r2, #0
 8002900:	2100      	movs	r1, #0
 8002902:	201d      	movs	r0, #29
 8002904:	f000 fa55 	bl	8002db2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002908:	201d      	movs	r0, #29
 800290a:	f000 fa6e 	bl	8002dea <HAL_NVIC_EnableIRQ>
}
 800290e:	bf00      	nop
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000
 800291c:	40000400 	.word	0x40000400

08002920 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b088      	sub	sp, #32
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002928:	f107 0310 	add.w	r3, r7, #16
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	609a      	str	r2, [r3, #8]
 8002934:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800293e:	d118      	bne.n	8002972 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002940:	4b1c      	ldr	r3, [pc, #112]	; (80029b4 <HAL_TIM_MspPostInit+0x94>)
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	4a1b      	ldr	r2, [pc, #108]	; (80029b4 <HAL_TIM_MspPostInit+0x94>)
 8002946:	f043 0304 	orr.w	r3, r3, #4
 800294a:	6193      	str	r3, [r2, #24]
 800294c:	4b19      	ldr	r3, [pc, #100]	; (80029b4 <HAL_TIM_MspPostInit+0x94>)
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STEP1_Pin;
 8002958:	2301      	movs	r3, #1
 800295a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295c:	2302      	movs	r3, #2
 800295e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002960:	2302      	movs	r3, #2
 8002962:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP1_GPIO_Port, &GPIO_InitStruct);
 8002964:	f107 0310 	add.w	r3, r7, #16
 8002968:	4619      	mov	r1, r3
 800296a:	4813      	ldr	r0, [pc, #76]	; (80029b8 <HAL_TIM_MspPostInit+0x98>)
 800296c:	f000 fa58 	bl	8002e20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002970:	e01c      	b.n	80029ac <HAL_TIM_MspPostInit+0x8c>
  else if(timHandle->Instance==TIM3)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a11      	ldr	r2, [pc, #68]	; (80029bc <HAL_TIM_MspPostInit+0x9c>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d117      	bne.n	80029ac <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297c:	4b0d      	ldr	r3, [pc, #52]	; (80029b4 <HAL_TIM_MspPostInit+0x94>)
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	4a0c      	ldr	r2, [pc, #48]	; (80029b4 <HAL_TIM_MspPostInit+0x94>)
 8002982:	f043 0304 	orr.w	r3, r3, #4
 8002986:	6193      	str	r3, [r2, #24]
 8002988:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <HAL_TIM_MspPostInit+0x94>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	60bb      	str	r3, [r7, #8]
 8002992:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STEP2_Pin;
 8002994:	2340      	movs	r3, #64	; 0x40
 8002996:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002998:	2302      	movs	r3, #2
 800299a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299c:	2302      	movs	r3, #2
 800299e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP2_GPIO_Port, &GPIO_InitStruct);
 80029a0:	f107 0310 	add.w	r3, r7, #16
 80029a4:	4619      	mov	r1, r3
 80029a6:	4804      	ldr	r0, [pc, #16]	; (80029b8 <HAL_TIM_MspPostInit+0x98>)
 80029a8:	f000 fa3a 	bl	8002e20 <HAL_GPIO_Init>
}
 80029ac:	bf00      	nop
 80029ae:	3720      	adds	r7, #32
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40021000 	.word	0x40021000
 80029b8:	40010800 	.word	0x40010800
 80029bc:	40000400 	.word	0x40000400

080029c0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029c4:	4b11      	ldr	r3, [pc, #68]	; (8002a0c <MX_USART1_UART_Init+0x4c>)
 80029c6:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <MX_USART1_UART_Init+0x50>)
 80029c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029ca:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <MX_USART1_UART_Init+0x4c>)
 80029cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029d2:	4b0e      	ldr	r3, [pc, #56]	; (8002a0c <MX_USART1_UART_Init+0x4c>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <MX_USART1_UART_Init+0x4c>)
 80029da:	2200      	movs	r2, #0
 80029dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029de:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <MX_USART1_UART_Init+0x4c>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029e4:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <MX_USART1_UART_Init+0x4c>)
 80029e6:	220c      	movs	r2, #12
 80029e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029ea:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <MX_USART1_UART_Init+0x4c>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <MX_USART1_UART_Init+0x4c>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029f6:	4805      	ldr	r0, [pc, #20]	; (8002a0c <MX_USART1_UART_Init+0x4c>)
 80029f8:	f002 ff7e 	bl	80058f8 <HAL_UART_Init>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a02:	f7fe ff70 	bl	80018e6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000338 	.word	0x20000338
 8002a10:	40013800 	.word	0x40013800

08002a14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b088      	sub	sp, #32
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a1c:	f107 0310 	add.w	r3, r7, #16
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a1c      	ldr	r2, [pc, #112]	; (8002aa0 <HAL_UART_MspInit+0x8c>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d131      	bne.n	8002a98 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a34:	4b1b      	ldr	r3, [pc, #108]	; (8002aa4 <HAL_UART_MspInit+0x90>)
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	4a1a      	ldr	r2, [pc, #104]	; (8002aa4 <HAL_UART_MspInit+0x90>)
 8002a3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a3e:	6193      	str	r3, [r2, #24]
 8002a40:	4b18      	ldr	r3, [pc, #96]	; (8002aa4 <HAL_UART_MspInit+0x90>)
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4c:	4b15      	ldr	r3, [pc, #84]	; (8002aa4 <HAL_UART_MspInit+0x90>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	4a14      	ldr	r2, [pc, #80]	; (8002aa4 <HAL_UART_MspInit+0x90>)
 8002a52:	f043 0304 	orr.w	r3, r3, #4
 8002a56:	6193      	str	r3, [r2, #24]
 8002a58:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <HAL_UART_MspInit+0x90>)
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	60bb      	str	r3, [r7, #8]
 8002a62:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a72:	f107 0310 	add.w	r3, r7, #16
 8002a76:	4619      	mov	r1, r3
 8002a78:	480b      	ldr	r0, [pc, #44]	; (8002aa8 <HAL_UART_MspInit+0x94>)
 8002a7a:	f000 f9d1 	bl	8002e20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a8c:	f107 0310 	add.w	r3, r7, #16
 8002a90:	4619      	mov	r1, r3
 8002a92:	4805      	ldr	r0, [pc, #20]	; (8002aa8 <HAL_UART_MspInit+0x94>)
 8002a94:	f000 f9c4 	bl	8002e20 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a98:	bf00      	nop
 8002a9a:	3720      	adds	r7, #32
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40013800 	.word	0x40013800
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	40010800 	.word	0x40010800

08002aac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002aac:	f7ff fe06 	bl	80026bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ab0:	480b      	ldr	r0, [pc, #44]	; (8002ae0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002ab2:	490c      	ldr	r1, [pc, #48]	; (8002ae4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002ab4:	4a0c      	ldr	r2, [pc, #48]	; (8002ae8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002ab6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ab8:	e002      	b.n	8002ac0 <LoopCopyDataInit>

08002aba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002abc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002abe:	3304      	adds	r3, #4

08002ac0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ac0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ac2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ac4:	d3f9      	bcc.n	8002aba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ac6:	4a09      	ldr	r2, [pc, #36]	; (8002aec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002ac8:	4c09      	ldr	r4, [pc, #36]	; (8002af0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002aca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002acc:	e001      	b.n	8002ad2 <LoopFillZerobss>

08002ace <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ace:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ad0:	3204      	adds	r2, #4

08002ad2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ad2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ad4:	d3fb      	bcc.n	8002ace <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ad6:	f003 ffdf 	bl	8006a98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ada:	f7fe fc71 	bl	80013c0 <main>
  bx lr
 8002ade:	4770      	bx	lr
  ldr r0, =_sdata
 8002ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ae4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002ae8:	08009090 	.word	0x08009090
  ldr r2, =_sbss
 8002aec:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002af0:	200004d0 	.word	0x200004d0

08002af4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002af4:	e7fe      	b.n	8002af4 <ADC1_2_IRQHandler>
	...

08002af8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002afc:	4b08      	ldr	r3, [pc, #32]	; (8002b20 <HAL_Init+0x28>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a07      	ldr	r2, [pc, #28]	; (8002b20 <HAL_Init+0x28>)
 8002b02:	f043 0310 	orr.w	r3, r3, #16
 8002b06:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b08:	2003      	movs	r0, #3
 8002b0a:	f000 f947 	bl	8002d9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b0e:	200f      	movs	r0, #15
 8002b10:	f000 f808 	bl	8002b24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b14:	f7ff fca4 	bl	8002460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40022000 	.word	0x40022000

08002b24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b2c:	4b12      	ldr	r3, [pc, #72]	; (8002b78 <HAL_InitTick+0x54>)
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	4b12      	ldr	r3, [pc, #72]	; (8002b7c <HAL_InitTick+0x58>)
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	4619      	mov	r1, r3
 8002b36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 f95f 	bl	8002e06 <HAL_SYSTICK_Config>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e00e      	b.n	8002b70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b0f      	cmp	r3, #15
 8002b56:	d80a      	bhi.n	8002b6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b58:	2200      	movs	r2, #0
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b60:	f000 f927 	bl	8002db2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b64:	4a06      	ldr	r2, [pc, #24]	; (8002b80 <HAL_InitTick+0x5c>)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	e000      	b.n	8002b70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3708      	adds	r7, #8
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	20000000 	.word	0x20000000
 8002b7c:	20000008 	.word	0x20000008
 8002b80:	20000004 	.word	0x20000004

08002b84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b88:	4b05      	ldr	r3, [pc, #20]	; (8002ba0 <HAL_IncTick+0x1c>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <HAL_IncTick+0x20>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4413      	add	r3, r2
 8002b94:	4a03      	ldr	r2, [pc, #12]	; (8002ba4 <HAL_IncTick+0x20>)
 8002b96:	6013      	str	r3, [r2, #0]
}
 8002b98:	bf00      	nop
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	20000008 	.word	0x20000008
 8002ba4:	20000380 	.word	0x20000380

08002ba8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
  return uwTick;
 8002bac:	4b02      	ldr	r3, [pc, #8]	; (8002bb8 <HAL_GetTick+0x10>)
 8002bae:	681b      	ldr	r3, [r3, #0]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr
 8002bb8:	20000380 	.word	0x20000380

08002bbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bc4:	f7ff fff0 	bl	8002ba8 <HAL_GetTick>
 8002bc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd4:	d005      	beq.n	8002be2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bd6:	4b0a      	ldr	r3, [pc, #40]	; (8002c00 <HAL_Delay+0x44>)
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	461a      	mov	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4413      	add	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002be2:	bf00      	nop
 8002be4:	f7ff ffe0 	bl	8002ba8 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d8f7      	bhi.n	8002be4 <HAL_Delay+0x28>
  {
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000008 	.word	0x20000008

08002c04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f003 0307 	and.w	r3, r3, #7
 8002c12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c14:	4b0c      	ldr	r3, [pc, #48]	; (8002c48 <__NVIC_SetPriorityGrouping+0x44>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c20:	4013      	ands	r3, r2
 8002c22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c36:	4a04      	ldr	r2, [pc, #16]	; (8002c48 <__NVIC_SetPriorityGrouping+0x44>)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	60d3      	str	r3, [r2, #12]
}
 8002c3c:	bf00      	nop
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bc80      	pop	{r7}
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	e000ed00 	.word	0xe000ed00

08002c4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c50:	4b04      	ldr	r3, [pc, #16]	; (8002c64 <__NVIC_GetPriorityGrouping+0x18>)
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	0a1b      	lsrs	r3, r3, #8
 8002c56:	f003 0307 	and.w	r3, r3, #7
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	db0b      	blt.n	8002c92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	f003 021f 	and.w	r2, r3, #31
 8002c80:	4906      	ldr	r1, [pc, #24]	; (8002c9c <__NVIC_EnableIRQ+0x34>)
 8002c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c86:	095b      	lsrs	r3, r3, #5
 8002c88:	2001      	movs	r0, #1
 8002c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bc80      	pop	{r7}
 8002c9a:	4770      	bx	lr
 8002c9c:	e000e100 	.word	0xe000e100

08002ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	6039      	str	r1, [r7, #0]
 8002caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	db0a      	blt.n	8002cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	490c      	ldr	r1, [pc, #48]	; (8002cec <__NVIC_SetPriority+0x4c>)
 8002cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cbe:	0112      	lsls	r2, r2, #4
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cc8:	e00a      	b.n	8002ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	4908      	ldr	r1, [pc, #32]	; (8002cf0 <__NVIC_SetPriority+0x50>)
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	3b04      	subs	r3, #4
 8002cd8:	0112      	lsls	r2, r2, #4
 8002cda:	b2d2      	uxtb	r2, r2
 8002cdc:	440b      	add	r3, r1
 8002cde:	761a      	strb	r2, [r3, #24]
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bc80      	pop	{r7}
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	e000e100 	.word	0xe000e100
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b089      	sub	sp, #36	; 0x24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	f1c3 0307 	rsb	r3, r3, #7
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	bf28      	it	cs
 8002d12:	2304      	movcs	r3, #4
 8002d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	3304      	adds	r3, #4
 8002d1a:	2b06      	cmp	r3, #6
 8002d1c:	d902      	bls.n	8002d24 <NVIC_EncodePriority+0x30>
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	3b03      	subs	r3, #3
 8002d22:	e000      	b.n	8002d26 <NVIC_EncodePriority+0x32>
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d28:	f04f 32ff 	mov.w	r2, #4294967295
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	43da      	mvns	r2, r3
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	401a      	ands	r2, r3
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	43d9      	mvns	r1, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d4c:	4313      	orrs	r3, r2
         );
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3724      	adds	r7, #36	; 0x24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr

08002d58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	3b01      	subs	r3, #1
 8002d64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d68:	d301      	bcc.n	8002d6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e00f      	b.n	8002d8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d6e:	4a0a      	ldr	r2, [pc, #40]	; (8002d98 <SysTick_Config+0x40>)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3b01      	subs	r3, #1
 8002d74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d76:	210f      	movs	r1, #15
 8002d78:	f04f 30ff 	mov.w	r0, #4294967295
 8002d7c:	f7ff ff90 	bl	8002ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d80:	4b05      	ldr	r3, [pc, #20]	; (8002d98 <SysTick_Config+0x40>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d86:	4b04      	ldr	r3, [pc, #16]	; (8002d98 <SysTick_Config+0x40>)
 8002d88:	2207      	movs	r2, #7
 8002d8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	e000e010 	.word	0xe000e010

08002d9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f7ff ff2d 	bl	8002c04 <__NVIC_SetPriorityGrouping>
}
 8002daa:	bf00      	nop
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b086      	sub	sp, #24
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	4603      	mov	r3, r0
 8002dba:	60b9      	str	r1, [r7, #8]
 8002dbc:	607a      	str	r2, [r7, #4]
 8002dbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dc4:	f7ff ff42 	bl	8002c4c <__NVIC_GetPriorityGrouping>
 8002dc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	68b9      	ldr	r1, [r7, #8]
 8002dce:	6978      	ldr	r0, [r7, #20]
 8002dd0:	f7ff ff90 	bl	8002cf4 <NVIC_EncodePriority>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dda:	4611      	mov	r1, r2
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff ff5f 	bl	8002ca0 <__NVIC_SetPriority>
}
 8002de2:	bf00      	nop
 8002de4:	3718      	adds	r7, #24
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b082      	sub	sp, #8
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	4603      	mov	r3, r0
 8002df2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7ff ff35 	bl	8002c68 <__NVIC_EnableIRQ>
}
 8002dfe:	bf00      	nop
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b082      	sub	sp, #8
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7ff ffa2 	bl	8002d58 <SysTick_Config>
 8002e14:	4603      	mov	r3, r0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b08b      	sub	sp, #44	; 0x2c
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e32:	e169      	b.n	8003108 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e34:	2201      	movs	r2, #1
 8002e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	69fa      	ldr	r2, [r7, #28]
 8002e44:	4013      	ands	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	f040 8158 	bne.w	8003102 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	4a9a      	ldr	r2, [pc, #616]	; (80030c0 <HAL_GPIO_Init+0x2a0>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d05e      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e5c:	4a98      	ldr	r2, [pc, #608]	; (80030c0 <HAL_GPIO_Init+0x2a0>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d875      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e62:	4a98      	ldr	r2, [pc, #608]	; (80030c4 <HAL_GPIO_Init+0x2a4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d058      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e68:	4a96      	ldr	r2, [pc, #600]	; (80030c4 <HAL_GPIO_Init+0x2a4>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d86f      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e6e:	4a96      	ldr	r2, [pc, #600]	; (80030c8 <HAL_GPIO_Init+0x2a8>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d052      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e74:	4a94      	ldr	r2, [pc, #592]	; (80030c8 <HAL_GPIO_Init+0x2a8>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d869      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e7a:	4a94      	ldr	r2, [pc, #592]	; (80030cc <HAL_GPIO_Init+0x2ac>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d04c      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e80:	4a92      	ldr	r2, [pc, #584]	; (80030cc <HAL_GPIO_Init+0x2ac>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d863      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e86:	4a92      	ldr	r2, [pc, #584]	; (80030d0 <HAL_GPIO_Init+0x2b0>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d046      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e8c:	4a90      	ldr	r2, [pc, #576]	; (80030d0 <HAL_GPIO_Init+0x2b0>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d85d      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e92:	2b12      	cmp	r3, #18
 8002e94:	d82a      	bhi.n	8002eec <HAL_GPIO_Init+0xcc>
 8002e96:	2b12      	cmp	r3, #18
 8002e98:	d859      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e9a:	a201      	add	r2, pc, #4	; (adr r2, 8002ea0 <HAL_GPIO_Init+0x80>)
 8002e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea0:	08002f1b 	.word	0x08002f1b
 8002ea4:	08002ef5 	.word	0x08002ef5
 8002ea8:	08002f07 	.word	0x08002f07
 8002eac:	08002f49 	.word	0x08002f49
 8002eb0:	08002f4f 	.word	0x08002f4f
 8002eb4:	08002f4f 	.word	0x08002f4f
 8002eb8:	08002f4f 	.word	0x08002f4f
 8002ebc:	08002f4f 	.word	0x08002f4f
 8002ec0:	08002f4f 	.word	0x08002f4f
 8002ec4:	08002f4f 	.word	0x08002f4f
 8002ec8:	08002f4f 	.word	0x08002f4f
 8002ecc:	08002f4f 	.word	0x08002f4f
 8002ed0:	08002f4f 	.word	0x08002f4f
 8002ed4:	08002f4f 	.word	0x08002f4f
 8002ed8:	08002f4f 	.word	0x08002f4f
 8002edc:	08002f4f 	.word	0x08002f4f
 8002ee0:	08002f4f 	.word	0x08002f4f
 8002ee4:	08002efd 	.word	0x08002efd
 8002ee8:	08002f11 	.word	0x08002f11
 8002eec:	4a79      	ldr	r2, [pc, #484]	; (80030d4 <HAL_GPIO_Init+0x2b4>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d013      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ef2:	e02c      	b.n	8002f4e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	623b      	str	r3, [r7, #32]
          break;
 8002efa:	e029      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	3304      	adds	r3, #4
 8002f02:	623b      	str	r3, [r7, #32]
          break;
 8002f04:	e024      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	3308      	adds	r3, #8
 8002f0c:	623b      	str	r3, [r7, #32]
          break;
 8002f0e:	e01f      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	330c      	adds	r3, #12
 8002f16:	623b      	str	r3, [r7, #32]
          break;
 8002f18:	e01a      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d102      	bne.n	8002f28 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f22:	2304      	movs	r3, #4
 8002f24:	623b      	str	r3, [r7, #32]
          break;
 8002f26:	e013      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d105      	bne.n	8002f3c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f30:	2308      	movs	r3, #8
 8002f32:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	69fa      	ldr	r2, [r7, #28]
 8002f38:	611a      	str	r2, [r3, #16]
          break;
 8002f3a:	e009      	b.n	8002f50 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f3c:	2308      	movs	r3, #8
 8002f3e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	69fa      	ldr	r2, [r7, #28]
 8002f44:	615a      	str	r2, [r3, #20]
          break;
 8002f46:	e003      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	623b      	str	r3, [r7, #32]
          break;
 8002f4c:	e000      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          break;
 8002f4e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	2bff      	cmp	r3, #255	; 0xff
 8002f54:	d801      	bhi.n	8002f5a <HAL_GPIO_Init+0x13a>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	e001      	b.n	8002f5e <HAL_GPIO_Init+0x13e>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	2bff      	cmp	r3, #255	; 0xff
 8002f64:	d802      	bhi.n	8002f6c <HAL_GPIO_Init+0x14c>
 8002f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	e002      	b.n	8002f72 <HAL_GPIO_Init+0x152>
 8002f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6e:	3b08      	subs	r3, #8
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	210f      	movs	r1, #15
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	401a      	ands	r2, r3
 8002f84:	6a39      	ldr	r1, [r7, #32]
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	fa01 f303 	lsl.w	r3, r1, r3
 8002f8c:	431a      	orrs	r2, r3
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 80b1 	beq.w	8003102 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fa0:	4b4d      	ldr	r3, [pc, #308]	; (80030d8 <HAL_GPIO_Init+0x2b8>)
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	4a4c      	ldr	r2, [pc, #304]	; (80030d8 <HAL_GPIO_Init+0x2b8>)
 8002fa6:	f043 0301 	orr.w	r3, r3, #1
 8002faa:	6193      	str	r3, [r2, #24]
 8002fac:	4b4a      	ldr	r3, [pc, #296]	; (80030d8 <HAL_GPIO_Init+0x2b8>)
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fb8:	4a48      	ldr	r2, [pc, #288]	; (80030dc <HAL_GPIO_Init+0x2bc>)
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	089b      	lsrs	r3, r3, #2
 8002fbe:	3302      	adds	r3, #2
 8002fc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc8:	f003 0303 	and.w	r3, r3, #3
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	220f      	movs	r2, #15
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	43db      	mvns	r3, r3
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a40      	ldr	r2, [pc, #256]	; (80030e0 <HAL_GPIO_Init+0x2c0>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d013      	beq.n	800300c <HAL_GPIO_Init+0x1ec>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a3f      	ldr	r2, [pc, #252]	; (80030e4 <HAL_GPIO_Init+0x2c4>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d00d      	beq.n	8003008 <HAL_GPIO_Init+0x1e8>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a3e      	ldr	r2, [pc, #248]	; (80030e8 <HAL_GPIO_Init+0x2c8>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d007      	beq.n	8003004 <HAL_GPIO_Init+0x1e4>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a3d      	ldr	r2, [pc, #244]	; (80030ec <HAL_GPIO_Init+0x2cc>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d101      	bne.n	8003000 <HAL_GPIO_Init+0x1e0>
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e006      	b.n	800300e <HAL_GPIO_Init+0x1ee>
 8003000:	2304      	movs	r3, #4
 8003002:	e004      	b.n	800300e <HAL_GPIO_Init+0x1ee>
 8003004:	2302      	movs	r3, #2
 8003006:	e002      	b.n	800300e <HAL_GPIO_Init+0x1ee>
 8003008:	2301      	movs	r3, #1
 800300a:	e000      	b.n	800300e <HAL_GPIO_Init+0x1ee>
 800300c:	2300      	movs	r3, #0
 800300e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003010:	f002 0203 	and.w	r2, r2, #3
 8003014:	0092      	lsls	r2, r2, #2
 8003016:	4093      	lsls	r3, r2
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	4313      	orrs	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800301e:	492f      	ldr	r1, [pc, #188]	; (80030dc <HAL_GPIO_Init+0x2bc>)
 8003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003022:	089b      	lsrs	r3, r3, #2
 8003024:	3302      	adds	r3, #2
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d006      	beq.n	8003046 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003038:	4b2d      	ldr	r3, [pc, #180]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	492c      	ldr	r1, [pc, #176]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	4313      	orrs	r3, r2
 8003042:	608b      	str	r3, [r1, #8]
 8003044:	e006      	b.n	8003054 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003046:	4b2a      	ldr	r3, [pc, #168]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003048:	689a      	ldr	r2, [r3, #8]
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	43db      	mvns	r3, r3
 800304e:	4928      	ldr	r1, [pc, #160]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003050:	4013      	ands	r3, r2
 8003052:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d006      	beq.n	800306e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003060:	4b23      	ldr	r3, [pc, #140]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003062:	68da      	ldr	r2, [r3, #12]
 8003064:	4922      	ldr	r1, [pc, #136]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	4313      	orrs	r3, r2
 800306a:	60cb      	str	r3, [r1, #12]
 800306c:	e006      	b.n	800307c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800306e:	4b20      	ldr	r3, [pc, #128]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	43db      	mvns	r3, r3
 8003076:	491e      	ldr	r1, [pc, #120]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003078:	4013      	ands	r3, r2
 800307a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d006      	beq.n	8003096 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003088:	4b19      	ldr	r3, [pc, #100]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	4918      	ldr	r1, [pc, #96]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	4313      	orrs	r3, r2
 8003092:	604b      	str	r3, [r1, #4]
 8003094:	e006      	b.n	80030a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003096:	4b16      	ldr	r3, [pc, #88]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	43db      	mvns	r3, r3
 800309e:	4914      	ldr	r1, [pc, #80]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 80030a0:	4013      	ands	r3, r2
 80030a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d021      	beq.n	80030f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030b0:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	490e      	ldr	r1, [pc, #56]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	600b      	str	r3, [r1, #0]
 80030bc:	e021      	b.n	8003102 <HAL_GPIO_Init+0x2e2>
 80030be:	bf00      	nop
 80030c0:	10320000 	.word	0x10320000
 80030c4:	10310000 	.word	0x10310000
 80030c8:	10220000 	.word	0x10220000
 80030cc:	10210000 	.word	0x10210000
 80030d0:	10120000 	.word	0x10120000
 80030d4:	10110000 	.word	0x10110000
 80030d8:	40021000 	.word	0x40021000
 80030dc:	40010000 	.word	0x40010000
 80030e0:	40010800 	.word	0x40010800
 80030e4:	40010c00 	.word	0x40010c00
 80030e8:	40011000 	.word	0x40011000
 80030ec:	40011400 	.word	0x40011400
 80030f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030f4:	4b0b      	ldr	r3, [pc, #44]	; (8003124 <HAL_GPIO_Init+0x304>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	43db      	mvns	r3, r3
 80030fc:	4909      	ldr	r1, [pc, #36]	; (8003124 <HAL_GPIO_Init+0x304>)
 80030fe:	4013      	ands	r3, r2
 8003100:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003104:	3301      	adds	r3, #1
 8003106:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310e:	fa22 f303 	lsr.w	r3, r2, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	f47f ae8e 	bne.w	8002e34 <HAL_GPIO_Init+0x14>
  }
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	372c      	adds	r7, #44	; 0x2c
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr
 8003124:	40010400 	.word	0x40010400

08003128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	807b      	strh	r3, [r7, #2]
 8003134:	4613      	mov	r3, r2
 8003136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003138:	787b      	ldrb	r3, [r7, #1]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800313e:	887a      	ldrh	r2, [r7, #2]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003144:	e003      	b.n	800314e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003146:	887b      	ldrh	r3, [r7, #2]
 8003148:	041a      	lsls	r2, r3, #16
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	611a      	str	r2, [r3, #16]
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e12b      	b.n	80033c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d106      	bne.n	8003184 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fe f8a2 	bl	80012c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2224      	movs	r2, #36	; 0x24
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0201 	bic.w	r2, r2, #1
 800319a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031bc:	f001 fbfc 	bl	80049b8 <HAL_RCC_GetPCLK1Freq>
 80031c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	4a81      	ldr	r2, [pc, #516]	; (80033cc <HAL_I2C_Init+0x274>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d807      	bhi.n	80031dc <HAL_I2C_Init+0x84>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	4a80      	ldr	r2, [pc, #512]	; (80033d0 <HAL_I2C_Init+0x278>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	bf94      	ite	ls
 80031d4:	2301      	movls	r3, #1
 80031d6:	2300      	movhi	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	e006      	b.n	80031ea <HAL_I2C_Init+0x92>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	4a7d      	ldr	r2, [pc, #500]	; (80033d4 <HAL_I2C_Init+0x27c>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	bf94      	ite	ls
 80031e4:	2301      	movls	r3, #1
 80031e6:	2300      	movhi	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e0e7      	b.n	80033c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	4a78      	ldr	r2, [pc, #480]	; (80033d8 <HAL_I2C_Init+0x280>)
 80031f6:	fba2 2303 	umull	r2, r3, r2, r3
 80031fa:	0c9b      	lsrs	r3, r3, #18
 80031fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	430a      	orrs	r2, r1
 8003210:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	4a6a      	ldr	r2, [pc, #424]	; (80033cc <HAL_I2C_Init+0x274>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d802      	bhi.n	800322c <HAL_I2C_Init+0xd4>
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	3301      	adds	r3, #1
 800322a:	e009      	b.n	8003240 <HAL_I2C_Init+0xe8>
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003232:	fb02 f303 	mul.w	r3, r2, r3
 8003236:	4a69      	ldr	r2, [pc, #420]	; (80033dc <HAL_I2C_Init+0x284>)
 8003238:	fba2 2303 	umull	r2, r3, r2, r3
 800323c:	099b      	lsrs	r3, r3, #6
 800323e:	3301      	adds	r3, #1
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	430b      	orrs	r3, r1
 8003246:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003252:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	495c      	ldr	r1, [pc, #368]	; (80033cc <HAL_I2C_Init+0x274>)
 800325c:	428b      	cmp	r3, r1
 800325e:	d819      	bhi.n	8003294 <HAL_I2C_Init+0x13c>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	1e59      	subs	r1, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	fbb1 f3f3 	udiv	r3, r1, r3
 800326e:	1c59      	adds	r1, r3, #1
 8003270:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003274:	400b      	ands	r3, r1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00a      	beq.n	8003290 <HAL_I2C_Init+0x138>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	1e59      	subs	r1, r3, #1
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	fbb1 f3f3 	udiv	r3, r1, r3
 8003288:	3301      	adds	r3, #1
 800328a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800328e:	e051      	b.n	8003334 <HAL_I2C_Init+0x1dc>
 8003290:	2304      	movs	r3, #4
 8003292:	e04f      	b.n	8003334 <HAL_I2C_Init+0x1dc>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d111      	bne.n	80032c0 <HAL_I2C_Init+0x168>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	1e58      	subs	r0, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6859      	ldr	r1, [r3, #4]
 80032a4:	460b      	mov	r3, r1
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	440b      	add	r3, r1
 80032aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ae:	3301      	adds	r3, #1
 80032b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	bf0c      	ite	eq
 80032b8:	2301      	moveq	r3, #1
 80032ba:	2300      	movne	r3, #0
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	e012      	b.n	80032e6 <HAL_I2C_Init+0x18e>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	1e58      	subs	r0, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6859      	ldr	r1, [r3, #4]
 80032c8:	460b      	mov	r3, r1
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	440b      	add	r3, r1
 80032ce:	0099      	lsls	r1, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032d6:	3301      	adds	r3, #1
 80032d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032dc:	2b00      	cmp	r3, #0
 80032de:	bf0c      	ite	eq
 80032e0:	2301      	moveq	r3, #1
 80032e2:	2300      	movne	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <HAL_I2C_Init+0x196>
 80032ea:	2301      	movs	r3, #1
 80032ec:	e022      	b.n	8003334 <HAL_I2C_Init+0x1dc>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10e      	bne.n	8003314 <HAL_I2C_Init+0x1bc>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	1e58      	subs	r0, r3, #1
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6859      	ldr	r1, [r3, #4]
 80032fe:	460b      	mov	r3, r1
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	440b      	add	r3, r1
 8003304:	fbb0 f3f3 	udiv	r3, r0, r3
 8003308:	3301      	adds	r3, #1
 800330a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800330e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003312:	e00f      	b.n	8003334 <HAL_I2C_Init+0x1dc>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	1e58      	subs	r0, r3, #1
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6859      	ldr	r1, [r3, #4]
 800331c:	460b      	mov	r3, r1
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	440b      	add	r3, r1
 8003322:	0099      	lsls	r1, r3, #2
 8003324:	440b      	add	r3, r1
 8003326:	fbb0 f3f3 	udiv	r3, r0, r3
 800332a:	3301      	adds	r3, #1
 800332c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003330:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	6809      	ldr	r1, [r1, #0]
 8003338:	4313      	orrs	r3, r2
 800333a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69da      	ldr	r2, [r3, #28]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003362:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	6911      	ldr	r1, [r2, #16]
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	68d2      	ldr	r2, [r2, #12]
 800336e:	4311      	orrs	r1, r2
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6812      	ldr	r2, [r2, #0]
 8003374:	430b      	orrs	r3, r1
 8003376:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	695a      	ldr	r2, [r3, #20]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f042 0201 	orr.w	r2, r2, #1
 80033a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	000186a0 	.word	0x000186a0
 80033d0:	001e847f 	.word	0x001e847f
 80033d4:	003d08ff 	.word	0x003d08ff
 80033d8:	431bde83 	.word	0x431bde83
 80033dc:	10624dd3 	.word	0x10624dd3

080033e0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b088      	sub	sp, #32
 80033e4:	af02      	add	r7, sp, #8
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	4608      	mov	r0, r1
 80033ea:	4611      	mov	r1, r2
 80033ec:	461a      	mov	r2, r3
 80033ee:	4603      	mov	r3, r0
 80033f0:	817b      	strh	r3, [r7, #10]
 80033f2:	460b      	mov	r3, r1
 80033f4:	813b      	strh	r3, [r7, #8]
 80033f6:	4613      	mov	r3, r2
 80033f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033fa:	f7ff fbd5 	bl	8002ba8 <HAL_GetTick>
 80033fe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b20      	cmp	r3, #32
 800340a:	f040 80d9 	bne.w	80035c0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	2319      	movs	r3, #25
 8003414:	2201      	movs	r2, #1
 8003416:	496d      	ldr	r1, [pc, #436]	; (80035cc <HAL_I2C_Mem_Write+0x1ec>)
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f000 fccd 	bl	8003db8 <I2C_WaitOnFlagUntilTimeout>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003424:	2302      	movs	r3, #2
 8003426:	e0cc      	b.n	80035c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HAL_I2C_Mem_Write+0x56>
 8003432:	2302      	movs	r3, #2
 8003434:	e0c5      	b.n	80035c2 <HAL_I2C_Mem_Write+0x1e2>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d007      	beq.n	800345c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f042 0201 	orr.w	r2, r2, #1
 800345a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800346a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2221      	movs	r2, #33	; 0x21
 8003470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2240      	movs	r2, #64	; 0x40
 8003478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6a3a      	ldr	r2, [r7, #32]
 8003486:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800348c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003492:	b29a      	uxth	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	4a4d      	ldr	r2, [pc, #308]	; (80035d0 <HAL_I2C_Mem_Write+0x1f0>)
 800349c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800349e:	88f8      	ldrh	r0, [r7, #6]
 80034a0:	893a      	ldrh	r2, [r7, #8]
 80034a2:	8979      	ldrh	r1, [r7, #10]
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	9301      	str	r3, [sp, #4]
 80034a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	4603      	mov	r3, r0
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 fb04 	bl	8003abc <I2C_RequestMemoryWrite>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d052      	beq.n	8003560 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e081      	b.n	80035c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034c2:	68f8      	ldr	r0, [r7, #12]
 80034c4:	f000 fd92 	bl	8003fec <I2C_WaitOnTXEFlagUntilTimeout>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00d      	beq.n	80034ea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	2b04      	cmp	r3, #4
 80034d4:	d107      	bne.n	80034e6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e06b      	b.n	80035c2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ee:	781a      	ldrb	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fa:	1c5a      	adds	r2, r3, #1
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003504:	3b01      	subs	r3, #1
 8003506:	b29a      	uxth	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003510:	b29b      	uxth	r3, r3
 8003512:	3b01      	subs	r3, #1
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	f003 0304 	and.w	r3, r3, #4
 8003524:	2b04      	cmp	r3, #4
 8003526:	d11b      	bne.n	8003560 <HAL_I2C_Mem_Write+0x180>
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800352c:	2b00      	cmp	r3, #0
 800352e:	d017      	beq.n	8003560 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003534:	781a      	ldrb	r2, [r3, #0]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003540:	1c5a      	adds	r2, r3, #1
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800354a:	3b01      	subs	r3, #1
 800354c:	b29a      	uxth	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003556:	b29b      	uxth	r3, r3
 8003558:	3b01      	subs	r3, #1
 800355a:	b29a      	uxth	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1aa      	bne.n	80034be <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 fd85 	bl	800407c <I2C_WaitOnBTFFlagUntilTimeout>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00d      	beq.n	8003594 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357c:	2b04      	cmp	r3, #4
 800357e:	d107      	bne.n	8003590 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800358e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e016      	b.n	80035c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2220      	movs	r2, #32
 80035a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80035bc:	2300      	movs	r3, #0
 80035be:	e000      	b.n	80035c2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80035c0:	2302      	movs	r3, #2
  }
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3718      	adds	r7, #24
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	00100002 	.word	0x00100002
 80035d0:	ffff0000 	.word	0xffff0000

080035d4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08c      	sub	sp, #48	; 0x30
 80035d8:	af02      	add	r7, sp, #8
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	4608      	mov	r0, r1
 80035de:	4611      	mov	r1, r2
 80035e0:	461a      	mov	r2, r3
 80035e2:	4603      	mov	r3, r0
 80035e4:	817b      	strh	r3, [r7, #10]
 80035e6:	460b      	mov	r3, r1
 80035e8:	813b      	strh	r3, [r7, #8]
 80035ea:	4613      	mov	r3, r2
 80035ec:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035f2:	f7ff fad9 	bl	8002ba8 <HAL_GetTick>
 80035f6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b20      	cmp	r3, #32
 8003602:	f040 8250 	bne.w	8003aa6 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003608:	9300      	str	r3, [sp, #0]
 800360a:	2319      	movs	r3, #25
 800360c:	2201      	movs	r2, #1
 800360e:	4982      	ldr	r1, [pc, #520]	; (8003818 <HAL_I2C_Mem_Read+0x244>)
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f000 fbd1 	bl	8003db8 <I2C_WaitOnFlagUntilTimeout>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800361c:	2302      	movs	r3, #2
 800361e:	e243      	b.n	8003aa8 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003626:	2b01      	cmp	r3, #1
 8003628:	d101      	bne.n	800362e <HAL_I2C_Mem_Read+0x5a>
 800362a:	2302      	movs	r3, #2
 800362c:	e23c      	b.n	8003aa8 <HAL_I2C_Mem_Read+0x4d4>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b01      	cmp	r3, #1
 8003642:	d007      	beq.n	8003654 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f042 0201 	orr.w	r2, r2, #1
 8003652:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003662:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2222      	movs	r2, #34	; 0x22
 8003668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2240      	movs	r2, #64	; 0x40
 8003670:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800367e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003684:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4a62      	ldr	r2, [pc, #392]	; (800381c <HAL_I2C_Mem_Read+0x248>)
 8003694:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003696:	88f8      	ldrh	r0, [r7, #6]
 8003698:	893a      	ldrh	r2, [r7, #8]
 800369a:	8979      	ldrh	r1, [r7, #10]
 800369c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369e:	9301      	str	r3, [sp, #4]
 80036a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	4603      	mov	r3, r0
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f000 fa9e 	bl	8003be8 <I2C_RequestMemoryRead>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e1f8      	b.n	8003aa8 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d113      	bne.n	80036e6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036be:	2300      	movs	r3, #0
 80036c0:	61fb      	str	r3, [r7, #28]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	695b      	ldr	r3, [r3, #20]
 80036c8:	61fb      	str	r3, [r7, #28]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	61fb      	str	r3, [r7, #28]
 80036d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	e1cc      	b.n	8003a80 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d11e      	bne.n	800372c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80036fe:	b672      	cpsid	i
}
 8003700:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003702:	2300      	movs	r3, #0
 8003704:	61bb      	str	r3, [r7, #24]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	61bb      	str	r3, [r7, #24]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	61bb      	str	r3, [r7, #24]
 8003716:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003726:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003728:	b662      	cpsie	i
}
 800372a:	e035      	b.n	8003798 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003730:	2b02      	cmp	r3, #2
 8003732:	d11e      	bne.n	8003772 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003742:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003744:	b672      	cpsid	i
}
 8003746:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003748:	2300      	movs	r3, #0
 800374a:	617b      	str	r3, [r7, #20]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	617b      	str	r3, [r7, #20]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800376c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800376e:	b662      	cpsie	i
}
 8003770:	e012      	b.n	8003798 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003780:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	613b      	str	r3, [r7, #16]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	613b      	str	r3, [r7, #16]
 8003796:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003798:	e172      	b.n	8003a80 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800379e:	2b03      	cmp	r3, #3
 80037a0:	f200 811f 	bhi.w	80039e2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d123      	bne.n	80037f4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037b0:	68f8      	ldr	r0, [r7, #12]
 80037b2:	f000 fcab 	bl	800410c <I2C_WaitOnRXNEFlagUntilTimeout>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e173      	b.n	8003aa8 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	691a      	ldr	r2, [r3, #16]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d2:	1c5a      	adds	r2, r3, #1
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037dc:	3b01      	subs	r3, #1
 80037de:	b29a      	uxth	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	3b01      	subs	r3, #1
 80037ec:	b29a      	uxth	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037f2:	e145      	b.n	8003a80 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d152      	bne.n	80038a2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003802:	2200      	movs	r2, #0
 8003804:	4906      	ldr	r1, [pc, #24]	; (8003820 <HAL_I2C_Mem_Read+0x24c>)
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f000 fad6 	bl	8003db8 <I2C_WaitOnFlagUntilTimeout>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d008      	beq.n	8003824 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e148      	b.n	8003aa8 <HAL_I2C_Mem_Read+0x4d4>
 8003816:	bf00      	nop
 8003818:	00100002 	.word	0x00100002
 800381c:	ffff0000 	.word	0xffff0000
 8003820:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003824:	b672      	cpsid	i
}
 8003826:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003836:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	691a      	ldr	r2, [r3, #16]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003854:	3b01      	subs	r3, #1
 8003856:	b29a      	uxth	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003860:	b29b      	uxth	r3, r3
 8003862:	3b01      	subs	r3, #1
 8003864:	b29a      	uxth	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800386a:	b662      	cpsie	i
}
 800386c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	691a      	ldr	r2, [r3, #16]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003878:	b2d2      	uxtb	r2, r2
 800387a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003880:	1c5a      	adds	r2, r3, #1
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800388a:	3b01      	subs	r3, #1
 800388c:	b29a      	uxth	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003896:	b29b      	uxth	r3, r3
 8003898:	3b01      	subs	r3, #1
 800389a:	b29a      	uxth	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80038a0:	e0ee      	b.n	8003a80 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038a8:	2200      	movs	r2, #0
 80038aa:	4981      	ldr	r1, [pc, #516]	; (8003ab0 <HAL_I2C_Mem_Read+0x4dc>)
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 fa83 	bl	8003db8 <I2C_WaitOnFlagUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e0f5      	b.n	8003aa8 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038ca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80038cc:	b672      	cpsid	i
}
 80038ce:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	691a      	ldr	r2, [r3, #16]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038da:	b2d2      	uxtb	r2, r2
 80038dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e2:	1c5a      	adds	r2, r3, #1
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ec:	3b01      	subs	r3, #1
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	3b01      	subs	r3, #1
 80038fc:	b29a      	uxth	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003902:	4b6c      	ldr	r3, [pc, #432]	; (8003ab4 <HAL_I2C_Mem_Read+0x4e0>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	08db      	lsrs	r3, r3, #3
 8003908:	4a6b      	ldr	r2, [pc, #428]	; (8003ab8 <HAL_I2C_Mem_Read+0x4e4>)
 800390a:	fba2 2303 	umull	r2, r3, r2, r3
 800390e:	0a1a      	lsrs	r2, r3, #8
 8003910:	4613      	mov	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4413      	add	r3, r2
 8003916:	00da      	lsls	r2, r3, #3
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800391c:	6a3b      	ldr	r3, [r7, #32]
 800391e:	3b01      	subs	r3, #1
 8003920:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003922:	6a3b      	ldr	r3, [r7, #32]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d118      	bne.n	800395a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2220      	movs	r2, #32
 8003932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	f043 0220 	orr.w	r2, r3, #32
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800394a:	b662      	cpsie	i
}
 800394c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e0a6      	b.n	8003aa8 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	f003 0304 	and.w	r3, r3, #4
 8003964:	2b04      	cmp	r3, #4
 8003966:	d1d9      	bne.n	800391c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003976:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	691a      	ldr	r2, [r3, #16]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003994:	3b01      	subs	r3, #1
 8003996:	b29a      	uxth	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80039aa:	b662      	cpsie	i
}
 80039ac:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	691a      	ldr	r2, [r3, #16]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	b2d2      	uxtb	r2, r2
 80039ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	1c5a      	adds	r2, r3, #1
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ca:	3b01      	subs	r3, #1
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29a      	uxth	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039e0:	e04e      	b.n	8003a80 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 fb90 	bl	800410c <I2C_WaitOnRXNEFlagUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d001      	beq.n	80039f6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e058      	b.n	8003aa8 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	691a      	ldr	r2, [r3, #16]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a08:	1c5a      	adds	r2, r3, #1
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a12:	3b01      	subs	r3, #1
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	3b01      	subs	r3, #1
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	f003 0304 	and.w	r3, r3, #4
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d124      	bne.n	8003a80 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3a:	2b03      	cmp	r3, #3
 8003a3c:	d107      	bne.n	8003a4e <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a4c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	691a      	ldr	r2, [r3, #16]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a58:	b2d2      	uxtb	r2, r2
 8003a5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f47f ae88 	bne.w	800379a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2220      	movs	r2, #32
 8003a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	e000      	b.n	8003aa8 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003aa6:	2302      	movs	r3, #2
  }
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3728      	adds	r7, #40	; 0x28
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	00010004 	.word	0x00010004
 8003ab4:	20000000 	.word	0x20000000
 8003ab8:	14f8b589 	.word	0x14f8b589

08003abc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b088      	sub	sp, #32
 8003ac0:	af02      	add	r7, sp, #8
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	4608      	mov	r0, r1
 8003ac6:	4611      	mov	r1, r2
 8003ac8:	461a      	mov	r2, r3
 8003aca:	4603      	mov	r3, r0
 8003acc:	817b      	strh	r3, [r7, #10]
 8003ace:	460b      	mov	r3, r1
 8003ad0:	813b      	strh	r3, [r7, #8]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ae4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 f960 	bl	8003db8 <I2C_WaitOnFlagUntilTimeout>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00d      	beq.n	8003b1a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b0c:	d103      	bne.n	8003b16 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b14:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e05f      	b.n	8003bda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b1a:	897b      	ldrh	r3, [r7, #10]
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	461a      	mov	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2c:	6a3a      	ldr	r2, [r7, #32]
 8003b2e:	492d      	ldr	r1, [pc, #180]	; (8003be4 <I2C_RequestMemoryWrite+0x128>)
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f000 f9bb 	bl	8003eac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e04c      	b.n	8003bda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b40:	2300      	movs	r3, #0
 8003b42:	617b      	str	r3, [r7, #20]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	617b      	str	r3, [r7, #20]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b58:	6a39      	ldr	r1, [r7, #32]
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f000 fa46 	bl	8003fec <I2C_WaitOnTXEFlagUntilTimeout>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00d      	beq.n	8003b82 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d107      	bne.n	8003b7e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e02b      	b.n	8003bda <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b82:	88fb      	ldrh	r3, [r7, #6]
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d105      	bne.n	8003b94 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b88:	893b      	ldrh	r3, [r7, #8]
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	611a      	str	r2, [r3, #16]
 8003b92:	e021      	b.n	8003bd8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b94:	893b      	ldrh	r3, [r7, #8]
 8003b96:	0a1b      	lsrs	r3, r3, #8
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	b2da      	uxtb	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ba4:	6a39      	ldr	r1, [r7, #32]
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 fa20 	bl	8003fec <I2C_WaitOnTXEFlagUntilTimeout>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00d      	beq.n	8003bce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d107      	bne.n	8003bca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e005      	b.n	8003bda <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bce:	893b      	ldrh	r3, [r7, #8]
 8003bd0:	b2da      	uxtb	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3718      	adds	r7, #24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	00010002 	.word	0x00010002

08003be8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b088      	sub	sp, #32
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	4608      	mov	r0, r1
 8003bf2:	4611      	mov	r1, r2
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	817b      	strh	r3, [r7, #10]
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	813b      	strh	r3, [r7, #8]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c10:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c24:	9300      	str	r3, [sp, #0]
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f000 f8c2 	bl	8003db8 <I2C_WaitOnFlagUntilTimeout>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00d      	beq.n	8003c56 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c48:	d103      	bne.n	8003c52 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c50:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e0aa      	b.n	8003dac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c56:	897b      	ldrh	r3, [r7, #10]
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c68:	6a3a      	ldr	r2, [r7, #32]
 8003c6a:	4952      	ldr	r1, [pc, #328]	; (8003db4 <I2C_RequestMemoryRead+0x1cc>)
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 f91d 	bl	8003eac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e097      	b.n	8003dac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	617b      	str	r3, [r7, #20]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	617b      	str	r3, [r7, #20]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	617b      	str	r3, [r7, #20]
 8003c90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c94:	6a39      	ldr	r1, [r7, #32]
 8003c96:	68f8      	ldr	r0, [r7, #12]
 8003c98:	f000 f9a8 	bl	8003fec <I2C_WaitOnTXEFlagUntilTimeout>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00d      	beq.n	8003cbe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	2b04      	cmp	r3, #4
 8003ca8:	d107      	bne.n	8003cba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cb8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e076      	b.n	8003dac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cbe:	88fb      	ldrh	r3, [r7, #6]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d105      	bne.n	8003cd0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cc4:	893b      	ldrh	r3, [r7, #8]
 8003cc6:	b2da      	uxtb	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	611a      	str	r2, [r3, #16]
 8003cce:	e021      	b.n	8003d14 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003cd0:	893b      	ldrh	r3, [r7, #8]
 8003cd2:	0a1b      	lsrs	r3, r3, #8
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce0:	6a39      	ldr	r1, [r7, #32]
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 f982 	bl	8003fec <I2C_WaitOnTXEFlagUntilTimeout>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00d      	beq.n	8003d0a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	2b04      	cmp	r3, #4
 8003cf4:	d107      	bne.n	8003d06 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e050      	b.n	8003dac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d0a:	893b      	ldrh	r3, [r7, #8]
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d16:	6a39      	ldr	r1, [r7, #32]
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 f967 	bl	8003fec <I2C_WaitOnTXEFlagUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00d      	beq.n	8003d40 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d28:	2b04      	cmp	r3, #4
 8003d2a:	d107      	bne.n	8003d3c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d3a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e035      	b.n	8003dac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d4e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	6a3b      	ldr	r3, [r7, #32]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 f82b 	bl	8003db8 <I2C_WaitOnFlagUntilTimeout>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00d      	beq.n	8003d84 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d76:	d103      	bne.n	8003d80 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e013      	b.n	8003dac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d84:	897b      	ldrh	r3, [r7, #10]
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	f043 0301 	orr.w	r3, r3, #1
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d96:	6a3a      	ldr	r2, [r7, #32]
 8003d98:	4906      	ldr	r1, [pc, #24]	; (8003db4 <I2C_RequestMemoryRead+0x1cc>)
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 f886 	bl	8003eac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e000      	b.n	8003dac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	00010002 	.word	0x00010002

08003db8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	603b      	str	r3, [r7, #0]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dc8:	e048      	b.n	8003e5c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd0:	d044      	beq.n	8003e5c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dd2:	f7fe fee9 	bl	8002ba8 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d302      	bcc.n	8003de8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d139      	bne.n	8003e5c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	0c1b      	lsrs	r3, r3, #16
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d10d      	bne.n	8003e0e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	43da      	mvns	r2, r3
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	bf0c      	ite	eq
 8003e04:	2301      	moveq	r3, #1
 8003e06:	2300      	movne	r3, #0
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	e00c      	b.n	8003e28 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	43da      	mvns	r2, r3
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	bf0c      	ite	eq
 8003e20:	2301      	moveq	r3, #1
 8003e22:	2300      	movne	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	461a      	mov	r2, r3
 8003e28:	79fb      	ldrb	r3, [r7, #7]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d116      	bne.n	8003e5c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2220      	movs	r2, #32
 8003e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e48:	f043 0220 	orr.w	r2, r3, #32
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e023      	b.n	8003ea4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	0c1b      	lsrs	r3, r3, #16
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d10d      	bne.n	8003e82 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	695b      	ldr	r3, [r3, #20]
 8003e6c:	43da      	mvns	r2, r3
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	4013      	ands	r3, r2
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	bf0c      	ite	eq
 8003e78:	2301      	moveq	r3, #1
 8003e7a:	2300      	movne	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	461a      	mov	r2, r3
 8003e80:	e00c      	b.n	8003e9c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	43da      	mvns	r2, r3
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	bf0c      	ite	eq
 8003e94:	2301      	moveq	r3, #1
 8003e96:	2300      	movne	r3, #0
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	79fb      	ldrb	r3, [r7, #7]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d093      	beq.n	8003dca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3710      	adds	r7, #16
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
 8003eb8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003eba:	e071      	b.n	8003fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eca:	d123      	bne.n	8003f14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eda:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ee4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f00:	f043 0204 	orr.w	r2, r3, #4
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e067      	b.n	8003fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f1a:	d041      	beq.n	8003fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f1c:	f7fe fe44 	bl	8002ba8 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d302      	bcc.n	8003f32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d136      	bne.n	8003fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	0c1b      	lsrs	r3, r3, #16
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d10c      	bne.n	8003f56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	43da      	mvns	r2, r3
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	4013      	ands	r3, r2
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	bf14      	ite	ne
 8003f4e:	2301      	movne	r3, #1
 8003f50:	2300      	moveq	r3, #0
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	e00b      	b.n	8003f6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	43da      	mvns	r2, r3
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	4013      	ands	r3, r2
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	bf14      	ite	ne
 8003f68:	2301      	movne	r3, #1
 8003f6a:	2300      	moveq	r3, #0
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d016      	beq.n	8003fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8c:	f043 0220 	orr.w	r2, r3, #32
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e021      	b.n	8003fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	0c1b      	lsrs	r3, r3, #16
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d10c      	bne.n	8003fc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	43da      	mvns	r2, r3
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	bf14      	ite	ne
 8003fbc:	2301      	movne	r3, #1
 8003fbe:	2300      	moveq	r3, #0
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	e00b      	b.n	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	43da      	mvns	r2, r3
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	bf14      	ite	ne
 8003fd6:	2301      	movne	r3, #1
 8003fd8:	2300      	moveq	r3, #0
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f47f af6d 	bne.w	8003ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ff8:	e034      	b.n	8004064 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f000 f8e3 	bl	80041c6 <I2C_IsAcknowledgeFailed>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e034      	b.n	8004074 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004010:	d028      	beq.n	8004064 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004012:	f7fe fdc9 	bl	8002ba8 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	429a      	cmp	r2, r3
 8004020:	d302      	bcc.n	8004028 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d11d      	bne.n	8004064 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004032:	2b80      	cmp	r3, #128	; 0x80
 8004034:	d016      	beq.n	8004064 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004050:	f043 0220 	orr.w	r2, r3, #32
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e007      	b.n	8004074 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800406e:	2b80      	cmp	r3, #128	; 0x80
 8004070:	d1c3      	bne.n	8003ffa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004088:	e034      	b.n	80040f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800408a:	68f8      	ldr	r0, [r7, #12]
 800408c:	f000 f89b 	bl	80041c6 <I2C_IsAcknowledgeFailed>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e034      	b.n	8004104 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a0:	d028      	beq.n	80040f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a2:	f7fe fd81 	bl	8002ba8 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d302      	bcc.n	80040b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d11d      	bne.n	80040f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b04      	cmp	r3, #4
 80040c4:	d016      	beq.n	80040f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2220      	movs	r2, #32
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	f043 0220 	orr.w	r2, r3, #32
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e007      	b.n	8004104 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	f003 0304 	and.w	r3, r3, #4
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d1c3      	bne.n	800408a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	3710      	adds	r7, #16
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004118:	e049      	b.n	80041ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	f003 0310 	and.w	r3, r3, #16
 8004124:	2b10      	cmp	r3, #16
 8004126:	d119      	bne.n	800415c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f06f 0210 	mvn.w	r2, #16
 8004130:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2220      	movs	r2, #32
 800413c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e030      	b.n	80041be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800415c:	f7fe fd24 	bl	8002ba8 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	68ba      	ldr	r2, [r7, #8]
 8004168:	429a      	cmp	r2, r3
 800416a:	d302      	bcc.n	8004172 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d11d      	bne.n	80041ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	695b      	ldr	r3, [r3, #20]
 8004178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800417c:	2b40      	cmp	r3, #64	; 0x40
 800417e:	d016      	beq.n	80041ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2220      	movs	r2, #32
 800418a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419a:	f043 0220 	orr.w	r2, r3, #32
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e007      	b.n	80041be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041b8:	2b40      	cmp	r3, #64	; 0x40
 80041ba:	d1ae      	bne.n	800411a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80041c6:	b480      	push	{r7}
 80041c8:	b083      	sub	sp, #12
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	695b      	ldr	r3, [r3, #20]
 80041d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041dc:	d11b      	bne.n	8004216 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80041e6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2220      	movs	r2, #32
 80041f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004202:	f043 0204 	orr.w	r2, r3, #4
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e000      	b.n	8004218 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	bc80      	pop	{r7}
 8004220:	4770      	bx	lr
	...

08004224 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d101      	bne.n	8004236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e272      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 8087 	beq.w	8004352 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004244:	4b92      	ldr	r3, [pc, #584]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f003 030c 	and.w	r3, r3, #12
 800424c:	2b04      	cmp	r3, #4
 800424e:	d00c      	beq.n	800426a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004250:	4b8f      	ldr	r3, [pc, #572]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f003 030c 	and.w	r3, r3, #12
 8004258:	2b08      	cmp	r3, #8
 800425a:	d112      	bne.n	8004282 <HAL_RCC_OscConfig+0x5e>
 800425c:	4b8c      	ldr	r3, [pc, #560]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004268:	d10b      	bne.n	8004282 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800426a:	4b89      	ldr	r3, [pc, #548]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d06c      	beq.n	8004350 <HAL_RCC_OscConfig+0x12c>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d168      	bne.n	8004350 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e24c      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800428a:	d106      	bne.n	800429a <HAL_RCC_OscConfig+0x76>
 800428c:	4b80      	ldr	r3, [pc, #512]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a7f      	ldr	r2, [pc, #508]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 8004292:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004296:	6013      	str	r3, [r2, #0]
 8004298:	e02e      	b.n	80042f8 <HAL_RCC_OscConfig+0xd4>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d10c      	bne.n	80042bc <HAL_RCC_OscConfig+0x98>
 80042a2:	4b7b      	ldr	r3, [pc, #492]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a7a      	ldr	r2, [pc, #488]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ac:	6013      	str	r3, [r2, #0]
 80042ae:	4b78      	ldr	r3, [pc, #480]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a77      	ldr	r2, [pc, #476]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042b8:	6013      	str	r3, [r2, #0]
 80042ba:	e01d      	b.n	80042f8 <HAL_RCC_OscConfig+0xd4>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042c4:	d10c      	bne.n	80042e0 <HAL_RCC_OscConfig+0xbc>
 80042c6:	4b72      	ldr	r3, [pc, #456]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a71      	ldr	r2, [pc, #452]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042d0:	6013      	str	r3, [r2, #0]
 80042d2:	4b6f      	ldr	r3, [pc, #444]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a6e      	ldr	r2, [pc, #440]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042dc:	6013      	str	r3, [r2, #0]
 80042de:	e00b      	b.n	80042f8 <HAL_RCC_OscConfig+0xd4>
 80042e0:	4b6b      	ldr	r3, [pc, #428]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a6a      	ldr	r2, [pc, #424]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ea:	6013      	str	r3, [r2, #0]
 80042ec:	4b68      	ldr	r3, [pc, #416]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a67      	ldr	r2, [pc, #412]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80042f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d013      	beq.n	8004328 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004300:	f7fe fc52 	bl	8002ba8 <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004306:	e008      	b.n	800431a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004308:	f7fe fc4e 	bl	8002ba8 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b64      	cmp	r3, #100	; 0x64
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e200      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800431a:	4b5d      	ldr	r3, [pc, #372]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d0f0      	beq.n	8004308 <HAL_RCC_OscConfig+0xe4>
 8004326:	e014      	b.n	8004352 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004328:	f7fe fc3e 	bl	8002ba8 <HAL_GetTick>
 800432c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800432e:	e008      	b.n	8004342 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004330:	f7fe fc3a 	bl	8002ba8 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	2b64      	cmp	r3, #100	; 0x64
 800433c:	d901      	bls.n	8004342 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e1ec      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004342:	4b53      	ldr	r3, [pc, #332]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1f0      	bne.n	8004330 <HAL_RCC_OscConfig+0x10c>
 800434e:	e000      	b.n	8004352 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d063      	beq.n	8004426 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800435e:	4b4c      	ldr	r3, [pc, #304]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f003 030c 	and.w	r3, r3, #12
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00b      	beq.n	8004382 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800436a:	4b49      	ldr	r3, [pc, #292]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f003 030c 	and.w	r3, r3, #12
 8004372:	2b08      	cmp	r3, #8
 8004374:	d11c      	bne.n	80043b0 <HAL_RCC_OscConfig+0x18c>
 8004376:	4b46      	ldr	r3, [pc, #280]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d116      	bne.n	80043b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004382:	4b43      	ldr	r3, [pc, #268]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d005      	beq.n	800439a <HAL_RCC_OscConfig+0x176>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d001      	beq.n	800439a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e1c0      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800439a:	4b3d      	ldr	r3, [pc, #244]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	4939      	ldr	r1, [pc, #228]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ae:	e03a      	b.n	8004426 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d020      	beq.n	80043fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043b8:	4b36      	ldr	r3, [pc, #216]	; (8004494 <HAL_RCC_OscConfig+0x270>)
 80043ba:	2201      	movs	r2, #1
 80043bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043be:	f7fe fbf3 	bl	8002ba8 <HAL_GetTick>
 80043c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043c4:	e008      	b.n	80043d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043c6:	f7fe fbef 	bl	8002ba8 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d901      	bls.n	80043d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e1a1      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d8:	4b2d      	ldr	r3, [pc, #180]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d0f0      	beq.n	80043c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043e4:	4b2a      	ldr	r3, [pc, #168]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	695b      	ldr	r3, [r3, #20]
 80043f0:	00db      	lsls	r3, r3, #3
 80043f2:	4927      	ldr	r1, [pc, #156]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	600b      	str	r3, [r1, #0]
 80043f8:	e015      	b.n	8004426 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043fa:	4b26      	ldr	r3, [pc, #152]	; (8004494 <HAL_RCC_OscConfig+0x270>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004400:	f7fe fbd2 	bl	8002ba8 <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004406:	e008      	b.n	800441a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004408:	f7fe fbce 	bl	8002ba8 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b02      	cmp	r3, #2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e180      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800441a:	4b1d      	ldr	r3, [pc, #116]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1f0      	bne.n	8004408 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0308 	and.w	r3, r3, #8
 800442e:	2b00      	cmp	r3, #0
 8004430:	d03a      	beq.n	80044a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	699b      	ldr	r3, [r3, #24]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d019      	beq.n	800446e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800443a:	4b17      	ldr	r3, [pc, #92]	; (8004498 <HAL_RCC_OscConfig+0x274>)
 800443c:	2201      	movs	r2, #1
 800443e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004440:	f7fe fbb2 	bl	8002ba8 <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004448:	f7fe fbae 	bl	8002ba8 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b02      	cmp	r3, #2
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e160      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800445a:	4b0d      	ldr	r3, [pc, #52]	; (8004490 <HAL_RCC_OscConfig+0x26c>)
 800445c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d0f0      	beq.n	8004448 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004466:	2001      	movs	r0, #1
 8004468:	f000 face 	bl	8004a08 <RCC_Delay>
 800446c:	e01c      	b.n	80044a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800446e:	4b0a      	ldr	r3, [pc, #40]	; (8004498 <HAL_RCC_OscConfig+0x274>)
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004474:	f7fe fb98 	bl	8002ba8 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800447a:	e00f      	b.n	800449c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800447c:	f7fe fb94 	bl	8002ba8 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d908      	bls.n	800449c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e146      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
 800448e:	bf00      	nop
 8004490:	40021000 	.word	0x40021000
 8004494:	42420000 	.word	0x42420000
 8004498:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800449c:	4b92      	ldr	r3, [pc, #584]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800449e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d1e9      	bne.n	800447c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0304 	and.w	r3, r3, #4
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f000 80a6 	beq.w	8004602 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044b6:	2300      	movs	r3, #0
 80044b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ba:	4b8b      	ldr	r3, [pc, #556]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10d      	bne.n	80044e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044c6:	4b88      	ldr	r3, [pc, #544]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80044c8:	69db      	ldr	r3, [r3, #28]
 80044ca:	4a87      	ldr	r2, [pc, #540]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80044cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044d0:	61d3      	str	r3, [r2, #28]
 80044d2:	4b85      	ldr	r3, [pc, #532]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044da:	60bb      	str	r3, [r7, #8]
 80044dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044de:	2301      	movs	r3, #1
 80044e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044e2:	4b82      	ldr	r3, [pc, #520]	; (80046ec <HAL_RCC_OscConfig+0x4c8>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d118      	bne.n	8004520 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044ee:	4b7f      	ldr	r3, [pc, #508]	; (80046ec <HAL_RCC_OscConfig+0x4c8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a7e      	ldr	r2, [pc, #504]	; (80046ec <HAL_RCC_OscConfig+0x4c8>)
 80044f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044fa:	f7fe fb55 	bl	8002ba8 <HAL_GetTick>
 80044fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004500:	e008      	b.n	8004514 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004502:	f7fe fb51 	bl	8002ba8 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	2b64      	cmp	r3, #100	; 0x64
 800450e:	d901      	bls.n	8004514 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e103      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004514:	4b75      	ldr	r3, [pc, #468]	; (80046ec <HAL_RCC_OscConfig+0x4c8>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451c:	2b00      	cmp	r3, #0
 800451e:	d0f0      	beq.n	8004502 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	2b01      	cmp	r3, #1
 8004526:	d106      	bne.n	8004536 <HAL_RCC_OscConfig+0x312>
 8004528:	4b6f      	ldr	r3, [pc, #444]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	4a6e      	ldr	r2, [pc, #440]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800452e:	f043 0301 	orr.w	r3, r3, #1
 8004532:	6213      	str	r3, [r2, #32]
 8004534:	e02d      	b.n	8004592 <HAL_RCC_OscConfig+0x36e>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d10c      	bne.n	8004558 <HAL_RCC_OscConfig+0x334>
 800453e:	4b6a      	ldr	r3, [pc, #424]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	4a69      	ldr	r2, [pc, #420]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004544:	f023 0301 	bic.w	r3, r3, #1
 8004548:	6213      	str	r3, [r2, #32]
 800454a:	4b67      	ldr	r3, [pc, #412]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	4a66      	ldr	r2, [pc, #408]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004550:	f023 0304 	bic.w	r3, r3, #4
 8004554:	6213      	str	r3, [r2, #32]
 8004556:	e01c      	b.n	8004592 <HAL_RCC_OscConfig+0x36e>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	2b05      	cmp	r3, #5
 800455e:	d10c      	bne.n	800457a <HAL_RCC_OscConfig+0x356>
 8004560:	4b61      	ldr	r3, [pc, #388]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	4a60      	ldr	r2, [pc, #384]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004566:	f043 0304 	orr.w	r3, r3, #4
 800456a:	6213      	str	r3, [r2, #32]
 800456c:	4b5e      	ldr	r3, [pc, #376]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	4a5d      	ldr	r2, [pc, #372]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004572:	f043 0301 	orr.w	r3, r3, #1
 8004576:	6213      	str	r3, [r2, #32]
 8004578:	e00b      	b.n	8004592 <HAL_RCC_OscConfig+0x36e>
 800457a:	4b5b      	ldr	r3, [pc, #364]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	4a5a      	ldr	r2, [pc, #360]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004580:	f023 0301 	bic.w	r3, r3, #1
 8004584:	6213      	str	r3, [r2, #32]
 8004586:	4b58      	ldr	r3, [pc, #352]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	4a57      	ldr	r2, [pc, #348]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800458c:	f023 0304 	bic.w	r3, r3, #4
 8004590:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d015      	beq.n	80045c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800459a:	f7fe fb05 	bl	8002ba8 <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045a0:	e00a      	b.n	80045b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045a2:	f7fe fb01 	bl	8002ba8 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d901      	bls.n	80045b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e0b1      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045b8:	4b4b      	ldr	r3, [pc, #300]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	f003 0302 	and.w	r3, r3, #2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d0ee      	beq.n	80045a2 <HAL_RCC_OscConfig+0x37e>
 80045c4:	e014      	b.n	80045f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045c6:	f7fe faef 	bl	8002ba8 <HAL_GetTick>
 80045ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045cc:	e00a      	b.n	80045e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ce:	f7fe faeb 	bl	8002ba8 <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80045dc:	4293      	cmp	r3, r2
 80045de:	d901      	bls.n	80045e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e09b      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045e4:	4b40      	ldr	r3, [pc, #256]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80045e6:	6a1b      	ldr	r3, [r3, #32]
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1ee      	bne.n	80045ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80045f0:	7dfb      	ldrb	r3, [r7, #23]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d105      	bne.n	8004602 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045f6:	4b3c      	ldr	r3, [pc, #240]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80045f8:	69db      	ldr	r3, [r3, #28]
 80045fa:	4a3b      	ldr	r2, [pc, #236]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80045fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004600:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	69db      	ldr	r3, [r3, #28]
 8004606:	2b00      	cmp	r3, #0
 8004608:	f000 8087 	beq.w	800471a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800460c:	4b36      	ldr	r3, [pc, #216]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f003 030c 	and.w	r3, r3, #12
 8004614:	2b08      	cmp	r3, #8
 8004616:	d061      	beq.n	80046dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	69db      	ldr	r3, [r3, #28]
 800461c:	2b02      	cmp	r3, #2
 800461e:	d146      	bne.n	80046ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004620:	4b33      	ldr	r3, [pc, #204]	; (80046f0 <HAL_RCC_OscConfig+0x4cc>)
 8004622:	2200      	movs	r2, #0
 8004624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004626:	f7fe fabf 	bl	8002ba8 <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800462c:	e008      	b.n	8004640 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800462e:	f7fe fabb 	bl	8002ba8 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d901      	bls.n	8004640 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e06d      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004640:	4b29      	ldr	r3, [pc, #164]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d1f0      	bne.n	800462e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a1b      	ldr	r3, [r3, #32]
 8004650:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004654:	d108      	bne.n	8004668 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004656:	4b24      	ldr	r3, [pc, #144]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	4921      	ldr	r1, [pc, #132]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 8004664:	4313      	orrs	r3, r2
 8004666:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004668:	4b1f      	ldr	r3, [pc, #124]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a19      	ldr	r1, [r3, #32]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004678:	430b      	orrs	r3, r1
 800467a:	491b      	ldr	r1, [pc, #108]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 800467c:	4313      	orrs	r3, r2
 800467e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004680:	4b1b      	ldr	r3, [pc, #108]	; (80046f0 <HAL_RCC_OscConfig+0x4cc>)
 8004682:	2201      	movs	r2, #1
 8004684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004686:	f7fe fa8f 	bl	8002ba8 <HAL_GetTick>
 800468a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800468e:	f7fe fa8b 	bl	8002ba8 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b02      	cmp	r3, #2
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e03d      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046a0:	4b11      	ldr	r3, [pc, #68]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0f0      	beq.n	800468e <HAL_RCC_OscConfig+0x46a>
 80046ac:	e035      	b.n	800471a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ae:	4b10      	ldr	r3, [pc, #64]	; (80046f0 <HAL_RCC_OscConfig+0x4cc>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b4:	f7fe fa78 	bl	8002ba8 <HAL_GetTick>
 80046b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046ba:	e008      	b.n	80046ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046bc:	f7fe fa74 	bl	8002ba8 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d901      	bls.n	80046ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e026      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046ce:	4b06      	ldr	r3, [pc, #24]	; (80046e8 <HAL_RCC_OscConfig+0x4c4>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1f0      	bne.n	80046bc <HAL_RCC_OscConfig+0x498>
 80046da:	e01e      	b.n	800471a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	69db      	ldr	r3, [r3, #28]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d107      	bne.n	80046f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e019      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
 80046e8:	40021000 	.word	0x40021000
 80046ec:	40007000 	.word	0x40007000
 80046f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80046f4:	4b0b      	ldr	r3, [pc, #44]	; (8004724 <HAL_RCC_OscConfig+0x500>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	429a      	cmp	r2, r3
 8004706:	d106      	bne.n	8004716 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004712:	429a      	cmp	r2, r3
 8004714:	d001      	beq.n	800471a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e000      	b.n	800471c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3718      	adds	r7, #24
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}
 8004724:	40021000 	.word	0x40021000

08004728 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d101      	bne.n	800473c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e0d0      	b.n	80048de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800473c:	4b6a      	ldr	r3, [pc, #424]	; (80048e8 <HAL_RCC_ClockConfig+0x1c0>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0307 	and.w	r3, r3, #7
 8004744:	683a      	ldr	r2, [r7, #0]
 8004746:	429a      	cmp	r2, r3
 8004748:	d910      	bls.n	800476c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800474a:	4b67      	ldr	r3, [pc, #412]	; (80048e8 <HAL_RCC_ClockConfig+0x1c0>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f023 0207 	bic.w	r2, r3, #7
 8004752:	4965      	ldr	r1, [pc, #404]	; (80048e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	4313      	orrs	r3, r2
 8004758:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800475a:	4b63      	ldr	r3, [pc, #396]	; (80048e8 <HAL_RCC_ClockConfig+0x1c0>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0307 	and.w	r3, r3, #7
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	429a      	cmp	r2, r3
 8004766:	d001      	beq.n	800476c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e0b8      	b.n	80048de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	2b00      	cmp	r3, #0
 8004776:	d020      	beq.n	80047ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0304 	and.w	r3, r3, #4
 8004780:	2b00      	cmp	r3, #0
 8004782:	d005      	beq.n	8004790 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004784:	4b59      	ldr	r3, [pc, #356]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	4a58      	ldr	r2, [pc, #352]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 800478a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800478e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0308 	and.w	r3, r3, #8
 8004798:	2b00      	cmp	r3, #0
 800479a:	d005      	beq.n	80047a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800479c:	4b53      	ldr	r3, [pc, #332]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	4a52      	ldr	r2, [pc, #328]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 80047a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80047a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047a8:	4b50      	ldr	r3, [pc, #320]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	494d      	ldr	r1, [pc, #308]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 80047b6:	4313      	orrs	r3, r2
 80047b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d040      	beq.n	8004848 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d107      	bne.n	80047de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ce:	4b47      	ldr	r3, [pc, #284]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d115      	bne.n	8004806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e07f      	b.n	80048de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d107      	bne.n	80047f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047e6:	4b41      	ldr	r3, [pc, #260]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d109      	bne.n	8004806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e073      	b.n	80048de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047f6:	4b3d      	ldr	r3, [pc, #244]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d101      	bne.n	8004806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e06b      	b.n	80048de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004806:	4b39      	ldr	r3, [pc, #228]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f023 0203 	bic.w	r2, r3, #3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	4936      	ldr	r1, [pc, #216]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 8004814:	4313      	orrs	r3, r2
 8004816:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004818:	f7fe f9c6 	bl	8002ba8 <HAL_GetTick>
 800481c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800481e:	e00a      	b.n	8004836 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004820:	f7fe f9c2 	bl	8002ba8 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	f241 3288 	movw	r2, #5000	; 0x1388
 800482e:	4293      	cmp	r3, r2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e053      	b.n	80048de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004836:	4b2d      	ldr	r3, [pc, #180]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f003 020c 	and.w	r2, r3, #12
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	429a      	cmp	r2, r3
 8004846:	d1eb      	bne.n	8004820 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004848:	4b27      	ldr	r3, [pc, #156]	; (80048e8 <HAL_RCC_ClockConfig+0x1c0>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	683a      	ldr	r2, [r7, #0]
 8004852:	429a      	cmp	r2, r3
 8004854:	d210      	bcs.n	8004878 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004856:	4b24      	ldr	r3, [pc, #144]	; (80048e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f023 0207 	bic.w	r2, r3, #7
 800485e:	4922      	ldr	r1, [pc, #136]	; (80048e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	4313      	orrs	r3, r2
 8004864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004866:	4b20      	ldr	r3, [pc, #128]	; (80048e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0307 	and.w	r3, r3, #7
 800486e:	683a      	ldr	r2, [r7, #0]
 8004870:	429a      	cmp	r2, r3
 8004872:	d001      	beq.n	8004878 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e032      	b.n	80048de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0304 	and.w	r3, r3, #4
 8004880:	2b00      	cmp	r3, #0
 8004882:	d008      	beq.n	8004896 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004884:	4b19      	ldr	r3, [pc, #100]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	4916      	ldr	r1, [pc, #88]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 8004892:	4313      	orrs	r3, r2
 8004894:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0308 	and.w	r3, r3, #8
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d009      	beq.n	80048b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048a2:	4b12      	ldr	r3, [pc, #72]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	00db      	lsls	r3, r3, #3
 80048b0:	490e      	ldr	r1, [pc, #56]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 80048b2:	4313      	orrs	r3, r2
 80048b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048b6:	f000 f821 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 80048ba:	4602      	mov	r2, r0
 80048bc:	4b0b      	ldr	r3, [pc, #44]	; (80048ec <HAL_RCC_ClockConfig+0x1c4>)
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	091b      	lsrs	r3, r3, #4
 80048c2:	f003 030f 	and.w	r3, r3, #15
 80048c6:	490a      	ldr	r1, [pc, #40]	; (80048f0 <HAL_RCC_ClockConfig+0x1c8>)
 80048c8:	5ccb      	ldrb	r3, [r1, r3]
 80048ca:	fa22 f303 	lsr.w	r3, r2, r3
 80048ce:	4a09      	ldr	r2, [pc, #36]	; (80048f4 <HAL_RCC_ClockConfig+0x1cc>)
 80048d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80048d2:	4b09      	ldr	r3, [pc, #36]	; (80048f8 <HAL_RCC_ClockConfig+0x1d0>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4618      	mov	r0, r3
 80048d8:	f7fe f924 	bl	8002b24 <HAL_InitTick>

  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3710      	adds	r7, #16
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	40022000 	.word	0x40022000
 80048ec:	40021000 	.word	0x40021000
 80048f0:	08008c78 	.word	0x08008c78
 80048f4:	20000000 	.word	0x20000000
 80048f8:	20000004 	.word	0x20000004

080048fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b087      	sub	sp, #28
 8004900:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004902:	2300      	movs	r3, #0
 8004904:	60fb      	str	r3, [r7, #12]
 8004906:	2300      	movs	r3, #0
 8004908:	60bb      	str	r3, [r7, #8]
 800490a:	2300      	movs	r3, #0
 800490c:	617b      	str	r3, [r7, #20]
 800490e:	2300      	movs	r3, #0
 8004910:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004912:	2300      	movs	r3, #0
 8004914:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004916:	4b1e      	ldr	r3, [pc, #120]	; (8004990 <HAL_RCC_GetSysClockFreq+0x94>)
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f003 030c 	and.w	r3, r3, #12
 8004922:	2b04      	cmp	r3, #4
 8004924:	d002      	beq.n	800492c <HAL_RCC_GetSysClockFreq+0x30>
 8004926:	2b08      	cmp	r3, #8
 8004928:	d003      	beq.n	8004932 <HAL_RCC_GetSysClockFreq+0x36>
 800492a:	e027      	b.n	800497c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800492c:	4b19      	ldr	r3, [pc, #100]	; (8004994 <HAL_RCC_GetSysClockFreq+0x98>)
 800492e:	613b      	str	r3, [r7, #16]
      break;
 8004930:	e027      	b.n	8004982 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	0c9b      	lsrs	r3, r3, #18
 8004936:	f003 030f 	and.w	r3, r3, #15
 800493a:	4a17      	ldr	r2, [pc, #92]	; (8004998 <HAL_RCC_GetSysClockFreq+0x9c>)
 800493c:	5cd3      	ldrb	r3, [r2, r3]
 800493e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d010      	beq.n	800496c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800494a:	4b11      	ldr	r3, [pc, #68]	; (8004990 <HAL_RCC_GetSysClockFreq+0x94>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	0c5b      	lsrs	r3, r3, #17
 8004950:	f003 0301 	and.w	r3, r3, #1
 8004954:	4a11      	ldr	r2, [pc, #68]	; (800499c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004956:	5cd3      	ldrb	r3, [r2, r3]
 8004958:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a0d      	ldr	r2, [pc, #52]	; (8004994 <HAL_RCC_GetSysClockFreq+0x98>)
 800495e:	fb03 f202 	mul.w	r2, r3, r2
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	fbb2 f3f3 	udiv	r3, r2, r3
 8004968:	617b      	str	r3, [r7, #20]
 800496a:	e004      	b.n	8004976 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a0c      	ldr	r2, [pc, #48]	; (80049a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004970:	fb02 f303 	mul.w	r3, r2, r3
 8004974:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	613b      	str	r3, [r7, #16]
      break;
 800497a:	e002      	b.n	8004982 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800497c:	4b05      	ldr	r3, [pc, #20]	; (8004994 <HAL_RCC_GetSysClockFreq+0x98>)
 800497e:	613b      	str	r3, [r7, #16]
      break;
 8004980:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004982:	693b      	ldr	r3, [r7, #16]
}
 8004984:	4618      	mov	r0, r3
 8004986:	371c      	adds	r7, #28
 8004988:	46bd      	mov	sp, r7
 800498a:	bc80      	pop	{r7}
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	40021000 	.word	0x40021000
 8004994:	007a1200 	.word	0x007a1200
 8004998:	08008c90 	.word	0x08008c90
 800499c:	08008ca0 	.word	0x08008ca0
 80049a0:	003d0900 	.word	0x003d0900

080049a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049a8:	4b02      	ldr	r3, [pc, #8]	; (80049b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80049aa:	681b      	ldr	r3, [r3, #0]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bc80      	pop	{r7}
 80049b2:	4770      	bx	lr
 80049b4:	20000000 	.word	0x20000000

080049b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049bc:	f7ff fff2 	bl	80049a4 <HAL_RCC_GetHCLKFreq>
 80049c0:	4602      	mov	r2, r0
 80049c2:	4b05      	ldr	r3, [pc, #20]	; (80049d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	0a1b      	lsrs	r3, r3, #8
 80049c8:	f003 0307 	and.w	r3, r3, #7
 80049cc:	4903      	ldr	r1, [pc, #12]	; (80049dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80049ce:	5ccb      	ldrb	r3, [r1, r3]
 80049d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40021000 	.word	0x40021000
 80049dc:	08008c88 	.word	0x08008c88

080049e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049e4:	f7ff ffde 	bl	80049a4 <HAL_RCC_GetHCLKFreq>
 80049e8:	4602      	mov	r2, r0
 80049ea:	4b05      	ldr	r3, [pc, #20]	; (8004a00 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	0adb      	lsrs	r3, r3, #11
 80049f0:	f003 0307 	and.w	r3, r3, #7
 80049f4:	4903      	ldr	r1, [pc, #12]	; (8004a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049f6:	5ccb      	ldrb	r3, [r1, r3]
 80049f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	40021000 	.word	0x40021000
 8004a04:	08008c88 	.word	0x08008c88

08004a08 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b085      	sub	sp, #20
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a10:	4b0a      	ldr	r3, [pc, #40]	; (8004a3c <RCC_Delay+0x34>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a0a      	ldr	r2, [pc, #40]	; (8004a40 <RCC_Delay+0x38>)
 8004a16:	fba2 2303 	umull	r2, r3, r2, r3
 8004a1a:	0a5b      	lsrs	r3, r3, #9
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	fb02 f303 	mul.w	r3, r2, r3
 8004a22:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a24:	bf00      	nop
  }
  while (Delay --);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	1e5a      	subs	r2, r3, #1
 8004a2a:	60fa      	str	r2, [r7, #12]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1f9      	bne.n	8004a24 <RCC_Delay+0x1c>
}
 8004a30:	bf00      	nop
 8004a32:	bf00      	nop
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr
 8004a3c:	20000000 	.word	0x20000000
 8004a40:	10624dd3 	.word	0x10624dd3

08004a44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e041      	b.n	8004ada <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d106      	bne.n	8004a70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f7fd ff18 	bl	80028a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2202      	movs	r2, #2
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	3304      	adds	r3, #4
 8004a80:	4619      	mov	r1, r3
 8004a82:	4610      	mov	r0, r2
 8004a84:	f000 fc18 	bl	80052b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
	...

08004ae4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d001      	beq.n	8004afc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e03a      	b.n	8004b72 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0201 	orr.w	r2, r2, #1
 8004b12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a18      	ldr	r2, [pc, #96]	; (8004b7c <HAL_TIM_Base_Start_IT+0x98>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d00e      	beq.n	8004b3c <HAL_TIM_Base_Start_IT+0x58>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b26:	d009      	beq.n	8004b3c <HAL_TIM_Base_Start_IT+0x58>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a14      	ldr	r2, [pc, #80]	; (8004b80 <HAL_TIM_Base_Start_IT+0x9c>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d004      	beq.n	8004b3c <HAL_TIM_Base_Start_IT+0x58>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a13      	ldr	r2, [pc, #76]	; (8004b84 <HAL_TIM_Base_Start_IT+0xa0>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d111      	bne.n	8004b60 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 0307 	and.w	r3, r3, #7
 8004b46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2b06      	cmp	r3, #6
 8004b4c:	d010      	beq.n	8004b70 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f042 0201 	orr.w	r2, r2, #1
 8004b5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b5e:	e007      	b.n	8004b70 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f042 0201 	orr.w	r2, r2, #1
 8004b6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3714      	adds	r7, #20
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bc80      	pop	{r7}
 8004b7a:	4770      	bx	lr
 8004b7c:	40012c00 	.word	0x40012c00
 8004b80:	40000400 	.word	0x40000400
 8004b84:	40000800 	.word	0x40000800

08004b88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d101      	bne.n	8004b9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e041      	b.n	8004c1e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d106      	bne.n	8004bb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f839 	bl	8004c26 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2202      	movs	r2, #2
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	3304      	adds	r3, #4
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	4610      	mov	r0, r2
 8004bc8:	f000 fb76 	bl	80052b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bc80      	pop	{r7}
 8004c36:	4770      	bx	lr

08004c38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d109      	bne.n	8004c5c <HAL_TIM_PWM_Start+0x24>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	bf14      	ite	ne
 8004c54:	2301      	movne	r3, #1
 8004c56:	2300      	moveq	r3, #0
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	e022      	b.n	8004ca2 <HAL_TIM_PWM_Start+0x6a>
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	2b04      	cmp	r3, #4
 8004c60:	d109      	bne.n	8004c76 <HAL_TIM_PWM_Start+0x3e>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	bf14      	ite	ne
 8004c6e:	2301      	movne	r3, #1
 8004c70:	2300      	moveq	r3, #0
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	e015      	b.n	8004ca2 <HAL_TIM_PWM_Start+0x6a>
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d109      	bne.n	8004c90 <HAL_TIM_PWM_Start+0x58>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	bf14      	ite	ne
 8004c88:	2301      	movne	r3, #1
 8004c8a:	2300      	moveq	r3, #0
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	e008      	b.n	8004ca2 <HAL_TIM_PWM_Start+0x6a>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	bf14      	ite	ne
 8004c9c:	2301      	movne	r3, #1
 8004c9e:	2300      	moveq	r3, #0
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e05e      	b.n	8004d68 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d104      	bne.n	8004cba <HAL_TIM_PWM_Start+0x82>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cb8:	e013      	b.n	8004ce2 <HAL_TIM_PWM_Start+0xaa>
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	2b04      	cmp	r3, #4
 8004cbe:	d104      	bne.n	8004cca <HAL_TIM_PWM_Start+0x92>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2202      	movs	r2, #2
 8004cc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cc8:	e00b      	b.n	8004ce2 <HAL_TIM_PWM_Start+0xaa>
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	2b08      	cmp	r3, #8
 8004cce:	d104      	bne.n	8004cda <HAL_TIM_PWM_Start+0xa2>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cd8:	e003      	b.n	8004ce2 <HAL_TIM_PWM_Start+0xaa>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2202      	movs	r2, #2
 8004cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	6839      	ldr	r1, [r7, #0]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f000 fd70 	bl	80057d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a1e      	ldr	r2, [pc, #120]	; (8004d70 <HAL_TIM_PWM_Start+0x138>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d107      	bne.n	8004d0a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a18      	ldr	r2, [pc, #96]	; (8004d70 <HAL_TIM_PWM_Start+0x138>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d00e      	beq.n	8004d32 <HAL_TIM_PWM_Start+0xfa>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d1c:	d009      	beq.n	8004d32 <HAL_TIM_PWM_Start+0xfa>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a14      	ldr	r2, [pc, #80]	; (8004d74 <HAL_TIM_PWM_Start+0x13c>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d004      	beq.n	8004d32 <HAL_TIM_PWM_Start+0xfa>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a12      	ldr	r2, [pc, #72]	; (8004d78 <HAL_TIM_PWM_Start+0x140>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d111      	bne.n	8004d56 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f003 0307 	and.w	r3, r3, #7
 8004d3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2b06      	cmp	r3, #6
 8004d42:	d010      	beq.n	8004d66 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f042 0201 	orr.w	r2, r2, #1
 8004d52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d54:	e007      	b.n	8004d66 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f042 0201 	orr.w	r2, r2, #1
 8004d64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3710      	adds	r7, #16
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	40012c00 	.word	0x40012c00
 8004d74:	40000400 	.word	0x40000400
 8004d78:	40000800 	.word	0x40000800

08004d7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	691b      	ldr	r3, [r3, #16]
 8004d92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d020      	beq.n	8004de0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f003 0302 	and.w	r3, r3, #2
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d01b      	beq.n	8004de0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f06f 0202 	mvn.w	r2, #2
 8004db0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2201      	movs	r2, #1
 8004db6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	f003 0303 	and.w	r3, r3, #3
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d003      	beq.n	8004dce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 fa5a 	bl	8005280 <HAL_TIM_IC_CaptureCallback>
 8004dcc:	e005      	b.n	8004dda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 fa4d 	bl	800526e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f000 fa5c 	bl	8005292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	f003 0304 	and.w	r3, r3, #4
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d020      	beq.n	8004e2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	f003 0304 	and.w	r3, r3, #4
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d01b      	beq.n	8004e2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f06f 0204 	mvn.w	r2, #4
 8004dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2202      	movs	r2, #2
 8004e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d003      	beq.n	8004e1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 fa34 	bl	8005280 <HAL_TIM_IC_CaptureCallback>
 8004e18:	e005      	b.n	8004e26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 fa27 	bl	800526e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 fa36 	bl	8005292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	f003 0308 	and.w	r3, r3, #8
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d020      	beq.n	8004e78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f003 0308 	and.w	r3, r3, #8
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d01b      	beq.n	8004e78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f06f 0208 	mvn.w	r2, #8
 8004e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2204      	movs	r2, #4
 8004e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	69db      	ldr	r3, [r3, #28]
 8004e56:	f003 0303 	and.w	r3, r3, #3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d003      	beq.n	8004e66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 fa0e 	bl	8005280 <HAL_TIM_IC_CaptureCallback>
 8004e64:	e005      	b.n	8004e72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 fa01 	bl	800526e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f000 fa10 	bl	8005292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f003 0310 	and.w	r3, r3, #16
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d020      	beq.n	8004ec4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f003 0310 	and.w	r3, r3, #16
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d01b      	beq.n	8004ec4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f06f 0210 	mvn.w	r2, #16
 8004e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2208      	movs	r2, #8
 8004e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	69db      	ldr	r3, [r3, #28]
 8004ea2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d003      	beq.n	8004eb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f9e8 	bl	8005280 <HAL_TIM_IC_CaptureCallback>
 8004eb0:	e005      	b.n	8004ebe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f9db 	bl	800526e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 f9ea 	bl	8005292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00c      	beq.n	8004ee8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d007      	beq.n	8004ee8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f06f 0201 	mvn.w	r2, #1
 8004ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7fc fa4e 	bl	8001384 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00c      	beq.n	8004f0c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d007      	beq.n	8004f0c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 fced 	bl	80058e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00c      	beq.n	8004f30 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d007      	beq.n	8004f30 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f9ba 	bl	80052a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	f003 0320 	and.w	r3, r3, #32
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00c      	beq.n	8004f54 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	f003 0320 	and.w	r3, r3, #32
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d007      	beq.n	8004f54 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f06f 0220 	mvn.w	r2, #32
 8004f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fcc0 	bl	80058d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f54:	bf00      	nop
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b086      	sub	sp, #24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d101      	bne.n	8004f7a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f76:	2302      	movs	r3, #2
 8004f78:	e0ae      	b.n	80050d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b0c      	cmp	r3, #12
 8004f86:	f200 809f 	bhi.w	80050c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f8a:	a201      	add	r2, pc, #4	; (adr r2, 8004f90 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f90:	08004fc5 	.word	0x08004fc5
 8004f94:	080050c9 	.word	0x080050c9
 8004f98:	080050c9 	.word	0x080050c9
 8004f9c:	080050c9 	.word	0x080050c9
 8004fa0:	08005005 	.word	0x08005005
 8004fa4:	080050c9 	.word	0x080050c9
 8004fa8:	080050c9 	.word	0x080050c9
 8004fac:	080050c9 	.word	0x080050c9
 8004fb0:	08005047 	.word	0x08005047
 8004fb4:	080050c9 	.word	0x080050c9
 8004fb8:	080050c9 	.word	0x080050c9
 8004fbc:	080050c9 	.word	0x080050c9
 8004fc0:	08005087 	.word	0x08005087
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68b9      	ldr	r1, [r7, #8]
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f000 f9e2 	bl	8005394 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	699a      	ldr	r2, [r3, #24]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f042 0208 	orr.w	r2, r2, #8
 8004fde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	699a      	ldr	r2, [r3, #24]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f022 0204 	bic.w	r2, r2, #4
 8004fee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	6999      	ldr	r1, [r3, #24]
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	691a      	ldr	r2, [r3, #16]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	619a      	str	r2, [r3, #24]
      break;
 8005002:	e064      	b.n	80050ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68b9      	ldr	r1, [r7, #8]
 800500a:	4618      	mov	r0, r3
 800500c:	f000 fa28 	bl	8005460 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699a      	ldr	r2, [r3, #24]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800501e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	699a      	ldr	r2, [r3, #24]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800502e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6999      	ldr	r1, [r3, #24]
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	021a      	lsls	r2, r3, #8
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	430a      	orrs	r2, r1
 8005042:	619a      	str	r2, [r3, #24]
      break;
 8005044:	e043      	b.n	80050ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68b9      	ldr	r1, [r7, #8]
 800504c:	4618      	mov	r0, r3
 800504e:	f000 fa71 	bl	8005534 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	69da      	ldr	r2, [r3, #28]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f042 0208 	orr.w	r2, r2, #8
 8005060:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69da      	ldr	r2, [r3, #28]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f022 0204 	bic.w	r2, r2, #4
 8005070:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	69d9      	ldr	r1, [r3, #28]
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	691a      	ldr	r2, [r3, #16]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	430a      	orrs	r2, r1
 8005082:	61da      	str	r2, [r3, #28]
      break;
 8005084:	e023      	b.n	80050ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68b9      	ldr	r1, [r7, #8]
 800508c:	4618      	mov	r0, r3
 800508e:	f000 fabb 	bl	8005608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	69da      	ldr	r2, [r3, #28]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	69da      	ldr	r2, [r3, #28]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	69d9      	ldr	r1, [r3, #28]
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	021a      	lsls	r2, r3, #8
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	61da      	str	r2, [r3, #28]
      break;
 80050c6:	e002      	b.n	80050ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	75fb      	strb	r3, [r7, #23]
      break;
 80050cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3718      	adds	r7, #24
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050ea:	2300      	movs	r3, #0
 80050ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d101      	bne.n	80050fc <HAL_TIM_ConfigClockSource+0x1c>
 80050f8:	2302      	movs	r3, #2
 80050fa:	e0b4      	b.n	8005266 <HAL_TIM_ConfigClockSource+0x186>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800511a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005122:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68ba      	ldr	r2, [r7, #8]
 800512a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005134:	d03e      	beq.n	80051b4 <HAL_TIM_ConfigClockSource+0xd4>
 8005136:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800513a:	f200 8087 	bhi.w	800524c <HAL_TIM_ConfigClockSource+0x16c>
 800513e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005142:	f000 8086 	beq.w	8005252 <HAL_TIM_ConfigClockSource+0x172>
 8005146:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800514a:	d87f      	bhi.n	800524c <HAL_TIM_ConfigClockSource+0x16c>
 800514c:	2b70      	cmp	r3, #112	; 0x70
 800514e:	d01a      	beq.n	8005186 <HAL_TIM_ConfigClockSource+0xa6>
 8005150:	2b70      	cmp	r3, #112	; 0x70
 8005152:	d87b      	bhi.n	800524c <HAL_TIM_ConfigClockSource+0x16c>
 8005154:	2b60      	cmp	r3, #96	; 0x60
 8005156:	d050      	beq.n	80051fa <HAL_TIM_ConfigClockSource+0x11a>
 8005158:	2b60      	cmp	r3, #96	; 0x60
 800515a:	d877      	bhi.n	800524c <HAL_TIM_ConfigClockSource+0x16c>
 800515c:	2b50      	cmp	r3, #80	; 0x50
 800515e:	d03c      	beq.n	80051da <HAL_TIM_ConfigClockSource+0xfa>
 8005160:	2b50      	cmp	r3, #80	; 0x50
 8005162:	d873      	bhi.n	800524c <HAL_TIM_ConfigClockSource+0x16c>
 8005164:	2b40      	cmp	r3, #64	; 0x40
 8005166:	d058      	beq.n	800521a <HAL_TIM_ConfigClockSource+0x13a>
 8005168:	2b40      	cmp	r3, #64	; 0x40
 800516a:	d86f      	bhi.n	800524c <HAL_TIM_ConfigClockSource+0x16c>
 800516c:	2b30      	cmp	r3, #48	; 0x30
 800516e:	d064      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x15a>
 8005170:	2b30      	cmp	r3, #48	; 0x30
 8005172:	d86b      	bhi.n	800524c <HAL_TIM_ConfigClockSource+0x16c>
 8005174:	2b20      	cmp	r3, #32
 8005176:	d060      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x15a>
 8005178:	2b20      	cmp	r3, #32
 800517a:	d867      	bhi.n	800524c <HAL_TIM_ConfigClockSource+0x16c>
 800517c:	2b00      	cmp	r3, #0
 800517e:	d05c      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x15a>
 8005180:	2b10      	cmp	r3, #16
 8005182:	d05a      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x15a>
 8005184:	e062      	b.n	800524c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005196:	f000 fafc 	bl	8005792 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80051a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	609a      	str	r2, [r3, #8]
      break;
 80051b2:	e04f      	b.n	8005254 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051c4:	f000 fae5 	bl	8005792 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	689a      	ldr	r2, [r3, #8]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051d6:	609a      	str	r2, [r3, #8]
      break;
 80051d8:	e03c      	b.n	8005254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051e6:	461a      	mov	r2, r3
 80051e8:	f000 fa5c 	bl	80056a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2150      	movs	r1, #80	; 0x50
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 fab3 	bl	800575e <TIM_ITRx_SetConfig>
      break;
 80051f8:	e02c      	b.n	8005254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005206:	461a      	mov	r2, r3
 8005208:	f000 fa7a 	bl	8005700 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2160      	movs	r1, #96	; 0x60
 8005212:	4618      	mov	r0, r3
 8005214:	f000 faa3 	bl	800575e <TIM_ITRx_SetConfig>
      break;
 8005218:	e01c      	b.n	8005254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005226:	461a      	mov	r2, r3
 8005228:	f000 fa3c 	bl	80056a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2140      	movs	r1, #64	; 0x40
 8005232:	4618      	mov	r0, r3
 8005234:	f000 fa93 	bl	800575e <TIM_ITRx_SetConfig>
      break;
 8005238:	e00c      	b.n	8005254 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4619      	mov	r1, r3
 8005244:	4610      	mov	r0, r2
 8005246:	f000 fa8a 	bl	800575e <TIM_ITRx_SetConfig>
      break;
 800524a:	e003      	b.n	8005254 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	73fb      	strb	r3, [r7, #15]
      break;
 8005250:	e000      	b.n	8005254 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005252:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005264:	7bfb      	ldrb	r3, [r7, #15]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	bc80      	pop	{r7}
 800527e:	4770      	bx	lr

08005280 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005288:	bf00      	nop
 800528a:	370c      	adds	r7, #12
 800528c:	46bd      	mov	sp, r7
 800528e:	bc80      	pop	{r7}
 8005290:	4770      	bx	lr

08005292 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005292:	b480      	push	{r7}
 8005294:	b083      	sub	sp, #12
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800529a:	bf00      	nop
 800529c:	370c      	adds	r7, #12
 800529e:	46bd      	mov	sp, r7
 80052a0:	bc80      	pop	{r7}
 80052a2:	4770      	bx	lr

080052a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052ac:	bf00      	nop
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bc80      	pop	{r7}
 80052b4:	4770      	bx	lr
	...

080052b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b085      	sub	sp, #20
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a2f      	ldr	r2, [pc, #188]	; (8005388 <TIM_Base_SetConfig+0xd0>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d00b      	beq.n	80052e8 <TIM_Base_SetConfig+0x30>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d6:	d007      	beq.n	80052e8 <TIM_Base_SetConfig+0x30>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4a2c      	ldr	r2, [pc, #176]	; (800538c <TIM_Base_SetConfig+0xd4>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d003      	beq.n	80052e8 <TIM_Base_SetConfig+0x30>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a2b      	ldr	r2, [pc, #172]	; (8005390 <TIM_Base_SetConfig+0xd8>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d108      	bne.n	80052fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a22      	ldr	r2, [pc, #136]	; (8005388 <TIM_Base_SetConfig+0xd0>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d00b      	beq.n	800531a <TIM_Base_SetConfig+0x62>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005308:	d007      	beq.n	800531a <TIM_Base_SetConfig+0x62>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a1f      	ldr	r2, [pc, #124]	; (800538c <TIM_Base_SetConfig+0xd4>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d003      	beq.n	800531a <TIM_Base_SetConfig+0x62>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a1e      	ldr	r2, [pc, #120]	; (8005390 <TIM_Base_SetConfig+0xd8>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d108      	bne.n	800532c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005320:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	4313      	orrs	r3, r2
 800532a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	4313      	orrs	r3, r2
 8005338:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	68fa      	ldr	r2, [r7, #12]
 800533e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	689a      	ldr	r2, [r3, #8]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a0d      	ldr	r2, [pc, #52]	; (8005388 <TIM_Base_SetConfig+0xd0>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d103      	bne.n	8005360 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	691a      	ldr	r2, [r3, #16]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d005      	beq.n	800537e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	f023 0201 	bic.w	r2, r3, #1
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	611a      	str	r2, [r3, #16]
  }
}
 800537e:	bf00      	nop
 8005380:	3714      	adds	r7, #20
 8005382:	46bd      	mov	sp, r7
 8005384:	bc80      	pop	{r7}
 8005386:	4770      	bx	lr
 8005388:	40012c00 	.word	0x40012c00
 800538c:	40000400 	.word	0x40000400
 8005390:	40000800 	.word	0x40000800

08005394 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005394:	b480      	push	{r7}
 8005396:	b087      	sub	sp, #28
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a1b      	ldr	r3, [r3, #32]
 80053a8:	f023 0201 	bic.w	r2, r3, #1
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 0303 	bic.w	r3, r3, #3
 80053ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f023 0302 	bic.w	r3, r3, #2
 80053dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a1c      	ldr	r2, [pc, #112]	; (800545c <TIM_OC1_SetConfig+0xc8>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d10c      	bne.n	800540a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	f023 0308 	bic.w	r3, r3, #8
 80053f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	4313      	orrs	r3, r2
 8005400:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f023 0304 	bic.w	r3, r3, #4
 8005408:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a13      	ldr	r2, [pc, #76]	; (800545c <TIM_OC1_SetConfig+0xc8>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d111      	bne.n	8005436 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005418:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005420:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	4313      	orrs	r3, r2
 800542a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	4313      	orrs	r3, r2
 8005434:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	697a      	ldr	r2, [r7, #20]
 800544e:	621a      	str	r2, [r3, #32]
}
 8005450:	bf00      	nop
 8005452:	371c      	adds	r7, #28
 8005454:	46bd      	mov	sp, r7
 8005456:	bc80      	pop	{r7}
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	40012c00 	.word	0x40012c00

08005460 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a1b      	ldr	r3, [r3, #32]
 8005474:	f023 0210 	bic.w	r2, r3, #16
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800548e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005496:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	021b      	lsls	r3, r3, #8
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	f023 0320 	bic.w	r3, r3, #32
 80054aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	011b      	lsls	r3, r3, #4
 80054b2:	697a      	ldr	r2, [r7, #20]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a1d      	ldr	r2, [pc, #116]	; (8005530 <TIM_OC2_SetConfig+0xd0>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d10d      	bne.n	80054dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	011b      	lsls	r3, r3, #4
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a14      	ldr	r2, [pc, #80]	; (8005530 <TIM_OC2_SetConfig+0xd0>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d113      	bne.n	800550c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	695b      	ldr	r3, [r3, #20]
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	4313      	orrs	r3, r2
 800550a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	693a      	ldr	r2, [r7, #16]
 8005510:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	621a      	str	r2, [r3, #32]
}
 8005526:	bf00      	nop
 8005528:	371c      	adds	r7, #28
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr
 8005530:	40012c00 	.word	0x40012c00

08005534 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005534:	b480      	push	{r7}
 8005536:	b087      	sub	sp, #28
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a1b      	ldr	r3, [r3, #32]
 8005542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a1b      	ldr	r3, [r3, #32]
 8005548:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	69db      	ldr	r3, [r3, #28]
 800555a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f023 0303 	bic.w	r3, r3, #3
 800556a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	4313      	orrs	r3, r2
 8005574:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800557c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	021b      	lsls	r3, r3, #8
 8005584:	697a      	ldr	r2, [r7, #20]
 8005586:	4313      	orrs	r3, r2
 8005588:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a1d      	ldr	r2, [pc, #116]	; (8005604 <TIM_OC3_SetConfig+0xd0>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d10d      	bne.n	80055ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005598:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	021b      	lsls	r3, r3, #8
 80055a0:	697a      	ldr	r2, [r7, #20]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a14      	ldr	r2, [pc, #80]	; (8005604 <TIM_OC3_SetConfig+0xd0>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d113      	bne.n	80055de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	011b      	lsls	r3, r3, #4
 80055cc:	693a      	ldr	r2, [r7, #16]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	699b      	ldr	r3, [r3, #24]
 80055d6:	011b      	lsls	r3, r3, #4
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	4313      	orrs	r3, r2
 80055dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	621a      	str	r2, [r3, #32]
}
 80055f8:	bf00      	nop
 80055fa:	371c      	adds	r7, #28
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	40012c00 	.word	0x40012c00

08005608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005608:	b480      	push	{r7}
 800560a:	b087      	sub	sp, #28
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a1b      	ldr	r3, [r3, #32]
 8005616:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a1b      	ldr	r3, [r3, #32]
 800561c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	69db      	ldr	r3, [r3, #28]
 800562e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800563e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	021b      	lsls	r3, r3, #8
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4313      	orrs	r3, r2
 800564a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	031b      	lsls	r3, r3, #12
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	4313      	orrs	r3, r2
 800565e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a0f      	ldr	r2, [pc, #60]	; (80056a0 <TIM_OC4_SetConfig+0x98>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d109      	bne.n	800567c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800566e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	695b      	ldr	r3, [r3, #20]
 8005674:	019b      	lsls	r3, r3, #6
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	4313      	orrs	r3, r2
 800567a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	685a      	ldr	r2, [r3, #4]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	621a      	str	r2, [r3, #32]
}
 8005696:	bf00      	nop
 8005698:	371c      	adds	r7, #28
 800569a:	46bd      	mov	sp, r7
 800569c:	bc80      	pop	{r7}
 800569e:	4770      	bx	lr
 80056a0:	40012c00 	.word	0x40012c00

080056a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b087      	sub	sp, #28
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6a1b      	ldr	r3, [r3, #32]
 80056b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	f023 0201 	bic.w	r2, r3, #1
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	699b      	ldr	r3, [r3, #24]
 80056c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	011b      	lsls	r3, r3, #4
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	f023 030a 	bic.w	r3, r3, #10
 80056e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	621a      	str	r2, [r3, #32]
}
 80056f6:	bf00      	nop
 80056f8:	371c      	adds	r7, #28
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bc80      	pop	{r7}
 80056fe:	4770      	bx	lr

08005700 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005700:	b480      	push	{r7}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6a1b      	ldr	r3, [r3, #32]
 8005710:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6a1b      	ldr	r3, [r3, #32]
 8005716:	f023 0210 	bic.w	r2, r3, #16
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800572a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	031b      	lsls	r3, r3, #12
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	4313      	orrs	r3, r2
 8005734:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800573c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	011b      	lsls	r3, r3, #4
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	4313      	orrs	r3, r2
 8005746:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	697a      	ldr	r2, [r7, #20]
 8005752:	621a      	str	r2, [r3, #32]
}
 8005754:	bf00      	nop
 8005756:	371c      	adds	r7, #28
 8005758:	46bd      	mov	sp, r7
 800575a:	bc80      	pop	{r7}
 800575c:	4770      	bx	lr

0800575e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800575e:	b480      	push	{r7}
 8005760:	b085      	sub	sp, #20
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
 8005766:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005774:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005776:	683a      	ldr	r2, [r7, #0]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	4313      	orrs	r3, r2
 800577c:	f043 0307 	orr.w	r3, r3, #7
 8005780:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	609a      	str	r2, [r3, #8]
}
 8005788:	bf00      	nop
 800578a:	3714      	adds	r7, #20
 800578c:	46bd      	mov	sp, r7
 800578e:	bc80      	pop	{r7}
 8005790:	4770      	bx	lr

08005792 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005792:	b480      	push	{r7}
 8005794:	b087      	sub	sp, #28
 8005796:	af00      	add	r7, sp, #0
 8005798:	60f8      	str	r0, [r7, #12]
 800579a:	60b9      	str	r1, [r7, #8]
 800579c:	607a      	str	r2, [r7, #4]
 800579e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057ac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	021a      	lsls	r2, r3, #8
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	431a      	orrs	r2, r3
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	609a      	str	r2, [r3, #8]
}
 80057c6:	bf00      	nop
 80057c8:	371c      	adds	r7, #28
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr

080057d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b087      	sub	sp, #28
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f003 031f 	and.w	r3, r3, #31
 80057e2:	2201      	movs	r2, #1
 80057e4:	fa02 f303 	lsl.w	r3, r2, r3
 80057e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6a1a      	ldr	r2, [r3, #32]
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	43db      	mvns	r3, r3
 80057f2:	401a      	ands	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6a1a      	ldr	r2, [r3, #32]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f003 031f 	and.w	r3, r3, #31
 8005802:	6879      	ldr	r1, [r7, #4]
 8005804:	fa01 f303 	lsl.w	r3, r1, r3
 8005808:	431a      	orrs	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	621a      	str	r2, [r3, #32]
}
 800580e:	bf00      	nop
 8005810:	371c      	adds	r7, #28
 8005812:	46bd      	mov	sp, r7
 8005814:	bc80      	pop	{r7}
 8005816:	4770      	bx	lr

08005818 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005828:	2b01      	cmp	r3, #1
 800582a:	d101      	bne.n	8005830 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800582c:	2302      	movs	r3, #2
 800582e:	e046      	b.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2202      	movs	r2, #2
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005856:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68fa      	ldr	r2, [r7, #12]
 800585e:	4313      	orrs	r3, r2
 8005860:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a16      	ldr	r2, [pc, #88]	; (80058c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d00e      	beq.n	8005892 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800587c:	d009      	beq.n	8005892 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a12      	ldr	r2, [pc, #72]	; (80058cc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d004      	beq.n	8005892 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a10      	ldr	r2, [pc, #64]	; (80058d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d10c      	bne.n	80058ac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005898:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	68ba      	ldr	r2, [r7, #8]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3714      	adds	r7, #20
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bc80      	pop	{r7}
 80058c6:	4770      	bx	lr
 80058c8:	40012c00 	.word	0x40012c00
 80058cc:	40000400 	.word	0x40000400
 80058d0:	40000800 	.word	0x40000800

080058d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058dc:	bf00      	nop
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bc80      	pop	{r7}
 80058e4:	4770      	bx	lr

080058e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058e6:	b480      	push	{r7}
 80058e8:	b083      	sub	sp, #12
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058ee:	bf00      	nop
 80058f0:	370c      	adds	r7, #12
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bc80      	pop	{r7}
 80058f6:	4770      	bx	lr

080058f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e042      	b.n	8005990 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d106      	bne.n	8005924 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7fd f878 	bl	8002a14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2224      	movs	r2, #36	; 0x24
 8005928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68da      	ldr	r2, [r3, #12]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800593a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 f971 	bl	8005c24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	691a      	ldr	r2, [r3, #16]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005950:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	695a      	ldr	r2, [r3, #20]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005960:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68da      	ldr	r2, [r3, #12]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005970:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2220      	movs	r2, #32
 800597c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2220      	movs	r2, #32
 8005984:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800598e:	2300      	movs	r3, #0
}
 8005990:	4618      	mov	r0, r3
 8005992:	3708      	adds	r7, #8
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}

08005998 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b08a      	sub	sp, #40	; 0x28
 800599c:	af02      	add	r7, sp, #8
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	603b      	str	r3, [r7, #0]
 80059a4:	4613      	mov	r3, r2
 80059a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	2b20      	cmp	r3, #32
 80059b6:	d175      	bne.n	8005aa4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d002      	beq.n	80059c4 <HAL_UART_Transmit+0x2c>
 80059be:	88fb      	ldrh	r3, [r7, #6]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d101      	bne.n	80059c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e06e      	b.n	8005aa6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2221      	movs	r2, #33	; 0x21
 80059d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059d6:	f7fd f8e7 	bl	8002ba8 <HAL_GetTick>
 80059da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	88fa      	ldrh	r2, [r7, #6]
 80059e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	88fa      	ldrh	r2, [r7, #6]
 80059e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059f0:	d108      	bne.n	8005a04 <HAL_UART_Transmit+0x6c>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d104      	bne.n	8005a04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80059fa:	2300      	movs	r3, #0
 80059fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	61bb      	str	r3, [r7, #24]
 8005a02:	e003      	b.n	8005a0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a0c:	e02e      	b.n	8005a6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	9300      	str	r3, [sp, #0]
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	2200      	movs	r2, #0
 8005a16:	2180      	movs	r1, #128	; 0x80
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 f848 	bl	8005aae <UART_WaitOnFlagUntilTimeout>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d005      	beq.n	8005a30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2220      	movs	r2, #32
 8005a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e03a      	b.n	8005aa6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d10b      	bne.n	8005a4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	881b      	ldrh	r3, [r3, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	3302      	adds	r3, #2
 8005a4a:	61bb      	str	r3, [r7, #24]
 8005a4c:	e007      	b.n	8005a5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	781a      	ldrb	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	3b01      	subs	r3, #1
 8005a66:	b29a      	uxth	r2, r3
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1cb      	bne.n	8005a0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	2140      	movs	r1, #64	; 0x40
 8005a80:	68f8      	ldr	r0, [r7, #12]
 8005a82:	f000 f814 	bl	8005aae <UART_WaitOnFlagUntilTimeout>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d005      	beq.n	8005a98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2220      	movs	r2, #32
 8005a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	e006      	b.n	8005aa6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2220      	movs	r2, #32
 8005a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	e000      	b.n	8005aa6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005aa4:	2302      	movs	r3, #2
  }
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3720      	adds	r7, #32
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b086      	sub	sp, #24
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	60f8      	str	r0, [r7, #12]
 8005ab6:	60b9      	str	r1, [r7, #8]
 8005ab8:	603b      	str	r3, [r7, #0]
 8005aba:	4613      	mov	r3, r2
 8005abc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005abe:	e03b      	b.n	8005b38 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac0:	6a3b      	ldr	r3, [r7, #32]
 8005ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac6:	d037      	beq.n	8005b38 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ac8:	f7fd f86e 	bl	8002ba8 <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	6a3a      	ldr	r2, [r7, #32]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d302      	bcc.n	8005ade <UART_WaitOnFlagUntilTimeout+0x30>
 8005ad8:	6a3b      	ldr	r3, [r7, #32]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e03a      	b.n	8005b58 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	f003 0304 	and.w	r3, r3, #4
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d023      	beq.n	8005b38 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2b80      	cmp	r3, #128	; 0x80
 8005af4:	d020      	beq.n	8005b38 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2b40      	cmp	r3, #64	; 0x40
 8005afa:	d01d      	beq.n	8005b38 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0308 	and.w	r3, r3, #8
 8005b06:	2b08      	cmp	r3, #8
 8005b08:	d116      	bne.n	8005b38 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	617b      	str	r3, [r7, #20]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	617b      	str	r3, [r7, #20]
 8005b1e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f000 f81d 	bl	8005b60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2208      	movs	r2, #8
 8005b2a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e00f      	b.n	8005b58 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	4013      	ands	r3, r2
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	bf0c      	ite	eq
 8005b48:	2301      	moveq	r3, #1
 8005b4a:	2300      	movne	r3, #0
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	461a      	mov	r2, r3
 8005b50:	79fb      	ldrb	r3, [r7, #7]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d0b4      	beq.n	8005ac0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3718      	adds	r7, #24
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b095      	sub	sp, #84	; 0x54
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	330c      	adds	r3, #12
 8005b6e:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b72:	e853 3f00 	ldrex	r3, [r3]
 8005b76:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b7a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	330c      	adds	r3, #12
 8005b86:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b88:	643a      	str	r2, [r7, #64]	; 0x40
 8005b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b8e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b90:	e841 2300 	strex	r3, r2, [r1]
 8005b94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d1e5      	bne.n	8005b68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	3314      	adds	r3, #20
 8005ba2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
 8005ba6:	e853 3f00 	ldrex	r3, [r3]
 8005baa:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	f023 0301 	bic.w	r3, r3, #1
 8005bb2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	3314      	adds	r3, #20
 8005bba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005bbc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bbe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005bc2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bc4:	e841 2300 	strex	r3, r2, [r1]
 8005bc8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1e5      	bne.n	8005b9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d119      	bne.n	8005c0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	330c      	adds	r3, #12
 8005bde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	e853 3f00 	ldrex	r3, [r3]
 8005be6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	f023 0310 	bic.w	r3, r3, #16
 8005bee:	647b      	str	r3, [r7, #68]	; 0x44
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	330c      	adds	r3, #12
 8005bf6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bf8:	61ba      	str	r2, [r7, #24]
 8005bfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfc:	6979      	ldr	r1, [r7, #20]
 8005bfe:	69ba      	ldr	r2, [r7, #24]
 8005c00:	e841 2300 	strex	r3, r2, [r1]
 8005c04:	613b      	str	r3, [r7, #16]
   return(result);
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1e5      	bne.n	8005bd8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2220      	movs	r2, #32
 8005c10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005c1a:	bf00      	nop
 8005c1c:	3754      	adds	r7, #84	; 0x54
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bc80      	pop	{r7}
 8005c22:	4770      	bx	lr

08005c24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	68da      	ldr	r2, [r3, #12]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	689a      	ldr	r2, [r3, #8]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	431a      	orrs	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005c5e:	f023 030c 	bic.w	r3, r3, #12
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	6812      	ldr	r2, [r2, #0]
 8005c66:	68b9      	ldr	r1, [r7, #8]
 8005c68:	430b      	orrs	r3, r1
 8005c6a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	695b      	ldr	r3, [r3, #20]
 8005c72:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	699a      	ldr	r2, [r3, #24]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	430a      	orrs	r2, r1
 8005c80:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a2c      	ldr	r2, [pc, #176]	; (8005d38 <UART_SetConfig+0x114>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d103      	bne.n	8005c94 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005c8c:	f7fe fea8 	bl	80049e0 <HAL_RCC_GetPCLK2Freq>
 8005c90:	60f8      	str	r0, [r7, #12]
 8005c92:	e002      	b.n	8005c9a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005c94:	f7fe fe90 	bl	80049b8 <HAL_RCC_GetPCLK1Freq>
 8005c98:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	4413      	add	r3, r2
 8005ca2:	009a      	lsls	r2, r3, #2
 8005ca4:	441a      	add	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb0:	4a22      	ldr	r2, [pc, #136]	; (8005d3c <UART_SetConfig+0x118>)
 8005cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb6:	095b      	lsrs	r3, r3, #5
 8005cb8:	0119      	lsls	r1, r3, #4
 8005cba:	68fa      	ldr	r2, [r7, #12]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4413      	add	r3, r2
 8005cc2:	009a      	lsls	r2, r3, #2
 8005cc4:	441a      	add	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	009b      	lsls	r3, r3, #2
 8005ccc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cd0:	4b1a      	ldr	r3, [pc, #104]	; (8005d3c <UART_SetConfig+0x118>)
 8005cd2:	fba3 0302 	umull	r0, r3, r3, r2
 8005cd6:	095b      	lsrs	r3, r3, #5
 8005cd8:	2064      	movs	r0, #100	; 0x64
 8005cda:	fb00 f303 	mul.w	r3, r0, r3
 8005cde:	1ad3      	subs	r3, r2, r3
 8005ce0:	011b      	lsls	r3, r3, #4
 8005ce2:	3332      	adds	r3, #50	; 0x32
 8005ce4:	4a15      	ldr	r2, [pc, #84]	; (8005d3c <UART_SetConfig+0x118>)
 8005ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cea:	095b      	lsrs	r3, r3, #5
 8005cec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cf0:	4419      	add	r1, r3
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	009b      	lsls	r3, r3, #2
 8005cf8:	4413      	add	r3, r2
 8005cfa:	009a      	lsls	r2, r3, #2
 8005cfc:	441a      	add	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d08:	4b0c      	ldr	r3, [pc, #48]	; (8005d3c <UART_SetConfig+0x118>)
 8005d0a:	fba3 0302 	umull	r0, r3, r3, r2
 8005d0e:	095b      	lsrs	r3, r3, #5
 8005d10:	2064      	movs	r0, #100	; 0x64
 8005d12:	fb00 f303 	mul.w	r3, r0, r3
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	3332      	adds	r3, #50	; 0x32
 8005d1c:	4a07      	ldr	r2, [pc, #28]	; (8005d3c <UART_SetConfig+0x118>)
 8005d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d22:	095b      	lsrs	r3, r3, #5
 8005d24:	f003 020f 	and.w	r2, r3, #15
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	440a      	add	r2, r1
 8005d2e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005d30:	bf00      	nop
 8005d32:	3710      	adds	r7, #16
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	40013800 	.word	0x40013800
 8005d3c:	51eb851f 	.word	0x51eb851f

08005d40 <__cvt>:
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d46:	461f      	mov	r7, r3
 8005d48:	bfbb      	ittet	lt
 8005d4a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005d4e:	461f      	movlt	r7, r3
 8005d50:	2300      	movge	r3, #0
 8005d52:	232d      	movlt	r3, #45	; 0x2d
 8005d54:	b088      	sub	sp, #32
 8005d56:	4614      	mov	r4, r2
 8005d58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005d5a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005d5c:	7013      	strb	r3, [r2, #0]
 8005d5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d60:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005d64:	f023 0820 	bic.w	r8, r3, #32
 8005d68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d6c:	d005      	beq.n	8005d7a <__cvt+0x3a>
 8005d6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d72:	d100      	bne.n	8005d76 <__cvt+0x36>
 8005d74:	3501      	adds	r5, #1
 8005d76:	2302      	movs	r3, #2
 8005d78:	e000      	b.n	8005d7c <__cvt+0x3c>
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	aa07      	add	r2, sp, #28
 8005d7e:	9204      	str	r2, [sp, #16]
 8005d80:	aa06      	add	r2, sp, #24
 8005d82:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005d86:	e9cd 3500 	strd	r3, r5, [sp]
 8005d8a:	4622      	mov	r2, r4
 8005d8c:	463b      	mov	r3, r7
 8005d8e:	f000 ff4f 	bl	8006c30 <_dtoa_r>
 8005d92:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d96:	4606      	mov	r6, r0
 8005d98:	d102      	bne.n	8005da0 <__cvt+0x60>
 8005d9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d9c:	07db      	lsls	r3, r3, #31
 8005d9e:	d522      	bpl.n	8005de6 <__cvt+0xa6>
 8005da0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005da4:	eb06 0905 	add.w	r9, r6, r5
 8005da8:	d110      	bne.n	8005dcc <__cvt+0x8c>
 8005daa:	7833      	ldrb	r3, [r6, #0]
 8005dac:	2b30      	cmp	r3, #48	; 0x30
 8005dae:	d10a      	bne.n	8005dc6 <__cvt+0x86>
 8005db0:	2200      	movs	r2, #0
 8005db2:	2300      	movs	r3, #0
 8005db4:	4620      	mov	r0, r4
 8005db6:	4639      	mov	r1, r7
 8005db8:	f7fa fdf6 	bl	80009a8 <__aeabi_dcmpeq>
 8005dbc:	b918      	cbnz	r0, 8005dc6 <__cvt+0x86>
 8005dbe:	f1c5 0501 	rsb	r5, r5, #1
 8005dc2:	f8ca 5000 	str.w	r5, [sl]
 8005dc6:	f8da 3000 	ldr.w	r3, [sl]
 8005dca:	4499      	add	r9, r3
 8005dcc:	2200      	movs	r2, #0
 8005dce:	2300      	movs	r3, #0
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	4639      	mov	r1, r7
 8005dd4:	f7fa fde8 	bl	80009a8 <__aeabi_dcmpeq>
 8005dd8:	b108      	cbz	r0, 8005dde <__cvt+0x9e>
 8005dda:	f8cd 901c 	str.w	r9, [sp, #28]
 8005dde:	2230      	movs	r2, #48	; 0x30
 8005de0:	9b07      	ldr	r3, [sp, #28]
 8005de2:	454b      	cmp	r3, r9
 8005de4:	d307      	bcc.n	8005df6 <__cvt+0xb6>
 8005de6:	4630      	mov	r0, r6
 8005de8:	9b07      	ldr	r3, [sp, #28]
 8005dea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005dec:	1b9b      	subs	r3, r3, r6
 8005dee:	6013      	str	r3, [r2, #0]
 8005df0:	b008      	add	sp, #32
 8005df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df6:	1c59      	adds	r1, r3, #1
 8005df8:	9107      	str	r1, [sp, #28]
 8005dfa:	701a      	strb	r2, [r3, #0]
 8005dfc:	e7f0      	b.n	8005de0 <__cvt+0xa0>

08005dfe <__exponent>:
 8005dfe:	4603      	mov	r3, r0
 8005e00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e02:	2900      	cmp	r1, #0
 8005e04:	f803 2b02 	strb.w	r2, [r3], #2
 8005e08:	bfb6      	itet	lt
 8005e0a:	222d      	movlt	r2, #45	; 0x2d
 8005e0c:	222b      	movge	r2, #43	; 0x2b
 8005e0e:	4249      	neglt	r1, r1
 8005e10:	2909      	cmp	r1, #9
 8005e12:	7042      	strb	r2, [r0, #1]
 8005e14:	dd2a      	ble.n	8005e6c <__exponent+0x6e>
 8005e16:	f10d 0207 	add.w	r2, sp, #7
 8005e1a:	4617      	mov	r7, r2
 8005e1c:	260a      	movs	r6, #10
 8005e1e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005e22:	4694      	mov	ip, r2
 8005e24:	fb06 1415 	mls	r4, r6, r5, r1
 8005e28:	3430      	adds	r4, #48	; 0x30
 8005e2a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005e2e:	460c      	mov	r4, r1
 8005e30:	2c63      	cmp	r4, #99	; 0x63
 8005e32:	4629      	mov	r1, r5
 8005e34:	f102 32ff 	add.w	r2, r2, #4294967295
 8005e38:	dcf1      	bgt.n	8005e1e <__exponent+0x20>
 8005e3a:	3130      	adds	r1, #48	; 0x30
 8005e3c:	f1ac 0402 	sub.w	r4, ip, #2
 8005e40:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005e44:	4622      	mov	r2, r4
 8005e46:	1c41      	adds	r1, r0, #1
 8005e48:	42ba      	cmp	r2, r7
 8005e4a:	d30a      	bcc.n	8005e62 <__exponent+0x64>
 8005e4c:	f10d 0209 	add.w	r2, sp, #9
 8005e50:	eba2 020c 	sub.w	r2, r2, ip
 8005e54:	42bc      	cmp	r4, r7
 8005e56:	bf88      	it	hi
 8005e58:	2200      	movhi	r2, #0
 8005e5a:	4413      	add	r3, r2
 8005e5c:	1a18      	subs	r0, r3, r0
 8005e5e:	b003      	add	sp, #12
 8005e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e62:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005e66:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005e6a:	e7ed      	b.n	8005e48 <__exponent+0x4a>
 8005e6c:	2330      	movs	r3, #48	; 0x30
 8005e6e:	3130      	adds	r1, #48	; 0x30
 8005e70:	7083      	strb	r3, [r0, #2]
 8005e72:	70c1      	strb	r1, [r0, #3]
 8005e74:	1d03      	adds	r3, r0, #4
 8005e76:	e7f1      	b.n	8005e5c <__exponent+0x5e>

08005e78 <_printf_float>:
 8005e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e7c:	b091      	sub	sp, #68	; 0x44
 8005e7e:	460c      	mov	r4, r1
 8005e80:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005e84:	4616      	mov	r6, r2
 8005e86:	461f      	mov	r7, r3
 8005e88:	4605      	mov	r5, r0
 8005e8a:	f000 fdb5 	bl	80069f8 <_localeconv_r>
 8005e8e:	6803      	ldr	r3, [r0, #0]
 8005e90:	4618      	mov	r0, r3
 8005e92:	9309      	str	r3, [sp, #36]	; 0x24
 8005e94:	f7fa f95c 	bl	8000150 <strlen>
 8005e98:	2300      	movs	r3, #0
 8005e9a:	930e      	str	r3, [sp, #56]	; 0x38
 8005e9c:	f8d8 3000 	ldr.w	r3, [r8]
 8005ea0:	900a      	str	r0, [sp, #40]	; 0x28
 8005ea2:	3307      	adds	r3, #7
 8005ea4:	f023 0307 	bic.w	r3, r3, #7
 8005ea8:	f103 0208 	add.w	r2, r3, #8
 8005eac:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005eb0:	f8d4 b000 	ldr.w	fp, [r4]
 8005eb4:	f8c8 2000 	str.w	r2, [r8]
 8005eb8:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005ebc:	4652      	mov	r2, sl
 8005ebe:	4643      	mov	r3, r8
 8005ec0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005ec4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005ec8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005eca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ece:	4650      	mov	r0, sl
 8005ed0:	4b9c      	ldr	r3, [pc, #624]	; (8006144 <_printf_float+0x2cc>)
 8005ed2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ed4:	f7fa fd9a 	bl	8000a0c <__aeabi_dcmpun>
 8005ed8:	bb70      	cbnz	r0, 8005f38 <_printf_float+0xc0>
 8005eda:	f04f 32ff 	mov.w	r2, #4294967295
 8005ede:	4650      	mov	r0, sl
 8005ee0:	4b98      	ldr	r3, [pc, #608]	; (8006144 <_printf_float+0x2cc>)
 8005ee2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ee4:	f7fa fd74 	bl	80009d0 <__aeabi_dcmple>
 8005ee8:	bb30      	cbnz	r0, 8005f38 <_printf_float+0xc0>
 8005eea:	2200      	movs	r2, #0
 8005eec:	2300      	movs	r3, #0
 8005eee:	4650      	mov	r0, sl
 8005ef0:	4641      	mov	r1, r8
 8005ef2:	f7fa fd63 	bl	80009bc <__aeabi_dcmplt>
 8005ef6:	b110      	cbz	r0, 8005efe <_printf_float+0x86>
 8005ef8:	232d      	movs	r3, #45	; 0x2d
 8005efa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005efe:	4a92      	ldr	r2, [pc, #584]	; (8006148 <_printf_float+0x2d0>)
 8005f00:	4b92      	ldr	r3, [pc, #584]	; (800614c <_printf_float+0x2d4>)
 8005f02:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005f06:	bf94      	ite	ls
 8005f08:	4690      	movls	r8, r2
 8005f0a:	4698      	movhi	r8, r3
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	f04f 0a00 	mov.w	sl, #0
 8005f12:	6123      	str	r3, [r4, #16]
 8005f14:	f02b 0304 	bic.w	r3, fp, #4
 8005f18:	6023      	str	r3, [r4, #0]
 8005f1a:	4633      	mov	r3, r6
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	4628      	mov	r0, r5
 8005f20:	9700      	str	r7, [sp, #0]
 8005f22:	aa0f      	add	r2, sp, #60	; 0x3c
 8005f24:	f000 f9d6 	bl	80062d4 <_printf_common>
 8005f28:	3001      	adds	r0, #1
 8005f2a:	f040 8090 	bne.w	800604e <_printf_float+0x1d6>
 8005f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f32:	b011      	add	sp, #68	; 0x44
 8005f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f38:	4652      	mov	r2, sl
 8005f3a:	4643      	mov	r3, r8
 8005f3c:	4650      	mov	r0, sl
 8005f3e:	4641      	mov	r1, r8
 8005f40:	f7fa fd64 	bl	8000a0c <__aeabi_dcmpun>
 8005f44:	b148      	cbz	r0, 8005f5a <_printf_float+0xe2>
 8005f46:	f1b8 0f00 	cmp.w	r8, #0
 8005f4a:	bfb8      	it	lt
 8005f4c:	232d      	movlt	r3, #45	; 0x2d
 8005f4e:	4a80      	ldr	r2, [pc, #512]	; (8006150 <_printf_float+0x2d8>)
 8005f50:	bfb8      	it	lt
 8005f52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f56:	4b7f      	ldr	r3, [pc, #508]	; (8006154 <_printf_float+0x2dc>)
 8005f58:	e7d3      	b.n	8005f02 <_printf_float+0x8a>
 8005f5a:	6863      	ldr	r3, [r4, #4]
 8005f5c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	d142      	bne.n	8005fea <_printf_float+0x172>
 8005f64:	2306      	movs	r3, #6
 8005f66:	6063      	str	r3, [r4, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	9206      	str	r2, [sp, #24]
 8005f6c:	aa0e      	add	r2, sp, #56	; 0x38
 8005f6e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005f72:	aa0d      	add	r2, sp, #52	; 0x34
 8005f74:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005f78:	9203      	str	r2, [sp, #12]
 8005f7a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005f7e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005f82:	6023      	str	r3, [r4, #0]
 8005f84:	6863      	ldr	r3, [r4, #4]
 8005f86:	4652      	mov	r2, sl
 8005f88:	9300      	str	r3, [sp, #0]
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	4643      	mov	r3, r8
 8005f8e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005f90:	f7ff fed6 	bl	8005d40 <__cvt>
 8005f94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f96:	4680      	mov	r8, r0
 8005f98:	2947      	cmp	r1, #71	; 0x47
 8005f9a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005f9c:	d108      	bne.n	8005fb0 <_printf_float+0x138>
 8005f9e:	1cc8      	adds	r0, r1, #3
 8005fa0:	db02      	blt.n	8005fa8 <_printf_float+0x130>
 8005fa2:	6863      	ldr	r3, [r4, #4]
 8005fa4:	4299      	cmp	r1, r3
 8005fa6:	dd40      	ble.n	800602a <_printf_float+0x1b2>
 8005fa8:	f1a9 0902 	sub.w	r9, r9, #2
 8005fac:	fa5f f989 	uxtb.w	r9, r9
 8005fb0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005fb4:	d81f      	bhi.n	8005ff6 <_printf_float+0x17e>
 8005fb6:	464a      	mov	r2, r9
 8005fb8:	3901      	subs	r1, #1
 8005fba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fbe:	910d      	str	r1, [sp, #52]	; 0x34
 8005fc0:	f7ff ff1d 	bl	8005dfe <__exponent>
 8005fc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fc6:	4682      	mov	sl, r0
 8005fc8:	1813      	adds	r3, r2, r0
 8005fca:	2a01      	cmp	r2, #1
 8005fcc:	6123      	str	r3, [r4, #16]
 8005fce:	dc02      	bgt.n	8005fd6 <_printf_float+0x15e>
 8005fd0:	6822      	ldr	r2, [r4, #0]
 8005fd2:	07d2      	lsls	r2, r2, #31
 8005fd4:	d501      	bpl.n	8005fda <_printf_float+0x162>
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	6123      	str	r3, [r4, #16]
 8005fda:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d09b      	beq.n	8005f1a <_printf_float+0xa2>
 8005fe2:	232d      	movs	r3, #45	; 0x2d
 8005fe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fe8:	e797      	b.n	8005f1a <_printf_float+0xa2>
 8005fea:	2947      	cmp	r1, #71	; 0x47
 8005fec:	d1bc      	bne.n	8005f68 <_printf_float+0xf0>
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1ba      	bne.n	8005f68 <_printf_float+0xf0>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e7b7      	b.n	8005f66 <_printf_float+0xee>
 8005ff6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005ffa:	d118      	bne.n	800602e <_printf_float+0x1b6>
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	6863      	ldr	r3, [r4, #4]
 8006000:	dd0b      	ble.n	800601a <_printf_float+0x1a2>
 8006002:	6121      	str	r1, [r4, #16]
 8006004:	b913      	cbnz	r3, 800600c <_printf_float+0x194>
 8006006:	6822      	ldr	r2, [r4, #0]
 8006008:	07d0      	lsls	r0, r2, #31
 800600a:	d502      	bpl.n	8006012 <_printf_float+0x19a>
 800600c:	3301      	adds	r3, #1
 800600e:	440b      	add	r3, r1
 8006010:	6123      	str	r3, [r4, #16]
 8006012:	f04f 0a00 	mov.w	sl, #0
 8006016:	65a1      	str	r1, [r4, #88]	; 0x58
 8006018:	e7df      	b.n	8005fda <_printf_float+0x162>
 800601a:	b913      	cbnz	r3, 8006022 <_printf_float+0x1aa>
 800601c:	6822      	ldr	r2, [r4, #0]
 800601e:	07d2      	lsls	r2, r2, #31
 8006020:	d501      	bpl.n	8006026 <_printf_float+0x1ae>
 8006022:	3302      	adds	r3, #2
 8006024:	e7f4      	b.n	8006010 <_printf_float+0x198>
 8006026:	2301      	movs	r3, #1
 8006028:	e7f2      	b.n	8006010 <_printf_float+0x198>
 800602a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800602e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006030:	4299      	cmp	r1, r3
 8006032:	db05      	blt.n	8006040 <_printf_float+0x1c8>
 8006034:	6823      	ldr	r3, [r4, #0]
 8006036:	6121      	str	r1, [r4, #16]
 8006038:	07d8      	lsls	r0, r3, #31
 800603a:	d5ea      	bpl.n	8006012 <_printf_float+0x19a>
 800603c:	1c4b      	adds	r3, r1, #1
 800603e:	e7e7      	b.n	8006010 <_printf_float+0x198>
 8006040:	2900      	cmp	r1, #0
 8006042:	bfcc      	ite	gt
 8006044:	2201      	movgt	r2, #1
 8006046:	f1c1 0202 	rsble	r2, r1, #2
 800604a:	4413      	add	r3, r2
 800604c:	e7e0      	b.n	8006010 <_printf_float+0x198>
 800604e:	6823      	ldr	r3, [r4, #0]
 8006050:	055a      	lsls	r2, r3, #21
 8006052:	d407      	bmi.n	8006064 <_printf_float+0x1ec>
 8006054:	6923      	ldr	r3, [r4, #16]
 8006056:	4642      	mov	r2, r8
 8006058:	4631      	mov	r1, r6
 800605a:	4628      	mov	r0, r5
 800605c:	47b8      	blx	r7
 800605e:	3001      	adds	r0, #1
 8006060:	d12b      	bne.n	80060ba <_printf_float+0x242>
 8006062:	e764      	b.n	8005f2e <_printf_float+0xb6>
 8006064:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006068:	f240 80dd 	bls.w	8006226 <_printf_float+0x3ae>
 800606c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006070:	2200      	movs	r2, #0
 8006072:	2300      	movs	r3, #0
 8006074:	f7fa fc98 	bl	80009a8 <__aeabi_dcmpeq>
 8006078:	2800      	cmp	r0, #0
 800607a:	d033      	beq.n	80060e4 <_printf_float+0x26c>
 800607c:	2301      	movs	r3, #1
 800607e:	4631      	mov	r1, r6
 8006080:	4628      	mov	r0, r5
 8006082:	4a35      	ldr	r2, [pc, #212]	; (8006158 <_printf_float+0x2e0>)
 8006084:	47b8      	blx	r7
 8006086:	3001      	adds	r0, #1
 8006088:	f43f af51 	beq.w	8005f2e <_printf_float+0xb6>
 800608c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006090:	429a      	cmp	r2, r3
 8006092:	db02      	blt.n	800609a <_printf_float+0x222>
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	07d8      	lsls	r0, r3, #31
 8006098:	d50f      	bpl.n	80060ba <_printf_float+0x242>
 800609a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800609e:	4631      	mov	r1, r6
 80060a0:	4628      	mov	r0, r5
 80060a2:	47b8      	blx	r7
 80060a4:	3001      	adds	r0, #1
 80060a6:	f43f af42 	beq.w	8005f2e <_printf_float+0xb6>
 80060aa:	f04f 0800 	mov.w	r8, #0
 80060ae:	f104 091a 	add.w	r9, r4, #26
 80060b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060b4:	3b01      	subs	r3, #1
 80060b6:	4543      	cmp	r3, r8
 80060b8:	dc09      	bgt.n	80060ce <_printf_float+0x256>
 80060ba:	6823      	ldr	r3, [r4, #0]
 80060bc:	079b      	lsls	r3, r3, #30
 80060be:	f100 8104 	bmi.w	80062ca <_printf_float+0x452>
 80060c2:	68e0      	ldr	r0, [r4, #12]
 80060c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060c6:	4298      	cmp	r0, r3
 80060c8:	bfb8      	it	lt
 80060ca:	4618      	movlt	r0, r3
 80060cc:	e731      	b.n	8005f32 <_printf_float+0xba>
 80060ce:	2301      	movs	r3, #1
 80060d0:	464a      	mov	r2, r9
 80060d2:	4631      	mov	r1, r6
 80060d4:	4628      	mov	r0, r5
 80060d6:	47b8      	blx	r7
 80060d8:	3001      	adds	r0, #1
 80060da:	f43f af28 	beq.w	8005f2e <_printf_float+0xb6>
 80060de:	f108 0801 	add.w	r8, r8, #1
 80060e2:	e7e6      	b.n	80060b2 <_printf_float+0x23a>
 80060e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	dc38      	bgt.n	800615c <_printf_float+0x2e4>
 80060ea:	2301      	movs	r3, #1
 80060ec:	4631      	mov	r1, r6
 80060ee:	4628      	mov	r0, r5
 80060f0:	4a19      	ldr	r2, [pc, #100]	; (8006158 <_printf_float+0x2e0>)
 80060f2:	47b8      	blx	r7
 80060f4:	3001      	adds	r0, #1
 80060f6:	f43f af1a 	beq.w	8005f2e <_printf_float+0xb6>
 80060fa:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80060fe:	4313      	orrs	r3, r2
 8006100:	d102      	bne.n	8006108 <_printf_float+0x290>
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	07d9      	lsls	r1, r3, #31
 8006106:	d5d8      	bpl.n	80060ba <_printf_float+0x242>
 8006108:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800610c:	4631      	mov	r1, r6
 800610e:	4628      	mov	r0, r5
 8006110:	47b8      	blx	r7
 8006112:	3001      	adds	r0, #1
 8006114:	f43f af0b 	beq.w	8005f2e <_printf_float+0xb6>
 8006118:	f04f 0900 	mov.w	r9, #0
 800611c:	f104 0a1a 	add.w	sl, r4, #26
 8006120:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006122:	425b      	negs	r3, r3
 8006124:	454b      	cmp	r3, r9
 8006126:	dc01      	bgt.n	800612c <_printf_float+0x2b4>
 8006128:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800612a:	e794      	b.n	8006056 <_printf_float+0x1de>
 800612c:	2301      	movs	r3, #1
 800612e:	4652      	mov	r2, sl
 8006130:	4631      	mov	r1, r6
 8006132:	4628      	mov	r0, r5
 8006134:	47b8      	blx	r7
 8006136:	3001      	adds	r0, #1
 8006138:	f43f aef9 	beq.w	8005f2e <_printf_float+0xb6>
 800613c:	f109 0901 	add.w	r9, r9, #1
 8006140:	e7ee      	b.n	8006120 <_printf_float+0x2a8>
 8006142:	bf00      	nop
 8006144:	7fefffff 	.word	0x7fefffff
 8006148:	08008ca2 	.word	0x08008ca2
 800614c:	08008ca6 	.word	0x08008ca6
 8006150:	08008caa 	.word	0x08008caa
 8006154:	08008cae 	.word	0x08008cae
 8006158:	08008cb2 	.word	0x08008cb2
 800615c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800615e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006160:	429a      	cmp	r2, r3
 8006162:	bfa8      	it	ge
 8006164:	461a      	movge	r2, r3
 8006166:	2a00      	cmp	r2, #0
 8006168:	4691      	mov	r9, r2
 800616a:	dc37      	bgt.n	80061dc <_printf_float+0x364>
 800616c:	f04f 0b00 	mov.w	fp, #0
 8006170:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006174:	f104 021a 	add.w	r2, r4, #26
 8006178:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800617c:	ebaa 0309 	sub.w	r3, sl, r9
 8006180:	455b      	cmp	r3, fp
 8006182:	dc33      	bgt.n	80061ec <_printf_float+0x374>
 8006184:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006188:	429a      	cmp	r2, r3
 800618a:	db3b      	blt.n	8006204 <_printf_float+0x38c>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	07da      	lsls	r2, r3, #31
 8006190:	d438      	bmi.n	8006204 <_printf_float+0x38c>
 8006192:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006196:	eba2 0903 	sub.w	r9, r2, r3
 800619a:	eba2 020a 	sub.w	r2, r2, sl
 800619e:	4591      	cmp	r9, r2
 80061a0:	bfa8      	it	ge
 80061a2:	4691      	movge	r9, r2
 80061a4:	f1b9 0f00 	cmp.w	r9, #0
 80061a8:	dc34      	bgt.n	8006214 <_printf_float+0x39c>
 80061aa:	f04f 0800 	mov.w	r8, #0
 80061ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061b2:	f104 0a1a 	add.w	sl, r4, #26
 80061b6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80061ba:	1a9b      	subs	r3, r3, r2
 80061bc:	eba3 0309 	sub.w	r3, r3, r9
 80061c0:	4543      	cmp	r3, r8
 80061c2:	f77f af7a 	ble.w	80060ba <_printf_float+0x242>
 80061c6:	2301      	movs	r3, #1
 80061c8:	4652      	mov	r2, sl
 80061ca:	4631      	mov	r1, r6
 80061cc:	4628      	mov	r0, r5
 80061ce:	47b8      	blx	r7
 80061d0:	3001      	adds	r0, #1
 80061d2:	f43f aeac 	beq.w	8005f2e <_printf_float+0xb6>
 80061d6:	f108 0801 	add.w	r8, r8, #1
 80061da:	e7ec      	b.n	80061b6 <_printf_float+0x33e>
 80061dc:	4613      	mov	r3, r2
 80061de:	4631      	mov	r1, r6
 80061e0:	4642      	mov	r2, r8
 80061e2:	4628      	mov	r0, r5
 80061e4:	47b8      	blx	r7
 80061e6:	3001      	adds	r0, #1
 80061e8:	d1c0      	bne.n	800616c <_printf_float+0x2f4>
 80061ea:	e6a0      	b.n	8005f2e <_printf_float+0xb6>
 80061ec:	2301      	movs	r3, #1
 80061ee:	4631      	mov	r1, r6
 80061f0:	4628      	mov	r0, r5
 80061f2:	920b      	str	r2, [sp, #44]	; 0x2c
 80061f4:	47b8      	blx	r7
 80061f6:	3001      	adds	r0, #1
 80061f8:	f43f ae99 	beq.w	8005f2e <_printf_float+0xb6>
 80061fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80061fe:	f10b 0b01 	add.w	fp, fp, #1
 8006202:	e7b9      	b.n	8006178 <_printf_float+0x300>
 8006204:	4631      	mov	r1, r6
 8006206:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800620a:	4628      	mov	r0, r5
 800620c:	47b8      	blx	r7
 800620e:	3001      	adds	r0, #1
 8006210:	d1bf      	bne.n	8006192 <_printf_float+0x31a>
 8006212:	e68c      	b.n	8005f2e <_printf_float+0xb6>
 8006214:	464b      	mov	r3, r9
 8006216:	4631      	mov	r1, r6
 8006218:	4628      	mov	r0, r5
 800621a:	eb08 020a 	add.w	r2, r8, sl
 800621e:	47b8      	blx	r7
 8006220:	3001      	adds	r0, #1
 8006222:	d1c2      	bne.n	80061aa <_printf_float+0x332>
 8006224:	e683      	b.n	8005f2e <_printf_float+0xb6>
 8006226:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006228:	2a01      	cmp	r2, #1
 800622a:	dc01      	bgt.n	8006230 <_printf_float+0x3b8>
 800622c:	07db      	lsls	r3, r3, #31
 800622e:	d539      	bpl.n	80062a4 <_printf_float+0x42c>
 8006230:	2301      	movs	r3, #1
 8006232:	4642      	mov	r2, r8
 8006234:	4631      	mov	r1, r6
 8006236:	4628      	mov	r0, r5
 8006238:	47b8      	blx	r7
 800623a:	3001      	adds	r0, #1
 800623c:	f43f ae77 	beq.w	8005f2e <_printf_float+0xb6>
 8006240:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006244:	4631      	mov	r1, r6
 8006246:	4628      	mov	r0, r5
 8006248:	47b8      	blx	r7
 800624a:	3001      	adds	r0, #1
 800624c:	f43f ae6f 	beq.w	8005f2e <_printf_float+0xb6>
 8006250:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006254:	2200      	movs	r2, #0
 8006256:	2300      	movs	r3, #0
 8006258:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800625c:	f7fa fba4 	bl	80009a8 <__aeabi_dcmpeq>
 8006260:	b9d8      	cbnz	r0, 800629a <_printf_float+0x422>
 8006262:	f109 33ff 	add.w	r3, r9, #4294967295
 8006266:	f108 0201 	add.w	r2, r8, #1
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	d10e      	bne.n	8006292 <_printf_float+0x41a>
 8006274:	e65b      	b.n	8005f2e <_printf_float+0xb6>
 8006276:	2301      	movs	r3, #1
 8006278:	464a      	mov	r2, r9
 800627a:	4631      	mov	r1, r6
 800627c:	4628      	mov	r0, r5
 800627e:	47b8      	blx	r7
 8006280:	3001      	adds	r0, #1
 8006282:	f43f ae54 	beq.w	8005f2e <_printf_float+0xb6>
 8006286:	f108 0801 	add.w	r8, r8, #1
 800628a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800628c:	3b01      	subs	r3, #1
 800628e:	4543      	cmp	r3, r8
 8006290:	dcf1      	bgt.n	8006276 <_printf_float+0x3fe>
 8006292:	4653      	mov	r3, sl
 8006294:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006298:	e6de      	b.n	8006058 <_printf_float+0x1e0>
 800629a:	f04f 0800 	mov.w	r8, #0
 800629e:	f104 091a 	add.w	r9, r4, #26
 80062a2:	e7f2      	b.n	800628a <_printf_float+0x412>
 80062a4:	2301      	movs	r3, #1
 80062a6:	4642      	mov	r2, r8
 80062a8:	e7df      	b.n	800626a <_printf_float+0x3f2>
 80062aa:	2301      	movs	r3, #1
 80062ac:	464a      	mov	r2, r9
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	47b8      	blx	r7
 80062b4:	3001      	adds	r0, #1
 80062b6:	f43f ae3a 	beq.w	8005f2e <_printf_float+0xb6>
 80062ba:	f108 0801 	add.w	r8, r8, #1
 80062be:	68e3      	ldr	r3, [r4, #12]
 80062c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80062c2:	1a5b      	subs	r3, r3, r1
 80062c4:	4543      	cmp	r3, r8
 80062c6:	dcf0      	bgt.n	80062aa <_printf_float+0x432>
 80062c8:	e6fb      	b.n	80060c2 <_printf_float+0x24a>
 80062ca:	f04f 0800 	mov.w	r8, #0
 80062ce:	f104 0919 	add.w	r9, r4, #25
 80062d2:	e7f4      	b.n	80062be <_printf_float+0x446>

080062d4 <_printf_common>:
 80062d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062d8:	4616      	mov	r6, r2
 80062da:	4699      	mov	r9, r3
 80062dc:	688a      	ldr	r2, [r1, #8]
 80062de:	690b      	ldr	r3, [r1, #16]
 80062e0:	4607      	mov	r7, r0
 80062e2:	4293      	cmp	r3, r2
 80062e4:	bfb8      	it	lt
 80062e6:	4613      	movlt	r3, r2
 80062e8:	6033      	str	r3, [r6, #0]
 80062ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062ee:	460c      	mov	r4, r1
 80062f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062f4:	b10a      	cbz	r2, 80062fa <_printf_common+0x26>
 80062f6:	3301      	adds	r3, #1
 80062f8:	6033      	str	r3, [r6, #0]
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	0699      	lsls	r1, r3, #26
 80062fe:	bf42      	ittt	mi
 8006300:	6833      	ldrmi	r3, [r6, #0]
 8006302:	3302      	addmi	r3, #2
 8006304:	6033      	strmi	r3, [r6, #0]
 8006306:	6825      	ldr	r5, [r4, #0]
 8006308:	f015 0506 	ands.w	r5, r5, #6
 800630c:	d106      	bne.n	800631c <_printf_common+0x48>
 800630e:	f104 0a19 	add.w	sl, r4, #25
 8006312:	68e3      	ldr	r3, [r4, #12]
 8006314:	6832      	ldr	r2, [r6, #0]
 8006316:	1a9b      	subs	r3, r3, r2
 8006318:	42ab      	cmp	r3, r5
 800631a:	dc2b      	bgt.n	8006374 <_printf_common+0xa0>
 800631c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006320:	1e13      	subs	r3, r2, #0
 8006322:	6822      	ldr	r2, [r4, #0]
 8006324:	bf18      	it	ne
 8006326:	2301      	movne	r3, #1
 8006328:	0692      	lsls	r2, r2, #26
 800632a:	d430      	bmi.n	800638e <_printf_common+0xba>
 800632c:	4649      	mov	r1, r9
 800632e:	4638      	mov	r0, r7
 8006330:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006334:	47c0      	blx	r8
 8006336:	3001      	adds	r0, #1
 8006338:	d023      	beq.n	8006382 <_printf_common+0xae>
 800633a:	6823      	ldr	r3, [r4, #0]
 800633c:	6922      	ldr	r2, [r4, #16]
 800633e:	f003 0306 	and.w	r3, r3, #6
 8006342:	2b04      	cmp	r3, #4
 8006344:	bf14      	ite	ne
 8006346:	2500      	movne	r5, #0
 8006348:	6833      	ldreq	r3, [r6, #0]
 800634a:	f04f 0600 	mov.w	r6, #0
 800634e:	bf08      	it	eq
 8006350:	68e5      	ldreq	r5, [r4, #12]
 8006352:	f104 041a 	add.w	r4, r4, #26
 8006356:	bf08      	it	eq
 8006358:	1aed      	subeq	r5, r5, r3
 800635a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800635e:	bf08      	it	eq
 8006360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006364:	4293      	cmp	r3, r2
 8006366:	bfc4      	itt	gt
 8006368:	1a9b      	subgt	r3, r3, r2
 800636a:	18ed      	addgt	r5, r5, r3
 800636c:	42b5      	cmp	r5, r6
 800636e:	d11a      	bne.n	80063a6 <_printf_common+0xd2>
 8006370:	2000      	movs	r0, #0
 8006372:	e008      	b.n	8006386 <_printf_common+0xb2>
 8006374:	2301      	movs	r3, #1
 8006376:	4652      	mov	r2, sl
 8006378:	4649      	mov	r1, r9
 800637a:	4638      	mov	r0, r7
 800637c:	47c0      	blx	r8
 800637e:	3001      	adds	r0, #1
 8006380:	d103      	bne.n	800638a <_printf_common+0xb6>
 8006382:	f04f 30ff 	mov.w	r0, #4294967295
 8006386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800638a:	3501      	adds	r5, #1
 800638c:	e7c1      	b.n	8006312 <_printf_common+0x3e>
 800638e:	2030      	movs	r0, #48	; 0x30
 8006390:	18e1      	adds	r1, r4, r3
 8006392:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006396:	1c5a      	adds	r2, r3, #1
 8006398:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800639c:	4422      	add	r2, r4
 800639e:	3302      	adds	r3, #2
 80063a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063a4:	e7c2      	b.n	800632c <_printf_common+0x58>
 80063a6:	2301      	movs	r3, #1
 80063a8:	4622      	mov	r2, r4
 80063aa:	4649      	mov	r1, r9
 80063ac:	4638      	mov	r0, r7
 80063ae:	47c0      	blx	r8
 80063b0:	3001      	adds	r0, #1
 80063b2:	d0e6      	beq.n	8006382 <_printf_common+0xae>
 80063b4:	3601      	adds	r6, #1
 80063b6:	e7d9      	b.n	800636c <_printf_common+0x98>

080063b8 <_printf_i>:
 80063b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063bc:	7e0f      	ldrb	r7, [r1, #24]
 80063be:	4691      	mov	r9, r2
 80063c0:	2f78      	cmp	r7, #120	; 0x78
 80063c2:	4680      	mov	r8, r0
 80063c4:	460c      	mov	r4, r1
 80063c6:	469a      	mov	sl, r3
 80063c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063ce:	d807      	bhi.n	80063e0 <_printf_i+0x28>
 80063d0:	2f62      	cmp	r7, #98	; 0x62
 80063d2:	d80a      	bhi.n	80063ea <_printf_i+0x32>
 80063d4:	2f00      	cmp	r7, #0
 80063d6:	f000 80d5 	beq.w	8006584 <_printf_i+0x1cc>
 80063da:	2f58      	cmp	r7, #88	; 0x58
 80063dc:	f000 80c1 	beq.w	8006562 <_printf_i+0x1aa>
 80063e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063e8:	e03a      	b.n	8006460 <_printf_i+0xa8>
 80063ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063ee:	2b15      	cmp	r3, #21
 80063f0:	d8f6      	bhi.n	80063e0 <_printf_i+0x28>
 80063f2:	a101      	add	r1, pc, #4	; (adr r1, 80063f8 <_printf_i+0x40>)
 80063f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063f8:	08006451 	.word	0x08006451
 80063fc:	08006465 	.word	0x08006465
 8006400:	080063e1 	.word	0x080063e1
 8006404:	080063e1 	.word	0x080063e1
 8006408:	080063e1 	.word	0x080063e1
 800640c:	080063e1 	.word	0x080063e1
 8006410:	08006465 	.word	0x08006465
 8006414:	080063e1 	.word	0x080063e1
 8006418:	080063e1 	.word	0x080063e1
 800641c:	080063e1 	.word	0x080063e1
 8006420:	080063e1 	.word	0x080063e1
 8006424:	0800656b 	.word	0x0800656b
 8006428:	08006491 	.word	0x08006491
 800642c:	08006525 	.word	0x08006525
 8006430:	080063e1 	.word	0x080063e1
 8006434:	080063e1 	.word	0x080063e1
 8006438:	0800658d 	.word	0x0800658d
 800643c:	080063e1 	.word	0x080063e1
 8006440:	08006491 	.word	0x08006491
 8006444:	080063e1 	.word	0x080063e1
 8006448:	080063e1 	.word	0x080063e1
 800644c:	0800652d 	.word	0x0800652d
 8006450:	682b      	ldr	r3, [r5, #0]
 8006452:	1d1a      	adds	r2, r3, #4
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	602a      	str	r2, [r5, #0]
 8006458:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800645c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006460:	2301      	movs	r3, #1
 8006462:	e0a0      	b.n	80065a6 <_printf_i+0x1ee>
 8006464:	6820      	ldr	r0, [r4, #0]
 8006466:	682b      	ldr	r3, [r5, #0]
 8006468:	0607      	lsls	r7, r0, #24
 800646a:	f103 0104 	add.w	r1, r3, #4
 800646e:	6029      	str	r1, [r5, #0]
 8006470:	d501      	bpl.n	8006476 <_printf_i+0xbe>
 8006472:	681e      	ldr	r6, [r3, #0]
 8006474:	e003      	b.n	800647e <_printf_i+0xc6>
 8006476:	0646      	lsls	r6, r0, #25
 8006478:	d5fb      	bpl.n	8006472 <_printf_i+0xba>
 800647a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800647e:	2e00      	cmp	r6, #0
 8006480:	da03      	bge.n	800648a <_printf_i+0xd2>
 8006482:	232d      	movs	r3, #45	; 0x2d
 8006484:	4276      	negs	r6, r6
 8006486:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800648a:	230a      	movs	r3, #10
 800648c:	4859      	ldr	r0, [pc, #356]	; (80065f4 <_printf_i+0x23c>)
 800648e:	e012      	b.n	80064b6 <_printf_i+0xfe>
 8006490:	682b      	ldr	r3, [r5, #0]
 8006492:	6820      	ldr	r0, [r4, #0]
 8006494:	1d19      	adds	r1, r3, #4
 8006496:	6029      	str	r1, [r5, #0]
 8006498:	0605      	lsls	r5, r0, #24
 800649a:	d501      	bpl.n	80064a0 <_printf_i+0xe8>
 800649c:	681e      	ldr	r6, [r3, #0]
 800649e:	e002      	b.n	80064a6 <_printf_i+0xee>
 80064a0:	0641      	lsls	r1, r0, #25
 80064a2:	d5fb      	bpl.n	800649c <_printf_i+0xe4>
 80064a4:	881e      	ldrh	r6, [r3, #0]
 80064a6:	2f6f      	cmp	r7, #111	; 0x6f
 80064a8:	bf0c      	ite	eq
 80064aa:	2308      	moveq	r3, #8
 80064ac:	230a      	movne	r3, #10
 80064ae:	4851      	ldr	r0, [pc, #324]	; (80065f4 <_printf_i+0x23c>)
 80064b0:	2100      	movs	r1, #0
 80064b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064b6:	6865      	ldr	r5, [r4, #4]
 80064b8:	2d00      	cmp	r5, #0
 80064ba:	bfa8      	it	ge
 80064bc:	6821      	ldrge	r1, [r4, #0]
 80064be:	60a5      	str	r5, [r4, #8]
 80064c0:	bfa4      	itt	ge
 80064c2:	f021 0104 	bicge.w	r1, r1, #4
 80064c6:	6021      	strge	r1, [r4, #0]
 80064c8:	b90e      	cbnz	r6, 80064ce <_printf_i+0x116>
 80064ca:	2d00      	cmp	r5, #0
 80064cc:	d04b      	beq.n	8006566 <_printf_i+0x1ae>
 80064ce:	4615      	mov	r5, r2
 80064d0:	fbb6 f1f3 	udiv	r1, r6, r3
 80064d4:	fb03 6711 	mls	r7, r3, r1, r6
 80064d8:	5dc7      	ldrb	r7, [r0, r7]
 80064da:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80064de:	4637      	mov	r7, r6
 80064e0:	42bb      	cmp	r3, r7
 80064e2:	460e      	mov	r6, r1
 80064e4:	d9f4      	bls.n	80064d0 <_printf_i+0x118>
 80064e6:	2b08      	cmp	r3, #8
 80064e8:	d10b      	bne.n	8006502 <_printf_i+0x14a>
 80064ea:	6823      	ldr	r3, [r4, #0]
 80064ec:	07de      	lsls	r6, r3, #31
 80064ee:	d508      	bpl.n	8006502 <_printf_i+0x14a>
 80064f0:	6923      	ldr	r3, [r4, #16]
 80064f2:	6861      	ldr	r1, [r4, #4]
 80064f4:	4299      	cmp	r1, r3
 80064f6:	bfde      	ittt	le
 80064f8:	2330      	movle	r3, #48	; 0x30
 80064fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064fe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006502:	1b52      	subs	r2, r2, r5
 8006504:	6122      	str	r2, [r4, #16]
 8006506:	464b      	mov	r3, r9
 8006508:	4621      	mov	r1, r4
 800650a:	4640      	mov	r0, r8
 800650c:	f8cd a000 	str.w	sl, [sp]
 8006510:	aa03      	add	r2, sp, #12
 8006512:	f7ff fedf 	bl	80062d4 <_printf_common>
 8006516:	3001      	adds	r0, #1
 8006518:	d14a      	bne.n	80065b0 <_printf_i+0x1f8>
 800651a:	f04f 30ff 	mov.w	r0, #4294967295
 800651e:	b004      	add	sp, #16
 8006520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	f043 0320 	orr.w	r3, r3, #32
 800652a:	6023      	str	r3, [r4, #0]
 800652c:	2778      	movs	r7, #120	; 0x78
 800652e:	4832      	ldr	r0, [pc, #200]	; (80065f8 <_printf_i+0x240>)
 8006530:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	6829      	ldr	r1, [r5, #0]
 8006538:	061f      	lsls	r7, r3, #24
 800653a:	f851 6b04 	ldr.w	r6, [r1], #4
 800653e:	d402      	bmi.n	8006546 <_printf_i+0x18e>
 8006540:	065f      	lsls	r7, r3, #25
 8006542:	bf48      	it	mi
 8006544:	b2b6      	uxthmi	r6, r6
 8006546:	07df      	lsls	r7, r3, #31
 8006548:	bf48      	it	mi
 800654a:	f043 0320 	orrmi.w	r3, r3, #32
 800654e:	6029      	str	r1, [r5, #0]
 8006550:	bf48      	it	mi
 8006552:	6023      	strmi	r3, [r4, #0]
 8006554:	b91e      	cbnz	r6, 800655e <_printf_i+0x1a6>
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	f023 0320 	bic.w	r3, r3, #32
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	2310      	movs	r3, #16
 8006560:	e7a6      	b.n	80064b0 <_printf_i+0xf8>
 8006562:	4824      	ldr	r0, [pc, #144]	; (80065f4 <_printf_i+0x23c>)
 8006564:	e7e4      	b.n	8006530 <_printf_i+0x178>
 8006566:	4615      	mov	r5, r2
 8006568:	e7bd      	b.n	80064e6 <_printf_i+0x12e>
 800656a:	682b      	ldr	r3, [r5, #0]
 800656c:	6826      	ldr	r6, [r4, #0]
 800656e:	1d18      	adds	r0, r3, #4
 8006570:	6961      	ldr	r1, [r4, #20]
 8006572:	6028      	str	r0, [r5, #0]
 8006574:	0635      	lsls	r5, r6, #24
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	d501      	bpl.n	800657e <_printf_i+0x1c6>
 800657a:	6019      	str	r1, [r3, #0]
 800657c:	e002      	b.n	8006584 <_printf_i+0x1cc>
 800657e:	0670      	lsls	r0, r6, #25
 8006580:	d5fb      	bpl.n	800657a <_printf_i+0x1c2>
 8006582:	8019      	strh	r1, [r3, #0]
 8006584:	2300      	movs	r3, #0
 8006586:	4615      	mov	r5, r2
 8006588:	6123      	str	r3, [r4, #16]
 800658a:	e7bc      	b.n	8006506 <_printf_i+0x14e>
 800658c:	682b      	ldr	r3, [r5, #0]
 800658e:	2100      	movs	r1, #0
 8006590:	1d1a      	adds	r2, r3, #4
 8006592:	602a      	str	r2, [r5, #0]
 8006594:	681d      	ldr	r5, [r3, #0]
 8006596:	6862      	ldr	r2, [r4, #4]
 8006598:	4628      	mov	r0, r5
 800659a:	f000 faa3 	bl	8006ae4 <memchr>
 800659e:	b108      	cbz	r0, 80065a4 <_printf_i+0x1ec>
 80065a0:	1b40      	subs	r0, r0, r5
 80065a2:	6060      	str	r0, [r4, #4]
 80065a4:	6863      	ldr	r3, [r4, #4]
 80065a6:	6123      	str	r3, [r4, #16]
 80065a8:	2300      	movs	r3, #0
 80065aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065ae:	e7aa      	b.n	8006506 <_printf_i+0x14e>
 80065b0:	462a      	mov	r2, r5
 80065b2:	4649      	mov	r1, r9
 80065b4:	4640      	mov	r0, r8
 80065b6:	6923      	ldr	r3, [r4, #16]
 80065b8:	47d0      	blx	sl
 80065ba:	3001      	adds	r0, #1
 80065bc:	d0ad      	beq.n	800651a <_printf_i+0x162>
 80065be:	6823      	ldr	r3, [r4, #0]
 80065c0:	079b      	lsls	r3, r3, #30
 80065c2:	d413      	bmi.n	80065ec <_printf_i+0x234>
 80065c4:	68e0      	ldr	r0, [r4, #12]
 80065c6:	9b03      	ldr	r3, [sp, #12]
 80065c8:	4298      	cmp	r0, r3
 80065ca:	bfb8      	it	lt
 80065cc:	4618      	movlt	r0, r3
 80065ce:	e7a6      	b.n	800651e <_printf_i+0x166>
 80065d0:	2301      	movs	r3, #1
 80065d2:	4632      	mov	r2, r6
 80065d4:	4649      	mov	r1, r9
 80065d6:	4640      	mov	r0, r8
 80065d8:	47d0      	blx	sl
 80065da:	3001      	adds	r0, #1
 80065dc:	d09d      	beq.n	800651a <_printf_i+0x162>
 80065de:	3501      	adds	r5, #1
 80065e0:	68e3      	ldr	r3, [r4, #12]
 80065e2:	9903      	ldr	r1, [sp, #12]
 80065e4:	1a5b      	subs	r3, r3, r1
 80065e6:	42ab      	cmp	r3, r5
 80065e8:	dcf2      	bgt.n	80065d0 <_printf_i+0x218>
 80065ea:	e7eb      	b.n	80065c4 <_printf_i+0x20c>
 80065ec:	2500      	movs	r5, #0
 80065ee:	f104 0619 	add.w	r6, r4, #25
 80065f2:	e7f5      	b.n	80065e0 <_printf_i+0x228>
 80065f4:	08008cb4 	.word	0x08008cb4
 80065f8:	08008cc5 	.word	0x08008cc5

080065fc <std>:
 80065fc:	2300      	movs	r3, #0
 80065fe:	b510      	push	{r4, lr}
 8006600:	4604      	mov	r4, r0
 8006602:	e9c0 3300 	strd	r3, r3, [r0]
 8006606:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800660a:	6083      	str	r3, [r0, #8]
 800660c:	8181      	strh	r1, [r0, #12]
 800660e:	6643      	str	r3, [r0, #100]	; 0x64
 8006610:	81c2      	strh	r2, [r0, #14]
 8006612:	6183      	str	r3, [r0, #24]
 8006614:	4619      	mov	r1, r3
 8006616:	2208      	movs	r2, #8
 8006618:	305c      	adds	r0, #92	; 0x5c
 800661a:	f000 f9e5 	bl	80069e8 <memset>
 800661e:	4b05      	ldr	r3, [pc, #20]	; (8006634 <std+0x38>)
 8006620:	6224      	str	r4, [r4, #32]
 8006622:	6263      	str	r3, [r4, #36]	; 0x24
 8006624:	4b04      	ldr	r3, [pc, #16]	; (8006638 <std+0x3c>)
 8006626:	62a3      	str	r3, [r4, #40]	; 0x28
 8006628:	4b04      	ldr	r3, [pc, #16]	; (800663c <std+0x40>)
 800662a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800662c:	4b04      	ldr	r3, [pc, #16]	; (8006640 <std+0x44>)
 800662e:	6323      	str	r3, [r4, #48]	; 0x30
 8006630:	bd10      	pop	{r4, pc}
 8006632:	bf00      	nop
 8006634:	08006839 	.word	0x08006839
 8006638:	0800685b 	.word	0x0800685b
 800663c:	08006893 	.word	0x08006893
 8006640:	080068b7 	.word	0x080068b7

08006644 <stdio_exit_handler>:
 8006644:	4a02      	ldr	r2, [pc, #8]	; (8006650 <stdio_exit_handler+0xc>)
 8006646:	4903      	ldr	r1, [pc, #12]	; (8006654 <stdio_exit_handler+0x10>)
 8006648:	4803      	ldr	r0, [pc, #12]	; (8006658 <stdio_exit_handler+0x14>)
 800664a:	f000 b869 	b.w	8006720 <_fwalk_sglue>
 800664e:	bf00      	nop
 8006650:	2000000c 	.word	0x2000000c
 8006654:	08008469 	.word	0x08008469
 8006658:	20000018 	.word	0x20000018

0800665c <cleanup_stdio>:
 800665c:	6841      	ldr	r1, [r0, #4]
 800665e:	4b0c      	ldr	r3, [pc, #48]	; (8006690 <cleanup_stdio+0x34>)
 8006660:	b510      	push	{r4, lr}
 8006662:	4299      	cmp	r1, r3
 8006664:	4604      	mov	r4, r0
 8006666:	d001      	beq.n	800666c <cleanup_stdio+0x10>
 8006668:	f001 fefe 	bl	8008468 <_fflush_r>
 800666c:	68a1      	ldr	r1, [r4, #8]
 800666e:	4b09      	ldr	r3, [pc, #36]	; (8006694 <cleanup_stdio+0x38>)
 8006670:	4299      	cmp	r1, r3
 8006672:	d002      	beq.n	800667a <cleanup_stdio+0x1e>
 8006674:	4620      	mov	r0, r4
 8006676:	f001 fef7 	bl	8008468 <_fflush_r>
 800667a:	68e1      	ldr	r1, [r4, #12]
 800667c:	4b06      	ldr	r3, [pc, #24]	; (8006698 <cleanup_stdio+0x3c>)
 800667e:	4299      	cmp	r1, r3
 8006680:	d004      	beq.n	800668c <cleanup_stdio+0x30>
 8006682:	4620      	mov	r0, r4
 8006684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006688:	f001 beee 	b.w	8008468 <_fflush_r>
 800668c:	bd10      	pop	{r4, pc}
 800668e:	bf00      	nop
 8006690:	20000384 	.word	0x20000384
 8006694:	200003ec 	.word	0x200003ec
 8006698:	20000454 	.word	0x20000454

0800669c <global_stdio_init.part.0>:
 800669c:	b510      	push	{r4, lr}
 800669e:	4b0b      	ldr	r3, [pc, #44]	; (80066cc <global_stdio_init.part.0+0x30>)
 80066a0:	4c0b      	ldr	r4, [pc, #44]	; (80066d0 <global_stdio_init.part.0+0x34>)
 80066a2:	4a0c      	ldr	r2, [pc, #48]	; (80066d4 <global_stdio_init.part.0+0x38>)
 80066a4:	4620      	mov	r0, r4
 80066a6:	601a      	str	r2, [r3, #0]
 80066a8:	2104      	movs	r1, #4
 80066aa:	2200      	movs	r2, #0
 80066ac:	f7ff ffa6 	bl	80065fc <std>
 80066b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80066b4:	2201      	movs	r2, #1
 80066b6:	2109      	movs	r1, #9
 80066b8:	f7ff ffa0 	bl	80065fc <std>
 80066bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80066c0:	2202      	movs	r2, #2
 80066c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066c6:	2112      	movs	r1, #18
 80066c8:	f7ff bf98 	b.w	80065fc <std>
 80066cc:	200004bc 	.word	0x200004bc
 80066d0:	20000384 	.word	0x20000384
 80066d4:	08006645 	.word	0x08006645

080066d8 <__sfp_lock_acquire>:
 80066d8:	4801      	ldr	r0, [pc, #4]	; (80066e0 <__sfp_lock_acquire+0x8>)
 80066da:	f000 ba01 	b.w	8006ae0 <__retarget_lock_acquire_recursive>
 80066de:	bf00      	nop
 80066e0:	200004c5 	.word	0x200004c5

080066e4 <__sfp_lock_release>:
 80066e4:	4801      	ldr	r0, [pc, #4]	; (80066ec <__sfp_lock_release+0x8>)
 80066e6:	f000 b9fc 	b.w	8006ae2 <__retarget_lock_release_recursive>
 80066ea:	bf00      	nop
 80066ec:	200004c5 	.word	0x200004c5

080066f0 <__sinit>:
 80066f0:	b510      	push	{r4, lr}
 80066f2:	4604      	mov	r4, r0
 80066f4:	f7ff fff0 	bl	80066d8 <__sfp_lock_acquire>
 80066f8:	6a23      	ldr	r3, [r4, #32]
 80066fa:	b11b      	cbz	r3, 8006704 <__sinit+0x14>
 80066fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006700:	f7ff bff0 	b.w	80066e4 <__sfp_lock_release>
 8006704:	4b04      	ldr	r3, [pc, #16]	; (8006718 <__sinit+0x28>)
 8006706:	6223      	str	r3, [r4, #32]
 8006708:	4b04      	ldr	r3, [pc, #16]	; (800671c <__sinit+0x2c>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1f5      	bne.n	80066fc <__sinit+0xc>
 8006710:	f7ff ffc4 	bl	800669c <global_stdio_init.part.0>
 8006714:	e7f2      	b.n	80066fc <__sinit+0xc>
 8006716:	bf00      	nop
 8006718:	0800665d 	.word	0x0800665d
 800671c:	200004bc 	.word	0x200004bc

08006720 <_fwalk_sglue>:
 8006720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006724:	4607      	mov	r7, r0
 8006726:	4688      	mov	r8, r1
 8006728:	4614      	mov	r4, r2
 800672a:	2600      	movs	r6, #0
 800672c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006730:	f1b9 0901 	subs.w	r9, r9, #1
 8006734:	d505      	bpl.n	8006742 <_fwalk_sglue+0x22>
 8006736:	6824      	ldr	r4, [r4, #0]
 8006738:	2c00      	cmp	r4, #0
 800673a:	d1f7      	bne.n	800672c <_fwalk_sglue+0xc>
 800673c:	4630      	mov	r0, r6
 800673e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006742:	89ab      	ldrh	r3, [r5, #12]
 8006744:	2b01      	cmp	r3, #1
 8006746:	d907      	bls.n	8006758 <_fwalk_sglue+0x38>
 8006748:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800674c:	3301      	adds	r3, #1
 800674e:	d003      	beq.n	8006758 <_fwalk_sglue+0x38>
 8006750:	4629      	mov	r1, r5
 8006752:	4638      	mov	r0, r7
 8006754:	47c0      	blx	r8
 8006756:	4306      	orrs	r6, r0
 8006758:	3568      	adds	r5, #104	; 0x68
 800675a:	e7e9      	b.n	8006730 <_fwalk_sglue+0x10>

0800675c <iprintf>:
 800675c:	b40f      	push	{r0, r1, r2, r3}
 800675e:	b507      	push	{r0, r1, r2, lr}
 8006760:	4906      	ldr	r1, [pc, #24]	; (800677c <iprintf+0x20>)
 8006762:	ab04      	add	r3, sp, #16
 8006764:	6808      	ldr	r0, [r1, #0]
 8006766:	f853 2b04 	ldr.w	r2, [r3], #4
 800676a:	6881      	ldr	r1, [r0, #8]
 800676c:	9301      	str	r3, [sp, #4]
 800676e:	f001 fcdf 	bl	8008130 <_vfiprintf_r>
 8006772:	b003      	add	sp, #12
 8006774:	f85d eb04 	ldr.w	lr, [sp], #4
 8006778:	b004      	add	sp, #16
 800677a:	4770      	bx	lr
 800677c:	20000064 	.word	0x20000064

08006780 <_puts_r>:
 8006780:	6a03      	ldr	r3, [r0, #32]
 8006782:	b570      	push	{r4, r5, r6, lr}
 8006784:	4605      	mov	r5, r0
 8006786:	460e      	mov	r6, r1
 8006788:	6884      	ldr	r4, [r0, #8]
 800678a:	b90b      	cbnz	r3, 8006790 <_puts_r+0x10>
 800678c:	f7ff ffb0 	bl	80066f0 <__sinit>
 8006790:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006792:	07db      	lsls	r3, r3, #31
 8006794:	d405      	bmi.n	80067a2 <_puts_r+0x22>
 8006796:	89a3      	ldrh	r3, [r4, #12]
 8006798:	0598      	lsls	r0, r3, #22
 800679a:	d402      	bmi.n	80067a2 <_puts_r+0x22>
 800679c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800679e:	f000 f99f 	bl	8006ae0 <__retarget_lock_acquire_recursive>
 80067a2:	89a3      	ldrh	r3, [r4, #12]
 80067a4:	0719      	lsls	r1, r3, #28
 80067a6:	d513      	bpl.n	80067d0 <_puts_r+0x50>
 80067a8:	6923      	ldr	r3, [r4, #16]
 80067aa:	b18b      	cbz	r3, 80067d0 <_puts_r+0x50>
 80067ac:	3e01      	subs	r6, #1
 80067ae:	68a3      	ldr	r3, [r4, #8]
 80067b0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80067b4:	3b01      	subs	r3, #1
 80067b6:	60a3      	str	r3, [r4, #8]
 80067b8:	b9e9      	cbnz	r1, 80067f6 <_puts_r+0x76>
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	da2e      	bge.n	800681c <_puts_r+0x9c>
 80067be:	4622      	mov	r2, r4
 80067c0:	210a      	movs	r1, #10
 80067c2:	4628      	mov	r0, r5
 80067c4:	f000 f87b 	bl	80068be <__swbuf_r>
 80067c8:	3001      	adds	r0, #1
 80067ca:	d007      	beq.n	80067dc <_puts_r+0x5c>
 80067cc:	250a      	movs	r5, #10
 80067ce:	e007      	b.n	80067e0 <_puts_r+0x60>
 80067d0:	4621      	mov	r1, r4
 80067d2:	4628      	mov	r0, r5
 80067d4:	f000 f8b0 	bl	8006938 <__swsetup_r>
 80067d8:	2800      	cmp	r0, #0
 80067da:	d0e7      	beq.n	80067ac <_puts_r+0x2c>
 80067dc:	f04f 35ff 	mov.w	r5, #4294967295
 80067e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067e2:	07da      	lsls	r2, r3, #31
 80067e4:	d405      	bmi.n	80067f2 <_puts_r+0x72>
 80067e6:	89a3      	ldrh	r3, [r4, #12]
 80067e8:	059b      	lsls	r3, r3, #22
 80067ea:	d402      	bmi.n	80067f2 <_puts_r+0x72>
 80067ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067ee:	f000 f978 	bl	8006ae2 <__retarget_lock_release_recursive>
 80067f2:	4628      	mov	r0, r5
 80067f4:	bd70      	pop	{r4, r5, r6, pc}
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	da04      	bge.n	8006804 <_puts_r+0x84>
 80067fa:	69a2      	ldr	r2, [r4, #24]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	dc06      	bgt.n	800680e <_puts_r+0x8e>
 8006800:	290a      	cmp	r1, #10
 8006802:	d004      	beq.n	800680e <_puts_r+0x8e>
 8006804:	6823      	ldr	r3, [r4, #0]
 8006806:	1c5a      	adds	r2, r3, #1
 8006808:	6022      	str	r2, [r4, #0]
 800680a:	7019      	strb	r1, [r3, #0]
 800680c:	e7cf      	b.n	80067ae <_puts_r+0x2e>
 800680e:	4622      	mov	r2, r4
 8006810:	4628      	mov	r0, r5
 8006812:	f000 f854 	bl	80068be <__swbuf_r>
 8006816:	3001      	adds	r0, #1
 8006818:	d1c9      	bne.n	80067ae <_puts_r+0x2e>
 800681a:	e7df      	b.n	80067dc <_puts_r+0x5c>
 800681c:	250a      	movs	r5, #10
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	1c5a      	adds	r2, r3, #1
 8006822:	6022      	str	r2, [r4, #0]
 8006824:	701d      	strb	r5, [r3, #0]
 8006826:	e7db      	b.n	80067e0 <_puts_r+0x60>

08006828 <puts>:
 8006828:	4b02      	ldr	r3, [pc, #8]	; (8006834 <puts+0xc>)
 800682a:	4601      	mov	r1, r0
 800682c:	6818      	ldr	r0, [r3, #0]
 800682e:	f7ff bfa7 	b.w	8006780 <_puts_r>
 8006832:	bf00      	nop
 8006834:	20000064 	.word	0x20000064

08006838 <__sread>:
 8006838:	b510      	push	{r4, lr}
 800683a:	460c      	mov	r4, r1
 800683c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006840:	f000 f900 	bl	8006a44 <_read_r>
 8006844:	2800      	cmp	r0, #0
 8006846:	bfab      	itete	ge
 8006848:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800684a:	89a3      	ldrhlt	r3, [r4, #12]
 800684c:	181b      	addge	r3, r3, r0
 800684e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006852:	bfac      	ite	ge
 8006854:	6563      	strge	r3, [r4, #84]	; 0x54
 8006856:	81a3      	strhlt	r3, [r4, #12]
 8006858:	bd10      	pop	{r4, pc}

0800685a <__swrite>:
 800685a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800685e:	461f      	mov	r7, r3
 8006860:	898b      	ldrh	r3, [r1, #12]
 8006862:	4605      	mov	r5, r0
 8006864:	05db      	lsls	r3, r3, #23
 8006866:	460c      	mov	r4, r1
 8006868:	4616      	mov	r6, r2
 800686a:	d505      	bpl.n	8006878 <__swrite+0x1e>
 800686c:	2302      	movs	r3, #2
 800686e:	2200      	movs	r2, #0
 8006870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006874:	f000 f8d4 	bl	8006a20 <_lseek_r>
 8006878:	89a3      	ldrh	r3, [r4, #12]
 800687a:	4632      	mov	r2, r6
 800687c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006880:	81a3      	strh	r3, [r4, #12]
 8006882:	4628      	mov	r0, r5
 8006884:	463b      	mov	r3, r7
 8006886:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800688a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800688e:	f000 b8eb 	b.w	8006a68 <_write_r>

08006892 <__sseek>:
 8006892:	b510      	push	{r4, lr}
 8006894:	460c      	mov	r4, r1
 8006896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800689a:	f000 f8c1 	bl	8006a20 <_lseek_r>
 800689e:	1c43      	adds	r3, r0, #1
 80068a0:	89a3      	ldrh	r3, [r4, #12]
 80068a2:	bf15      	itete	ne
 80068a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80068a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80068aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80068ae:	81a3      	strheq	r3, [r4, #12]
 80068b0:	bf18      	it	ne
 80068b2:	81a3      	strhne	r3, [r4, #12]
 80068b4:	bd10      	pop	{r4, pc}

080068b6 <__sclose>:
 80068b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ba:	f000 b8a1 	b.w	8006a00 <_close_r>

080068be <__swbuf_r>:
 80068be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068c0:	460e      	mov	r6, r1
 80068c2:	4614      	mov	r4, r2
 80068c4:	4605      	mov	r5, r0
 80068c6:	b118      	cbz	r0, 80068d0 <__swbuf_r+0x12>
 80068c8:	6a03      	ldr	r3, [r0, #32]
 80068ca:	b90b      	cbnz	r3, 80068d0 <__swbuf_r+0x12>
 80068cc:	f7ff ff10 	bl	80066f0 <__sinit>
 80068d0:	69a3      	ldr	r3, [r4, #24]
 80068d2:	60a3      	str	r3, [r4, #8]
 80068d4:	89a3      	ldrh	r3, [r4, #12]
 80068d6:	071a      	lsls	r2, r3, #28
 80068d8:	d525      	bpl.n	8006926 <__swbuf_r+0x68>
 80068da:	6923      	ldr	r3, [r4, #16]
 80068dc:	b31b      	cbz	r3, 8006926 <__swbuf_r+0x68>
 80068de:	6823      	ldr	r3, [r4, #0]
 80068e0:	6922      	ldr	r2, [r4, #16]
 80068e2:	b2f6      	uxtb	r6, r6
 80068e4:	1a98      	subs	r0, r3, r2
 80068e6:	6963      	ldr	r3, [r4, #20]
 80068e8:	4637      	mov	r7, r6
 80068ea:	4283      	cmp	r3, r0
 80068ec:	dc04      	bgt.n	80068f8 <__swbuf_r+0x3a>
 80068ee:	4621      	mov	r1, r4
 80068f0:	4628      	mov	r0, r5
 80068f2:	f001 fdb9 	bl	8008468 <_fflush_r>
 80068f6:	b9e0      	cbnz	r0, 8006932 <__swbuf_r+0x74>
 80068f8:	68a3      	ldr	r3, [r4, #8]
 80068fa:	3b01      	subs	r3, #1
 80068fc:	60a3      	str	r3, [r4, #8]
 80068fe:	6823      	ldr	r3, [r4, #0]
 8006900:	1c5a      	adds	r2, r3, #1
 8006902:	6022      	str	r2, [r4, #0]
 8006904:	701e      	strb	r6, [r3, #0]
 8006906:	6962      	ldr	r2, [r4, #20]
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	429a      	cmp	r2, r3
 800690c:	d004      	beq.n	8006918 <__swbuf_r+0x5a>
 800690e:	89a3      	ldrh	r3, [r4, #12]
 8006910:	07db      	lsls	r3, r3, #31
 8006912:	d506      	bpl.n	8006922 <__swbuf_r+0x64>
 8006914:	2e0a      	cmp	r6, #10
 8006916:	d104      	bne.n	8006922 <__swbuf_r+0x64>
 8006918:	4621      	mov	r1, r4
 800691a:	4628      	mov	r0, r5
 800691c:	f001 fda4 	bl	8008468 <_fflush_r>
 8006920:	b938      	cbnz	r0, 8006932 <__swbuf_r+0x74>
 8006922:	4638      	mov	r0, r7
 8006924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006926:	4621      	mov	r1, r4
 8006928:	4628      	mov	r0, r5
 800692a:	f000 f805 	bl	8006938 <__swsetup_r>
 800692e:	2800      	cmp	r0, #0
 8006930:	d0d5      	beq.n	80068de <__swbuf_r+0x20>
 8006932:	f04f 37ff 	mov.w	r7, #4294967295
 8006936:	e7f4      	b.n	8006922 <__swbuf_r+0x64>

08006938 <__swsetup_r>:
 8006938:	b538      	push	{r3, r4, r5, lr}
 800693a:	4b2a      	ldr	r3, [pc, #168]	; (80069e4 <__swsetup_r+0xac>)
 800693c:	4605      	mov	r5, r0
 800693e:	6818      	ldr	r0, [r3, #0]
 8006940:	460c      	mov	r4, r1
 8006942:	b118      	cbz	r0, 800694c <__swsetup_r+0x14>
 8006944:	6a03      	ldr	r3, [r0, #32]
 8006946:	b90b      	cbnz	r3, 800694c <__swsetup_r+0x14>
 8006948:	f7ff fed2 	bl	80066f0 <__sinit>
 800694c:	89a3      	ldrh	r3, [r4, #12]
 800694e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006952:	0718      	lsls	r0, r3, #28
 8006954:	d422      	bmi.n	800699c <__swsetup_r+0x64>
 8006956:	06d9      	lsls	r1, r3, #27
 8006958:	d407      	bmi.n	800696a <__swsetup_r+0x32>
 800695a:	2309      	movs	r3, #9
 800695c:	602b      	str	r3, [r5, #0]
 800695e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006962:	f04f 30ff 	mov.w	r0, #4294967295
 8006966:	81a3      	strh	r3, [r4, #12]
 8006968:	e034      	b.n	80069d4 <__swsetup_r+0x9c>
 800696a:	0758      	lsls	r0, r3, #29
 800696c:	d512      	bpl.n	8006994 <__swsetup_r+0x5c>
 800696e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006970:	b141      	cbz	r1, 8006984 <__swsetup_r+0x4c>
 8006972:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006976:	4299      	cmp	r1, r3
 8006978:	d002      	beq.n	8006980 <__swsetup_r+0x48>
 800697a:	4628      	mov	r0, r5
 800697c:	f000 ff3c 	bl	80077f8 <_free_r>
 8006980:	2300      	movs	r3, #0
 8006982:	6363      	str	r3, [r4, #52]	; 0x34
 8006984:	89a3      	ldrh	r3, [r4, #12]
 8006986:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800698a:	81a3      	strh	r3, [r4, #12]
 800698c:	2300      	movs	r3, #0
 800698e:	6063      	str	r3, [r4, #4]
 8006990:	6923      	ldr	r3, [r4, #16]
 8006992:	6023      	str	r3, [r4, #0]
 8006994:	89a3      	ldrh	r3, [r4, #12]
 8006996:	f043 0308 	orr.w	r3, r3, #8
 800699a:	81a3      	strh	r3, [r4, #12]
 800699c:	6923      	ldr	r3, [r4, #16]
 800699e:	b94b      	cbnz	r3, 80069b4 <__swsetup_r+0x7c>
 80069a0:	89a3      	ldrh	r3, [r4, #12]
 80069a2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80069a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069aa:	d003      	beq.n	80069b4 <__swsetup_r+0x7c>
 80069ac:	4621      	mov	r1, r4
 80069ae:	4628      	mov	r0, r5
 80069b0:	f001 fda7 	bl	8008502 <__smakebuf_r>
 80069b4:	89a0      	ldrh	r0, [r4, #12]
 80069b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069ba:	f010 0301 	ands.w	r3, r0, #1
 80069be:	d00a      	beq.n	80069d6 <__swsetup_r+0x9e>
 80069c0:	2300      	movs	r3, #0
 80069c2:	60a3      	str	r3, [r4, #8]
 80069c4:	6963      	ldr	r3, [r4, #20]
 80069c6:	425b      	negs	r3, r3
 80069c8:	61a3      	str	r3, [r4, #24]
 80069ca:	6923      	ldr	r3, [r4, #16]
 80069cc:	b943      	cbnz	r3, 80069e0 <__swsetup_r+0xa8>
 80069ce:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80069d2:	d1c4      	bne.n	800695e <__swsetup_r+0x26>
 80069d4:	bd38      	pop	{r3, r4, r5, pc}
 80069d6:	0781      	lsls	r1, r0, #30
 80069d8:	bf58      	it	pl
 80069da:	6963      	ldrpl	r3, [r4, #20]
 80069dc:	60a3      	str	r3, [r4, #8]
 80069de:	e7f4      	b.n	80069ca <__swsetup_r+0x92>
 80069e0:	2000      	movs	r0, #0
 80069e2:	e7f7      	b.n	80069d4 <__swsetup_r+0x9c>
 80069e4:	20000064 	.word	0x20000064

080069e8 <memset>:
 80069e8:	4603      	mov	r3, r0
 80069ea:	4402      	add	r2, r0
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d100      	bne.n	80069f2 <memset+0xa>
 80069f0:	4770      	bx	lr
 80069f2:	f803 1b01 	strb.w	r1, [r3], #1
 80069f6:	e7f9      	b.n	80069ec <memset+0x4>

080069f8 <_localeconv_r>:
 80069f8:	4800      	ldr	r0, [pc, #0]	; (80069fc <_localeconv_r+0x4>)
 80069fa:	4770      	bx	lr
 80069fc:	20000158 	.word	0x20000158

08006a00 <_close_r>:
 8006a00:	b538      	push	{r3, r4, r5, lr}
 8006a02:	2300      	movs	r3, #0
 8006a04:	4d05      	ldr	r5, [pc, #20]	; (8006a1c <_close_r+0x1c>)
 8006a06:	4604      	mov	r4, r0
 8006a08:	4608      	mov	r0, r1
 8006a0a:	602b      	str	r3, [r5, #0]
 8006a0c:	f7fb fdf0 	bl	80025f0 <_close>
 8006a10:	1c43      	adds	r3, r0, #1
 8006a12:	d102      	bne.n	8006a1a <_close_r+0x1a>
 8006a14:	682b      	ldr	r3, [r5, #0]
 8006a16:	b103      	cbz	r3, 8006a1a <_close_r+0x1a>
 8006a18:	6023      	str	r3, [r4, #0]
 8006a1a:	bd38      	pop	{r3, r4, r5, pc}
 8006a1c:	200004c0 	.word	0x200004c0

08006a20 <_lseek_r>:
 8006a20:	b538      	push	{r3, r4, r5, lr}
 8006a22:	4604      	mov	r4, r0
 8006a24:	4608      	mov	r0, r1
 8006a26:	4611      	mov	r1, r2
 8006a28:	2200      	movs	r2, #0
 8006a2a:	4d05      	ldr	r5, [pc, #20]	; (8006a40 <_lseek_r+0x20>)
 8006a2c:	602a      	str	r2, [r5, #0]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	f7fb fe02 	bl	8002638 <_lseek>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	d102      	bne.n	8006a3e <_lseek_r+0x1e>
 8006a38:	682b      	ldr	r3, [r5, #0]
 8006a3a:	b103      	cbz	r3, 8006a3e <_lseek_r+0x1e>
 8006a3c:	6023      	str	r3, [r4, #0]
 8006a3e:	bd38      	pop	{r3, r4, r5, pc}
 8006a40:	200004c0 	.word	0x200004c0

08006a44 <_read_r>:
 8006a44:	b538      	push	{r3, r4, r5, lr}
 8006a46:	4604      	mov	r4, r0
 8006a48:	4608      	mov	r0, r1
 8006a4a:	4611      	mov	r1, r2
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	4d05      	ldr	r5, [pc, #20]	; (8006a64 <_read_r+0x20>)
 8006a50:	602a      	str	r2, [r5, #0]
 8006a52:	461a      	mov	r2, r3
 8006a54:	f7fb fd93 	bl	800257e <_read>
 8006a58:	1c43      	adds	r3, r0, #1
 8006a5a:	d102      	bne.n	8006a62 <_read_r+0x1e>
 8006a5c:	682b      	ldr	r3, [r5, #0]
 8006a5e:	b103      	cbz	r3, 8006a62 <_read_r+0x1e>
 8006a60:	6023      	str	r3, [r4, #0]
 8006a62:	bd38      	pop	{r3, r4, r5, pc}
 8006a64:	200004c0 	.word	0x200004c0

08006a68 <_write_r>:
 8006a68:	b538      	push	{r3, r4, r5, lr}
 8006a6a:	4604      	mov	r4, r0
 8006a6c:	4608      	mov	r0, r1
 8006a6e:	4611      	mov	r1, r2
 8006a70:	2200      	movs	r2, #0
 8006a72:	4d05      	ldr	r5, [pc, #20]	; (8006a88 <_write_r+0x20>)
 8006a74:	602a      	str	r2, [r5, #0]
 8006a76:	461a      	mov	r2, r3
 8006a78:	f7fb fd9e 	bl	80025b8 <_write>
 8006a7c:	1c43      	adds	r3, r0, #1
 8006a7e:	d102      	bne.n	8006a86 <_write_r+0x1e>
 8006a80:	682b      	ldr	r3, [r5, #0]
 8006a82:	b103      	cbz	r3, 8006a86 <_write_r+0x1e>
 8006a84:	6023      	str	r3, [r4, #0]
 8006a86:	bd38      	pop	{r3, r4, r5, pc}
 8006a88:	200004c0 	.word	0x200004c0

08006a8c <__errno>:
 8006a8c:	4b01      	ldr	r3, [pc, #4]	; (8006a94 <__errno+0x8>)
 8006a8e:	6818      	ldr	r0, [r3, #0]
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop
 8006a94:	20000064 	.word	0x20000064

08006a98 <__libc_init_array>:
 8006a98:	b570      	push	{r4, r5, r6, lr}
 8006a9a:	2600      	movs	r6, #0
 8006a9c:	4d0c      	ldr	r5, [pc, #48]	; (8006ad0 <__libc_init_array+0x38>)
 8006a9e:	4c0d      	ldr	r4, [pc, #52]	; (8006ad4 <__libc_init_array+0x3c>)
 8006aa0:	1b64      	subs	r4, r4, r5
 8006aa2:	10a4      	asrs	r4, r4, #2
 8006aa4:	42a6      	cmp	r6, r4
 8006aa6:	d109      	bne.n	8006abc <__libc_init_array+0x24>
 8006aa8:	f002 f8ac 	bl	8008c04 <_init>
 8006aac:	2600      	movs	r6, #0
 8006aae:	4d0a      	ldr	r5, [pc, #40]	; (8006ad8 <__libc_init_array+0x40>)
 8006ab0:	4c0a      	ldr	r4, [pc, #40]	; (8006adc <__libc_init_array+0x44>)
 8006ab2:	1b64      	subs	r4, r4, r5
 8006ab4:	10a4      	asrs	r4, r4, #2
 8006ab6:	42a6      	cmp	r6, r4
 8006ab8:	d105      	bne.n	8006ac6 <__libc_init_array+0x2e>
 8006aba:	bd70      	pop	{r4, r5, r6, pc}
 8006abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ac0:	4798      	blx	r3
 8006ac2:	3601      	adds	r6, #1
 8006ac4:	e7ee      	b.n	8006aa4 <__libc_init_array+0xc>
 8006ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aca:	4798      	blx	r3
 8006acc:	3601      	adds	r6, #1
 8006ace:	e7f2      	b.n	8006ab6 <__libc_init_array+0x1e>
 8006ad0:	08009088 	.word	0x08009088
 8006ad4:	08009088 	.word	0x08009088
 8006ad8:	08009088 	.word	0x08009088
 8006adc:	0800908c 	.word	0x0800908c

08006ae0 <__retarget_lock_acquire_recursive>:
 8006ae0:	4770      	bx	lr

08006ae2 <__retarget_lock_release_recursive>:
 8006ae2:	4770      	bx	lr

08006ae4 <memchr>:
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	b510      	push	{r4, lr}
 8006ae8:	b2c9      	uxtb	r1, r1
 8006aea:	4402      	add	r2, r0
 8006aec:	4293      	cmp	r3, r2
 8006aee:	4618      	mov	r0, r3
 8006af0:	d101      	bne.n	8006af6 <memchr+0x12>
 8006af2:	2000      	movs	r0, #0
 8006af4:	e003      	b.n	8006afe <memchr+0x1a>
 8006af6:	7804      	ldrb	r4, [r0, #0]
 8006af8:	3301      	adds	r3, #1
 8006afa:	428c      	cmp	r4, r1
 8006afc:	d1f6      	bne.n	8006aec <memchr+0x8>
 8006afe:	bd10      	pop	{r4, pc}

08006b00 <memcpy>:
 8006b00:	440a      	add	r2, r1
 8006b02:	4291      	cmp	r1, r2
 8006b04:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b08:	d100      	bne.n	8006b0c <memcpy+0xc>
 8006b0a:	4770      	bx	lr
 8006b0c:	b510      	push	{r4, lr}
 8006b0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b12:	4291      	cmp	r1, r2
 8006b14:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b18:	d1f9      	bne.n	8006b0e <memcpy+0xe>
 8006b1a:	bd10      	pop	{r4, pc}

08006b1c <quorem>:
 8006b1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b20:	6903      	ldr	r3, [r0, #16]
 8006b22:	690c      	ldr	r4, [r1, #16]
 8006b24:	4607      	mov	r7, r0
 8006b26:	42a3      	cmp	r3, r4
 8006b28:	db7f      	blt.n	8006c2a <quorem+0x10e>
 8006b2a:	3c01      	subs	r4, #1
 8006b2c:	f100 0514 	add.w	r5, r0, #20
 8006b30:	f101 0814 	add.w	r8, r1, #20
 8006b34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b38:	9301      	str	r3, [sp, #4]
 8006b3a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b42:	3301      	adds	r3, #1
 8006b44:	429a      	cmp	r2, r3
 8006b46:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b4a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006b4e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b52:	d331      	bcc.n	8006bb8 <quorem+0x9c>
 8006b54:	f04f 0e00 	mov.w	lr, #0
 8006b58:	4640      	mov	r0, r8
 8006b5a:	46ac      	mov	ip, r5
 8006b5c:	46f2      	mov	sl, lr
 8006b5e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006b62:	b293      	uxth	r3, r2
 8006b64:	fb06 e303 	mla	r3, r6, r3, lr
 8006b68:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b6c:	0c1a      	lsrs	r2, r3, #16
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	fb06 220e 	mla	r2, r6, lr, r2
 8006b74:	ebaa 0303 	sub.w	r3, sl, r3
 8006b78:	f8dc a000 	ldr.w	sl, [ip]
 8006b7c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b80:	fa1f fa8a 	uxth.w	sl, sl
 8006b84:	4453      	add	r3, sl
 8006b86:	f8dc a000 	ldr.w	sl, [ip]
 8006b8a:	b292      	uxth	r2, r2
 8006b8c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006b90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b9a:	4581      	cmp	r9, r0
 8006b9c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ba0:	f84c 3b04 	str.w	r3, [ip], #4
 8006ba4:	d2db      	bcs.n	8006b5e <quorem+0x42>
 8006ba6:	f855 300b 	ldr.w	r3, [r5, fp]
 8006baa:	b92b      	cbnz	r3, 8006bb8 <quorem+0x9c>
 8006bac:	9b01      	ldr	r3, [sp, #4]
 8006bae:	3b04      	subs	r3, #4
 8006bb0:	429d      	cmp	r5, r3
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	d32d      	bcc.n	8006c12 <quorem+0xf6>
 8006bb6:	613c      	str	r4, [r7, #16]
 8006bb8:	4638      	mov	r0, r7
 8006bba:	f001 f993 	bl	8007ee4 <__mcmp>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	db23      	blt.n	8006c0a <quorem+0xee>
 8006bc2:	4629      	mov	r1, r5
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	3601      	adds	r6, #1
 8006bc8:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bcc:	f8d1 c000 	ldr.w	ip, [r1]
 8006bd0:	b293      	uxth	r3, r2
 8006bd2:	1ac3      	subs	r3, r0, r3
 8006bd4:	0c12      	lsrs	r2, r2, #16
 8006bd6:	fa1f f08c 	uxth.w	r0, ip
 8006bda:	4403      	add	r3, r0
 8006bdc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006be0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bea:	45c1      	cmp	r9, r8
 8006bec:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bf0:	f841 3b04 	str.w	r3, [r1], #4
 8006bf4:	d2e8      	bcs.n	8006bc8 <quorem+0xac>
 8006bf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bfe:	b922      	cbnz	r2, 8006c0a <quorem+0xee>
 8006c00:	3b04      	subs	r3, #4
 8006c02:	429d      	cmp	r5, r3
 8006c04:	461a      	mov	r2, r3
 8006c06:	d30a      	bcc.n	8006c1e <quorem+0x102>
 8006c08:	613c      	str	r4, [r7, #16]
 8006c0a:	4630      	mov	r0, r6
 8006c0c:	b003      	add	sp, #12
 8006c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c12:	6812      	ldr	r2, [r2, #0]
 8006c14:	3b04      	subs	r3, #4
 8006c16:	2a00      	cmp	r2, #0
 8006c18:	d1cd      	bne.n	8006bb6 <quorem+0x9a>
 8006c1a:	3c01      	subs	r4, #1
 8006c1c:	e7c8      	b.n	8006bb0 <quorem+0x94>
 8006c1e:	6812      	ldr	r2, [r2, #0]
 8006c20:	3b04      	subs	r3, #4
 8006c22:	2a00      	cmp	r2, #0
 8006c24:	d1f0      	bne.n	8006c08 <quorem+0xec>
 8006c26:	3c01      	subs	r4, #1
 8006c28:	e7eb      	b.n	8006c02 <quorem+0xe6>
 8006c2a:	2000      	movs	r0, #0
 8006c2c:	e7ee      	b.n	8006c0c <quorem+0xf0>
	...

08006c30 <_dtoa_r>:
 8006c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c34:	4616      	mov	r6, r2
 8006c36:	461f      	mov	r7, r3
 8006c38:	69c4      	ldr	r4, [r0, #28]
 8006c3a:	b099      	sub	sp, #100	; 0x64
 8006c3c:	4605      	mov	r5, r0
 8006c3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006c42:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006c46:	b974      	cbnz	r4, 8006c66 <_dtoa_r+0x36>
 8006c48:	2010      	movs	r0, #16
 8006c4a:	f000 fe1d 	bl	8007888 <malloc>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	61e8      	str	r0, [r5, #28]
 8006c52:	b920      	cbnz	r0, 8006c5e <_dtoa_r+0x2e>
 8006c54:	21ef      	movs	r1, #239	; 0xef
 8006c56:	4bac      	ldr	r3, [pc, #688]	; (8006f08 <_dtoa_r+0x2d8>)
 8006c58:	48ac      	ldr	r0, [pc, #688]	; (8006f0c <_dtoa_r+0x2dc>)
 8006c5a:	f001 fcc1 	bl	80085e0 <__assert_func>
 8006c5e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c62:	6004      	str	r4, [r0, #0]
 8006c64:	60c4      	str	r4, [r0, #12]
 8006c66:	69eb      	ldr	r3, [r5, #28]
 8006c68:	6819      	ldr	r1, [r3, #0]
 8006c6a:	b151      	cbz	r1, 8006c82 <_dtoa_r+0x52>
 8006c6c:	685a      	ldr	r2, [r3, #4]
 8006c6e:	2301      	movs	r3, #1
 8006c70:	4093      	lsls	r3, r2
 8006c72:	604a      	str	r2, [r1, #4]
 8006c74:	608b      	str	r3, [r1, #8]
 8006c76:	4628      	mov	r0, r5
 8006c78:	f000 fefa 	bl	8007a70 <_Bfree>
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	69eb      	ldr	r3, [r5, #28]
 8006c80:	601a      	str	r2, [r3, #0]
 8006c82:	1e3b      	subs	r3, r7, #0
 8006c84:	bfaf      	iteee	ge
 8006c86:	2300      	movge	r3, #0
 8006c88:	2201      	movlt	r2, #1
 8006c8a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006c8e:	9305      	strlt	r3, [sp, #20]
 8006c90:	bfa8      	it	ge
 8006c92:	f8c8 3000 	strge.w	r3, [r8]
 8006c96:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006c9a:	4b9d      	ldr	r3, [pc, #628]	; (8006f10 <_dtoa_r+0x2e0>)
 8006c9c:	bfb8      	it	lt
 8006c9e:	f8c8 2000 	strlt.w	r2, [r8]
 8006ca2:	ea33 0309 	bics.w	r3, r3, r9
 8006ca6:	d119      	bne.n	8006cdc <_dtoa_r+0xac>
 8006ca8:	f242 730f 	movw	r3, #9999	; 0x270f
 8006cac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006cb4:	4333      	orrs	r3, r6
 8006cb6:	f000 8589 	beq.w	80077cc <_dtoa_r+0xb9c>
 8006cba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006cbc:	b953      	cbnz	r3, 8006cd4 <_dtoa_r+0xa4>
 8006cbe:	4b95      	ldr	r3, [pc, #596]	; (8006f14 <_dtoa_r+0x2e4>)
 8006cc0:	e023      	b.n	8006d0a <_dtoa_r+0xda>
 8006cc2:	4b95      	ldr	r3, [pc, #596]	; (8006f18 <_dtoa_r+0x2e8>)
 8006cc4:	9303      	str	r3, [sp, #12]
 8006cc6:	3308      	adds	r3, #8
 8006cc8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006cca:	6013      	str	r3, [r2, #0]
 8006ccc:	9803      	ldr	r0, [sp, #12]
 8006cce:	b019      	add	sp, #100	; 0x64
 8006cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd4:	4b8f      	ldr	r3, [pc, #572]	; (8006f14 <_dtoa_r+0x2e4>)
 8006cd6:	9303      	str	r3, [sp, #12]
 8006cd8:	3303      	adds	r3, #3
 8006cda:	e7f5      	b.n	8006cc8 <_dtoa_r+0x98>
 8006cdc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006ce0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006ce4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ce8:	2200      	movs	r2, #0
 8006cea:	2300      	movs	r3, #0
 8006cec:	f7f9 fe5c 	bl	80009a8 <__aeabi_dcmpeq>
 8006cf0:	4680      	mov	r8, r0
 8006cf2:	b160      	cbz	r0, 8006d0e <_dtoa_r+0xde>
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006cf8:	6013      	str	r3, [r2, #0]
 8006cfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 8562 	beq.w	80077c6 <_dtoa_r+0xb96>
 8006d02:	4b86      	ldr	r3, [pc, #536]	; (8006f1c <_dtoa_r+0x2ec>)
 8006d04:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006d06:	6013      	str	r3, [r2, #0]
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	9303      	str	r3, [sp, #12]
 8006d0c:	e7de      	b.n	8006ccc <_dtoa_r+0x9c>
 8006d0e:	ab16      	add	r3, sp, #88	; 0x58
 8006d10:	9301      	str	r3, [sp, #4]
 8006d12:	ab17      	add	r3, sp, #92	; 0x5c
 8006d14:	9300      	str	r3, [sp, #0]
 8006d16:	4628      	mov	r0, r5
 8006d18:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006d1c:	f001 f98a 	bl	8008034 <__d2b>
 8006d20:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006d24:	4682      	mov	sl, r0
 8006d26:	2c00      	cmp	r4, #0
 8006d28:	d07e      	beq.n	8006e28 <_dtoa_r+0x1f8>
 8006d2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d30:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006d34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d38:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006d3c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006d40:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006d44:	4619      	mov	r1, r3
 8006d46:	2200      	movs	r2, #0
 8006d48:	4b75      	ldr	r3, [pc, #468]	; (8006f20 <_dtoa_r+0x2f0>)
 8006d4a:	f7f9 fa0d 	bl	8000168 <__aeabi_dsub>
 8006d4e:	a368      	add	r3, pc, #416	; (adr r3, 8006ef0 <_dtoa_r+0x2c0>)
 8006d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d54:	f7f9 fbc0 	bl	80004d8 <__aeabi_dmul>
 8006d58:	a367      	add	r3, pc, #412	; (adr r3, 8006ef8 <_dtoa_r+0x2c8>)
 8006d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5e:	f7f9 fa05 	bl	800016c <__adddf3>
 8006d62:	4606      	mov	r6, r0
 8006d64:	4620      	mov	r0, r4
 8006d66:	460f      	mov	r7, r1
 8006d68:	f7f9 fb4c 	bl	8000404 <__aeabi_i2d>
 8006d6c:	a364      	add	r3, pc, #400	; (adr r3, 8006f00 <_dtoa_r+0x2d0>)
 8006d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d72:	f7f9 fbb1 	bl	80004d8 <__aeabi_dmul>
 8006d76:	4602      	mov	r2, r0
 8006d78:	460b      	mov	r3, r1
 8006d7a:	4630      	mov	r0, r6
 8006d7c:	4639      	mov	r1, r7
 8006d7e:	f7f9 f9f5 	bl	800016c <__adddf3>
 8006d82:	4606      	mov	r6, r0
 8006d84:	460f      	mov	r7, r1
 8006d86:	f7f9 fe57 	bl	8000a38 <__aeabi_d2iz>
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	4683      	mov	fp, r0
 8006d8e:	2300      	movs	r3, #0
 8006d90:	4630      	mov	r0, r6
 8006d92:	4639      	mov	r1, r7
 8006d94:	f7f9 fe12 	bl	80009bc <__aeabi_dcmplt>
 8006d98:	b148      	cbz	r0, 8006dae <_dtoa_r+0x17e>
 8006d9a:	4658      	mov	r0, fp
 8006d9c:	f7f9 fb32 	bl	8000404 <__aeabi_i2d>
 8006da0:	4632      	mov	r2, r6
 8006da2:	463b      	mov	r3, r7
 8006da4:	f7f9 fe00 	bl	80009a8 <__aeabi_dcmpeq>
 8006da8:	b908      	cbnz	r0, 8006dae <_dtoa_r+0x17e>
 8006daa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006dae:	f1bb 0f16 	cmp.w	fp, #22
 8006db2:	d857      	bhi.n	8006e64 <_dtoa_r+0x234>
 8006db4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006db8:	4b5a      	ldr	r3, [pc, #360]	; (8006f24 <_dtoa_r+0x2f4>)
 8006dba:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc2:	f7f9 fdfb 	bl	80009bc <__aeabi_dcmplt>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	d04e      	beq.n	8006e68 <_dtoa_r+0x238>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006dd0:	930f      	str	r3, [sp, #60]	; 0x3c
 8006dd2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006dd4:	1b1b      	subs	r3, r3, r4
 8006dd6:	1e5a      	subs	r2, r3, #1
 8006dd8:	bf46      	itte	mi
 8006dda:	f1c3 0901 	rsbmi	r9, r3, #1
 8006dde:	2300      	movmi	r3, #0
 8006de0:	f04f 0900 	movpl.w	r9, #0
 8006de4:	9209      	str	r2, [sp, #36]	; 0x24
 8006de6:	bf48      	it	mi
 8006de8:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006dea:	f1bb 0f00 	cmp.w	fp, #0
 8006dee:	db3d      	blt.n	8006e6c <_dtoa_r+0x23c>
 8006df0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006df2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006df6:	445b      	add	r3, fp
 8006df8:	9309      	str	r3, [sp, #36]	; 0x24
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	930a      	str	r3, [sp, #40]	; 0x28
 8006dfe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e00:	2b09      	cmp	r3, #9
 8006e02:	d867      	bhi.n	8006ed4 <_dtoa_r+0x2a4>
 8006e04:	2b05      	cmp	r3, #5
 8006e06:	bfc4      	itt	gt
 8006e08:	3b04      	subgt	r3, #4
 8006e0a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006e0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e0e:	bfc8      	it	gt
 8006e10:	2400      	movgt	r4, #0
 8006e12:	f1a3 0302 	sub.w	r3, r3, #2
 8006e16:	bfd8      	it	le
 8006e18:	2401      	movle	r4, #1
 8006e1a:	2b03      	cmp	r3, #3
 8006e1c:	f200 8086 	bhi.w	8006f2c <_dtoa_r+0x2fc>
 8006e20:	e8df f003 	tbb	[pc, r3]
 8006e24:	5637392c 	.word	0x5637392c
 8006e28:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006e2c:	441c      	add	r4, r3
 8006e2e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006e32:	2b20      	cmp	r3, #32
 8006e34:	bfc1      	itttt	gt
 8006e36:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006e3a:	fa09 f903 	lslgt.w	r9, r9, r3
 8006e3e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006e42:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006e46:	bfd6      	itet	le
 8006e48:	f1c3 0320 	rsble	r3, r3, #32
 8006e4c:	ea49 0003 	orrgt.w	r0, r9, r3
 8006e50:	fa06 f003 	lslle.w	r0, r6, r3
 8006e54:	f7f9 fac6 	bl	80003e4 <__aeabi_ui2d>
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006e5e:	3c01      	subs	r4, #1
 8006e60:	9213      	str	r2, [sp, #76]	; 0x4c
 8006e62:	e76f      	b.n	8006d44 <_dtoa_r+0x114>
 8006e64:	2301      	movs	r3, #1
 8006e66:	e7b3      	b.n	8006dd0 <_dtoa_r+0x1a0>
 8006e68:	900f      	str	r0, [sp, #60]	; 0x3c
 8006e6a:	e7b2      	b.n	8006dd2 <_dtoa_r+0x1a2>
 8006e6c:	f1cb 0300 	rsb	r3, fp, #0
 8006e70:	930a      	str	r3, [sp, #40]	; 0x28
 8006e72:	2300      	movs	r3, #0
 8006e74:	eba9 090b 	sub.w	r9, r9, fp
 8006e78:	930e      	str	r3, [sp, #56]	; 0x38
 8006e7a:	e7c0      	b.n	8006dfe <_dtoa_r+0x1ce>
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	dc55      	bgt.n	8006f32 <_dtoa_r+0x302>
 8006e86:	2301      	movs	r3, #1
 8006e88:	461a      	mov	r2, r3
 8006e8a:	9306      	str	r3, [sp, #24]
 8006e8c:	9308      	str	r3, [sp, #32]
 8006e8e:	9223      	str	r2, [sp, #140]	; 0x8c
 8006e90:	e00b      	b.n	8006eaa <_dtoa_r+0x27a>
 8006e92:	2301      	movs	r3, #1
 8006e94:	e7f3      	b.n	8006e7e <_dtoa_r+0x24e>
 8006e96:	2300      	movs	r3, #0
 8006e98:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e9c:	445b      	add	r3, fp
 8006e9e:	9306      	str	r3, [sp, #24]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	9308      	str	r3, [sp, #32]
 8006ea6:	bfb8      	it	lt
 8006ea8:	2301      	movlt	r3, #1
 8006eaa:	2100      	movs	r1, #0
 8006eac:	2204      	movs	r2, #4
 8006eae:	69e8      	ldr	r0, [r5, #28]
 8006eb0:	f102 0614 	add.w	r6, r2, #20
 8006eb4:	429e      	cmp	r6, r3
 8006eb6:	d940      	bls.n	8006f3a <_dtoa_r+0x30a>
 8006eb8:	6041      	str	r1, [r0, #4]
 8006eba:	4628      	mov	r0, r5
 8006ebc:	f000 fd98 	bl	80079f0 <_Balloc>
 8006ec0:	9003      	str	r0, [sp, #12]
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	d13c      	bne.n	8006f40 <_dtoa_r+0x310>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	f240 11af 	movw	r1, #431	; 0x1af
 8006ecc:	4b16      	ldr	r3, [pc, #88]	; (8006f28 <_dtoa_r+0x2f8>)
 8006ece:	e6c3      	b.n	8006c58 <_dtoa_r+0x28>
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	e7e1      	b.n	8006e98 <_dtoa_r+0x268>
 8006ed4:	2401      	movs	r4, #1
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	940b      	str	r4, [sp, #44]	; 0x2c
 8006eda:	9322      	str	r3, [sp, #136]	; 0x88
 8006edc:	f04f 33ff 	mov.w	r3, #4294967295
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	9306      	str	r3, [sp, #24]
 8006ee4:	9308      	str	r3, [sp, #32]
 8006ee6:	2312      	movs	r3, #18
 8006ee8:	e7d1      	b.n	8006e8e <_dtoa_r+0x25e>
 8006eea:	bf00      	nop
 8006eec:	f3af 8000 	nop.w
 8006ef0:	636f4361 	.word	0x636f4361
 8006ef4:	3fd287a7 	.word	0x3fd287a7
 8006ef8:	8b60c8b3 	.word	0x8b60c8b3
 8006efc:	3fc68a28 	.word	0x3fc68a28
 8006f00:	509f79fb 	.word	0x509f79fb
 8006f04:	3fd34413 	.word	0x3fd34413
 8006f08:	08008ce3 	.word	0x08008ce3
 8006f0c:	08008cfa 	.word	0x08008cfa
 8006f10:	7ff00000 	.word	0x7ff00000
 8006f14:	08008cdf 	.word	0x08008cdf
 8006f18:	08008cd6 	.word	0x08008cd6
 8006f1c:	08008cb3 	.word	0x08008cb3
 8006f20:	3ff80000 	.word	0x3ff80000
 8006f24:	08008de8 	.word	0x08008de8
 8006f28:	08008d52 	.word	0x08008d52
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f30:	e7d4      	b.n	8006edc <_dtoa_r+0x2ac>
 8006f32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f34:	9306      	str	r3, [sp, #24]
 8006f36:	9308      	str	r3, [sp, #32]
 8006f38:	e7b7      	b.n	8006eaa <_dtoa_r+0x27a>
 8006f3a:	3101      	adds	r1, #1
 8006f3c:	0052      	lsls	r2, r2, #1
 8006f3e:	e7b7      	b.n	8006eb0 <_dtoa_r+0x280>
 8006f40:	69eb      	ldr	r3, [r5, #28]
 8006f42:	9a03      	ldr	r2, [sp, #12]
 8006f44:	601a      	str	r2, [r3, #0]
 8006f46:	9b08      	ldr	r3, [sp, #32]
 8006f48:	2b0e      	cmp	r3, #14
 8006f4a:	f200 80a8 	bhi.w	800709e <_dtoa_r+0x46e>
 8006f4e:	2c00      	cmp	r4, #0
 8006f50:	f000 80a5 	beq.w	800709e <_dtoa_r+0x46e>
 8006f54:	f1bb 0f00 	cmp.w	fp, #0
 8006f58:	dd34      	ble.n	8006fc4 <_dtoa_r+0x394>
 8006f5a:	4b9a      	ldr	r3, [pc, #616]	; (80071c4 <_dtoa_r+0x594>)
 8006f5c:	f00b 020f 	and.w	r2, fp, #15
 8006f60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f64:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006f68:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f6c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006f70:	ea4f 142b 	mov.w	r4, fp, asr #4
 8006f74:	d016      	beq.n	8006fa4 <_dtoa_r+0x374>
 8006f76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f7a:	4b93      	ldr	r3, [pc, #588]	; (80071c8 <_dtoa_r+0x598>)
 8006f7c:	2703      	movs	r7, #3
 8006f7e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f82:	f7f9 fbd3 	bl	800072c <__aeabi_ddiv>
 8006f86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f8a:	f004 040f 	and.w	r4, r4, #15
 8006f8e:	4e8e      	ldr	r6, [pc, #568]	; (80071c8 <_dtoa_r+0x598>)
 8006f90:	b954      	cbnz	r4, 8006fa8 <_dtoa_r+0x378>
 8006f92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006f96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f9a:	f7f9 fbc7 	bl	800072c <__aeabi_ddiv>
 8006f9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fa2:	e029      	b.n	8006ff8 <_dtoa_r+0x3c8>
 8006fa4:	2702      	movs	r7, #2
 8006fa6:	e7f2      	b.n	8006f8e <_dtoa_r+0x35e>
 8006fa8:	07e1      	lsls	r1, r4, #31
 8006faa:	d508      	bpl.n	8006fbe <_dtoa_r+0x38e>
 8006fac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006fb0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006fb4:	f7f9 fa90 	bl	80004d8 <__aeabi_dmul>
 8006fb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006fbc:	3701      	adds	r7, #1
 8006fbe:	1064      	asrs	r4, r4, #1
 8006fc0:	3608      	adds	r6, #8
 8006fc2:	e7e5      	b.n	8006f90 <_dtoa_r+0x360>
 8006fc4:	f000 80a5 	beq.w	8007112 <_dtoa_r+0x4e2>
 8006fc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006fcc:	f1cb 0400 	rsb	r4, fp, #0
 8006fd0:	4b7c      	ldr	r3, [pc, #496]	; (80071c4 <_dtoa_r+0x594>)
 8006fd2:	f004 020f 	and.w	r2, r4, #15
 8006fd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fde:	f7f9 fa7b 	bl	80004d8 <__aeabi_dmul>
 8006fe2:	2702      	movs	r7, #2
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fea:	4e77      	ldr	r6, [pc, #476]	; (80071c8 <_dtoa_r+0x598>)
 8006fec:	1124      	asrs	r4, r4, #4
 8006fee:	2c00      	cmp	r4, #0
 8006ff0:	f040 8084 	bne.w	80070fc <_dtoa_r+0x4cc>
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1d2      	bne.n	8006f9e <_dtoa_r+0x36e>
 8006ff8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006ffc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007000:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 8087 	beq.w	8007116 <_dtoa_r+0x4e6>
 8007008:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800700c:	2200      	movs	r2, #0
 800700e:	4b6f      	ldr	r3, [pc, #444]	; (80071cc <_dtoa_r+0x59c>)
 8007010:	f7f9 fcd4 	bl	80009bc <__aeabi_dcmplt>
 8007014:	2800      	cmp	r0, #0
 8007016:	d07e      	beq.n	8007116 <_dtoa_r+0x4e6>
 8007018:	9b08      	ldr	r3, [sp, #32]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d07b      	beq.n	8007116 <_dtoa_r+0x4e6>
 800701e:	9b06      	ldr	r3, [sp, #24]
 8007020:	2b00      	cmp	r3, #0
 8007022:	dd38      	ble.n	8007096 <_dtoa_r+0x466>
 8007024:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007028:	2200      	movs	r2, #0
 800702a:	4b69      	ldr	r3, [pc, #420]	; (80071d0 <_dtoa_r+0x5a0>)
 800702c:	f7f9 fa54 	bl	80004d8 <__aeabi_dmul>
 8007030:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007034:	9c06      	ldr	r4, [sp, #24]
 8007036:	f10b 38ff 	add.w	r8, fp, #4294967295
 800703a:	3701      	adds	r7, #1
 800703c:	4638      	mov	r0, r7
 800703e:	f7f9 f9e1 	bl	8000404 <__aeabi_i2d>
 8007042:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007046:	f7f9 fa47 	bl	80004d8 <__aeabi_dmul>
 800704a:	2200      	movs	r2, #0
 800704c:	4b61      	ldr	r3, [pc, #388]	; (80071d4 <_dtoa_r+0x5a4>)
 800704e:	f7f9 f88d 	bl	800016c <__adddf3>
 8007052:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007056:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800705a:	9611      	str	r6, [sp, #68]	; 0x44
 800705c:	2c00      	cmp	r4, #0
 800705e:	d15d      	bne.n	800711c <_dtoa_r+0x4ec>
 8007060:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007064:	2200      	movs	r2, #0
 8007066:	4b5c      	ldr	r3, [pc, #368]	; (80071d8 <_dtoa_r+0x5a8>)
 8007068:	f7f9 f87e 	bl	8000168 <__aeabi_dsub>
 800706c:	4602      	mov	r2, r0
 800706e:	460b      	mov	r3, r1
 8007070:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007074:	4633      	mov	r3, r6
 8007076:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007078:	f7f9 fcbe 	bl	80009f8 <__aeabi_dcmpgt>
 800707c:	2800      	cmp	r0, #0
 800707e:	f040 8295 	bne.w	80075ac <_dtoa_r+0x97c>
 8007082:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007086:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007088:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800708c:	f7f9 fc96 	bl	80009bc <__aeabi_dcmplt>
 8007090:	2800      	cmp	r0, #0
 8007092:	f040 8289 	bne.w	80075a8 <_dtoa_r+0x978>
 8007096:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800709a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800709e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f2c0 8151 	blt.w	8007348 <_dtoa_r+0x718>
 80070a6:	f1bb 0f0e 	cmp.w	fp, #14
 80070aa:	f300 814d 	bgt.w	8007348 <_dtoa_r+0x718>
 80070ae:	4b45      	ldr	r3, [pc, #276]	; (80071c4 <_dtoa_r+0x594>)
 80070b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80070b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80070b8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80070bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f280 80da 	bge.w	8007278 <_dtoa_r+0x648>
 80070c4:	9b08      	ldr	r3, [sp, #32]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f300 80d6 	bgt.w	8007278 <_dtoa_r+0x648>
 80070cc:	f040 826b 	bne.w	80075a6 <_dtoa_r+0x976>
 80070d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070d4:	2200      	movs	r2, #0
 80070d6:	4b40      	ldr	r3, [pc, #256]	; (80071d8 <_dtoa_r+0x5a8>)
 80070d8:	f7f9 f9fe 	bl	80004d8 <__aeabi_dmul>
 80070dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070e0:	f7f9 fc80 	bl	80009e4 <__aeabi_dcmpge>
 80070e4:	9c08      	ldr	r4, [sp, #32]
 80070e6:	4626      	mov	r6, r4
 80070e8:	2800      	cmp	r0, #0
 80070ea:	f040 8241 	bne.w	8007570 <_dtoa_r+0x940>
 80070ee:	2331      	movs	r3, #49	; 0x31
 80070f0:	9f03      	ldr	r7, [sp, #12]
 80070f2:	f10b 0b01 	add.w	fp, fp, #1
 80070f6:	f807 3b01 	strb.w	r3, [r7], #1
 80070fa:	e23d      	b.n	8007578 <_dtoa_r+0x948>
 80070fc:	07e2      	lsls	r2, r4, #31
 80070fe:	d505      	bpl.n	800710c <_dtoa_r+0x4dc>
 8007100:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007104:	f7f9 f9e8 	bl	80004d8 <__aeabi_dmul>
 8007108:	2301      	movs	r3, #1
 800710a:	3701      	adds	r7, #1
 800710c:	1064      	asrs	r4, r4, #1
 800710e:	3608      	adds	r6, #8
 8007110:	e76d      	b.n	8006fee <_dtoa_r+0x3be>
 8007112:	2702      	movs	r7, #2
 8007114:	e770      	b.n	8006ff8 <_dtoa_r+0x3c8>
 8007116:	46d8      	mov	r8, fp
 8007118:	9c08      	ldr	r4, [sp, #32]
 800711a:	e78f      	b.n	800703c <_dtoa_r+0x40c>
 800711c:	9903      	ldr	r1, [sp, #12]
 800711e:	4b29      	ldr	r3, [pc, #164]	; (80071c4 <_dtoa_r+0x594>)
 8007120:	4421      	add	r1, r4
 8007122:	9112      	str	r1, [sp, #72]	; 0x48
 8007124:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007126:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800712a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800712e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007132:	2900      	cmp	r1, #0
 8007134:	d054      	beq.n	80071e0 <_dtoa_r+0x5b0>
 8007136:	2000      	movs	r0, #0
 8007138:	4928      	ldr	r1, [pc, #160]	; (80071dc <_dtoa_r+0x5ac>)
 800713a:	f7f9 faf7 	bl	800072c <__aeabi_ddiv>
 800713e:	463b      	mov	r3, r7
 8007140:	4632      	mov	r2, r6
 8007142:	f7f9 f811 	bl	8000168 <__aeabi_dsub>
 8007146:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800714a:	9f03      	ldr	r7, [sp, #12]
 800714c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007150:	f7f9 fc72 	bl	8000a38 <__aeabi_d2iz>
 8007154:	4604      	mov	r4, r0
 8007156:	f7f9 f955 	bl	8000404 <__aeabi_i2d>
 800715a:	4602      	mov	r2, r0
 800715c:	460b      	mov	r3, r1
 800715e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007162:	f7f9 f801 	bl	8000168 <__aeabi_dsub>
 8007166:	4602      	mov	r2, r0
 8007168:	460b      	mov	r3, r1
 800716a:	3430      	adds	r4, #48	; 0x30
 800716c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007170:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007174:	f807 4b01 	strb.w	r4, [r7], #1
 8007178:	f7f9 fc20 	bl	80009bc <__aeabi_dcmplt>
 800717c:	2800      	cmp	r0, #0
 800717e:	d173      	bne.n	8007268 <_dtoa_r+0x638>
 8007180:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007184:	2000      	movs	r0, #0
 8007186:	4911      	ldr	r1, [pc, #68]	; (80071cc <_dtoa_r+0x59c>)
 8007188:	f7f8 ffee 	bl	8000168 <__aeabi_dsub>
 800718c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007190:	f7f9 fc14 	bl	80009bc <__aeabi_dcmplt>
 8007194:	2800      	cmp	r0, #0
 8007196:	f040 80b6 	bne.w	8007306 <_dtoa_r+0x6d6>
 800719a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800719c:	429f      	cmp	r7, r3
 800719e:	f43f af7a 	beq.w	8007096 <_dtoa_r+0x466>
 80071a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071a6:	2200      	movs	r2, #0
 80071a8:	4b09      	ldr	r3, [pc, #36]	; (80071d0 <_dtoa_r+0x5a0>)
 80071aa:	f7f9 f995 	bl	80004d8 <__aeabi_dmul>
 80071ae:	2200      	movs	r2, #0
 80071b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071b8:	4b05      	ldr	r3, [pc, #20]	; (80071d0 <_dtoa_r+0x5a0>)
 80071ba:	f7f9 f98d 	bl	80004d8 <__aeabi_dmul>
 80071be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071c2:	e7c3      	b.n	800714c <_dtoa_r+0x51c>
 80071c4:	08008de8 	.word	0x08008de8
 80071c8:	08008dc0 	.word	0x08008dc0
 80071cc:	3ff00000 	.word	0x3ff00000
 80071d0:	40240000 	.word	0x40240000
 80071d4:	401c0000 	.word	0x401c0000
 80071d8:	40140000 	.word	0x40140000
 80071dc:	3fe00000 	.word	0x3fe00000
 80071e0:	4630      	mov	r0, r6
 80071e2:	4639      	mov	r1, r7
 80071e4:	f7f9 f978 	bl	80004d8 <__aeabi_dmul>
 80071e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071ee:	9c03      	ldr	r4, [sp, #12]
 80071f0:	9314      	str	r3, [sp, #80]	; 0x50
 80071f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071f6:	f7f9 fc1f 	bl	8000a38 <__aeabi_d2iz>
 80071fa:	9015      	str	r0, [sp, #84]	; 0x54
 80071fc:	f7f9 f902 	bl	8000404 <__aeabi_i2d>
 8007200:	4602      	mov	r2, r0
 8007202:	460b      	mov	r3, r1
 8007204:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007208:	f7f8 ffae 	bl	8000168 <__aeabi_dsub>
 800720c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800720e:	4606      	mov	r6, r0
 8007210:	3330      	adds	r3, #48	; 0x30
 8007212:	f804 3b01 	strb.w	r3, [r4], #1
 8007216:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007218:	460f      	mov	r7, r1
 800721a:	429c      	cmp	r4, r3
 800721c:	f04f 0200 	mov.w	r2, #0
 8007220:	d124      	bne.n	800726c <_dtoa_r+0x63c>
 8007222:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007226:	4baf      	ldr	r3, [pc, #700]	; (80074e4 <_dtoa_r+0x8b4>)
 8007228:	f7f8 ffa0 	bl	800016c <__adddf3>
 800722c:	4602      	mov	r2, r0
 800722e:	460b      	mov	r3, r1
 8007230:	4630      	mov	r0, r6
 8007232:	4639      	mov	r1, r7
 8007234:	f7f9 fbe0 	bl	80009f8 <__aeabi_dcmpgt>
 8007238:	2800      	cmp	r0, #0
 800723a:	d163      	bne.n	8007304 <_dtoa_r+0x6d4>
 800723c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007240:	2000      	movs	r0, #0
 8007242:	49a8      	ldr	r1, [pc, #672]	; (80074e4 <_dtoa_r+0x8b4>)
 8007244:	f7f8 ff90 	bl	8000168 <__aeabi_dsub>
 8007248:	4602      	mov	r2, r0
 800724a:	460b      	mov	r3, r1
 800724c:	4630      	mov	r0, r6
 800724e:	4639      	mov	r1, r7
 8007250:	f7f9 fbb4 	bl	80009bc <__aeabi_dcmplt>
 8007254:	2800      	cmp	r0, #0
 8007256:	f43f af1e 	beq.w	8007096 <_dtoa_r+0x466>
 800725a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800725c:	1e7b      	subs	r3, r7, #1
 800725e:	9314      	str	r3, [sp, #80]	; 0x50
 8007260:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007264:	2b30      	cmp	r3, #48	; 0x30
 8007266:	d0f8      	beq.n	800725a <_dtoa_r+0x62a>
 8007268:	46c3      	mov	fp, r8
 800726a:	e03b      	b.n	80072e4 <_dtoa_r+0x6b4>
 800726c:	4b9e      	ldr	r3, [pc, #632]	; (80074e8 <_dtoa_r+0x8b8>)
 800726e:	f7f9 f933 	bl	80004d8 <__aeabi_dmul>
 8007272:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007276:	e7bc      	b.n	80071f2 <_dtoa_r+0x5c2>
 8007278:	9f03      	ldr	r7, [sp, #12]
 800727a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800727e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007282:	4640      	mov	r0, r8
 8007284:	4649      	mov	r1, r9
 8007286:	f7f9 fa51 	bl	800072c <__aeabi_ddiv>
 800728a:	f7f9 fbd5 	bl	8000a38 <__aeabi_d2iz>
 800728e:	4604      	mov	r4, r0
 8007290:	f7f9 f8b8 	bl	8000404 <__aeabi_i2d>
 8007294:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007298:	f7f9 f91e 	bl	80004d8 <__aeabi_dmul>
 800729c:	4602      	mov	r2, r0
 800729e:	460b      	mov	r3, r1
 80072a0:	4640      	mov	r0, r8
 80072a2:	4649      	mov	r1, r9
 80072a4:	f7f8 ff60 	bl	8000168 <__aeabi_dsub>
 80072a8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80072ac:	f807 6b01 	strb.w	r6, [r7], #1
 80072b0:	9e03      	ldr	r6, [sp, #12]
 80072b2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80072b6:	1bbe      	subs	r6, r7, r6
 80072b8:	45b4      	cmp	ip, r6
 80072ba:	4602      	mov	r2, r0
 80072bc:	460b      	mov	r3, r1
 80072be:	d136      	bne.n	800732e <_dtoa_r+0x6fe>
 80072c0:	f7f8 ff54 	bl	800016c <__adddf3>
 80072c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072c8:	4680      	mov	r8, r0
 80072ca:	4689      	mov	r9, r1
 80072cc:	f7f9 fb94 	bl	80009f8 <__aeabi_dcmpgt>
 80072d0:	bb58      	cbnz	r0, 800732a <_dtoa_r+0x6fa>
 80072d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072d6:	4640      	mov	r0, r8
 80072d8:	4649      	mov	r1, r9
 80072da:	f7f9 fb65 	bl	80009a8 <__aeabi_dcmpeq>
 80072de:	b108      	cbz	r0, 80072e4 <_dtoa_r+0x6b4>
 80072e0:	07e3      	lsls	r3, r4, #31
 80072e2:	d422      	bmi.n	800732a <_dtoa_r+0x6fa>
 80072e4:	4651      	mov	r1, sl
 80072e6:	4628      	mov	r0, r5
 80072e8:	f000 fbc2 	bl	8007a70 <_Bfree>
 80072ec:	2300      	movs	r3, #0
 80072ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80072f0:	703b      	strb	r3, [r7, #0]
 80072f2:	f10b 0301 	add.w	r3, fp, #1
 80072f6:	6013      	str	r3, [r2, #0]
 80072f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f43f ace6 	beq.w	8006ccc <_dtoa_r+0x9c>
 8007300:	601f      	str	r7, [r3, #0]
 8007302:	e4e3      	b.n	8006ccc <_dtoa_r+0x9c>
 8007304:	4627      	mov	r7, r4
 8007306:	463b      	mov	r3, r7
 8007308:	461f      	mov	r7, r3
 800730a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800730e:	2a39      	cmp	r2, #57	; 0x39
 8007310:	d107      	bne.n	8007322 <_dtoa_r+0x6f2>
 8007312:	9a03      	ldr	r2, [sp, #12]
 8007314:	429a      	cmp	r2, r3
 8007316:	d1f7      	bne.n	8007308 <_dtoa_r+0x6d8>
 8007318:	2230      	movs	r2, #48	; 0x30
 800731a:	9903      	ldr	r1, [sp, #12]
 800731c:	f108 0801 	add.w	r8, r8, #1
 8007320:	700a      	strb	r2, [r1, #0]
 8007322:	781a      	ldrb	r2, [r3, #0]
 8007324:	3201      	adds	r2, #1
 8007326:	701a      	strb	r2, [r3, #0]
 8007328:	e79e      	b.n	8007268 <_dtoa_r+0x638>
 800732a:	46d8      	mov	r8, fp
 800732c:	e7eb      	b.n	8007306 <_dtoa_r+0x6d6>
 800732e:	2200      	movs	r2, #0
 8007330:	4b6d      	ldr	r3, [pc, #436]	; (80074e8 <_dtoa_r+0x8b8>)
 8007332:	f7f9 f8d1 	bl	80004d8 <__aeabi_dmul>
 8007336:	2200      	movs	r2, #0
 8007338:	2300      	movs	r3, #0
 800733a:	4680      	mov	r8, r0
 800733c:	4689      	mov	r9, r1
 800733e:	f7f9 fb33 	bl	80009a8 <__aeabi_dcmpeq>
 8007342:	2800      	cmp	r0, #0
 8007344:	d09b      	beq.n	800727e <_dtoa_r+0x64e>
 8007346:	e7cd      	b.n	80072e4 <_dtoa_r+0x6b4>
 8007348:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800734a:	2a00      	cmp	r2, #0
 800734c:	f000 80c4 	beq.w	80074d8 <_dtoa_r+0x8a8>
 8007350:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007352:	2a01      	cmp	r2, #1
 8007354:	f300 80a8 	bgt.w	80074a8 <_dtoa_r+0x878>
 8007358:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800735a:	2a00      	cmp	r2, #0
 800735c:	f000 80a0 	beq.w	80074a0 <_dtoa_r+0x870>
 8007360:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007364:	464f      	mov	r7, r9
 8007366:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007368:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800736a:	2101      	movs	r1, #1
 800736c:	441a      	add	r2, r3
 800736e:	4628      	mov	r0, r5
 8007370:	4499      	add	r9, r3
 8007372:	9209      	str	r2, [sp, #36]	; 0x24
 8007374:	f000 fc32 	bl	8007bdc <__i2b>
 8007378:	4606      	mov	r6, r0
 800737a:	b15f      	cbz	r7, 8007394 <_dtoa_r+0x764>
 800737c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800737e:	2b00      	cmp	r3, #0
 8007380:	dd08      	ble.n	8007394 <_dtoa_r+0x764>
 8007382:	42bb      	cmp	r3, r7
 8007384:	bfa8      	it	ge
 8007386:	463b      	movge	r3, r7
 8007388:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800738a:	eba9 0903 	sub.w	r9, r9, r3
 800738e:	1aff      	subs	r7, r7, r3
 8007390:	1ad3      	subs	r3, r2, r3
 8007392:	9309      	str	r3, [sp, #36]	; 0x24
 8007394:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007396:	b1f3      	cbz	r3, 80073d6 <_dtoa_r+0x7a6>
 8007398:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800739a:	2b00      	cmp	r3, #0
 800739c:	f000 80a0 	beq.w	80074e0 <_dtoa_r+0x8b0>
 80073a0:	2c00      	cmp	r4, #0
 80073a2:	dd10      	ble.n	80073c6 <_dtoa_r+0x796>
 80073a4:	4631      	mov	r1, r6
 80073a6:	4622      	mov	r2, r4
 80073a8:	4628      	mov	r0, r5
 80073aa:	f000 fcd5 	bl	8007d58 <__pow5mult>
 80073ae:	4652      	mov	r2, sl
 80073b0:	4601      	mov	r1, r0
 80073b2:	4606      	mov	r6, r0
 80073b4:	4628      	mov	r0, r5
 80073b6:	f000 fc27 	bl	8007c08 <__multiply>
 80073ba:	4680      	mov	r8, r0
 80073bc:	4651      	mov	r1, sl
 80073be:	4628      	mov	r0, r5
 80073c0:	f000 fb56 	bl	8007a70 <_Bfree>
 80073c4:	46c2      	mov	sl, r8
 80073c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073c8:	1b1a      	subs	r2, r3, r4
 80073ca:	d004      	beq.n	80073d6 <_dtoa_r+0x7a6>
 80073cc:	4651      	mov	r1, sl
 80073ce:	4628      	mov	r0, r5
 80073d0:	f000 fcc2 	bl	8007d58 <__pow5mult>
 80073d4:	4682      	mov	sl, r0
 80073d6:	2101      	movs	r1, #1
 80073d8:	4628      	mov	r0, r5
 80073da:	f000 fbff 	bl	8007bdc <__i2b>
 80073de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073e0:	4604      	mov	r4, r0
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f340 8082 	ble.w	80074ec <_dtoa_r+0x8bc>
 80073e8:	461a      	mov	r2, r3
 80073ea:	4601      	mov	r1, r0
 80073ec:	4628      	mov	r0, r5
 80073ee:	f000 fcb3 	bl	8007d58 <__pow5mult>
 80073f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073f4:	4604      	mov	r4, r0
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	dd7b      	ble.n	80074f2 <_dtoa_r+0x8c2>
 80073fa:	f04f 0800 	mov.w	r8, #0
 80073fe:	6923      	ldr	r3, [r4, #16]
 8007400:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007404:	6918      	ldr	r0, [r3, #16]
 8007406:	f000 fb9b 	bl	8007b40 <__hi0bits>
 800740a:	f1c0 0020 	rsb	r0, r0, #32
 800740e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007410:	4418      	add	r0, r3
 8007412:	f010 001f 	ands.w	r0, r0, #31
 8007416:	f000 8092 	beq.w	800753e <_dtoa_r+0x90e>
 800741a:	f1c0 0320 	rsb	r3, r0, #32
 800741e:	2b04      	cmp	r3, #4
 8007420:	f340 8085 	ble.w	800752e <_dtoa_r+0x8fe>
 8007424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007426:	f1c0 001c 	rsb	r0, r0, #28
 800742a:	4403      	add	r3, r0
 800742c:	4481      	add	r9, r0
 800742e:	4407      	add	r7, r0
 8007430:	9309      	str	r3, [sp, #36]	; 0x24
 8007432:	f1b9 0f00 	cmp.w	r9, #0
 8007436:	dd05      	ble.n	8007444 <_dtoa_r+0x814>
 8007438:	4651      	mov	r1, sl
 800743a:	464a      	mov	r2, r9
 800743c:	4628      	mov	r0, r5
 800743e:	f000 fce5 	bl	8007e0c <__lshift>
 8007442:	4682      	mov	sl, r0
 8007444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007446:	2b00      	cmp	r3, #0
 8007448:	dd05      	ble.n	8007456 <_dtoa_r+0x826>
 800744a:	4621      	mov	r1, r4
 800744c:	461a      	mov	r2, r3
 800744e:	4628      	mov	r0, r5
 8007450:	f000 fcdc 	bl	8007e0c <__lshift>
 8007454:	4604      	mov	r4, r0
 8007456:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007458:	2b00      	cmp	r3, #0
 800745a:	d072      	beq.n	8007542 <_dtoa_r+0x912>
 800745c:	4621      	mov	r1, r4
 800745e:	4650      	mov	r0, sl
 8007460:	f000 fd40 	bl	8007ee4 <__mcmp>
 8007464:	2800      	cmp	r0, #0
 8007466:	da6c      	bge.n	8007542 <_dtoa_r+0x912>
 8007468:	2300      	movs	r3, #0
 800746a:	4651      	mov	r1, sl
 800746c:	220a      	movs	r2, #10
 800746e:	4628      	mov	r0, r5
 8007470:	f000 fb20 	bl	8007ab4 <__multadd>
 8007474:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007476:	4682      	mov	sl, r0
 8007478:	f10b 3bff 	add.w	fp, fp, #4294967295
 800747c:	2b00      	cmp	r3, #0
 800747e:	f000 81ac 	beq.w	80077da <_dtoa_r+0xbaa>
 8007482:	2300      	movs	r3, #0
 8007484:	4631      	mov	r1, r6
 8007486:	220a      	movs	r2, #10
 8007488:	4628      	mov	r0, r5
 800748a:	f000 fb13 	bl	8007ab4 <__multadd>
 800748e:	9b06      	ldr	r3, [sp, #24]
 8007490:	4606      	mov	r6, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	f300 8093 	bgt.w	80075be <_dtoa_r+0x98e>
 8007498:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800749a:	2b02      	cmp	r3, #2
 800749c:	dc59      	bgt.n	8007552 <_dtoa_r+0x922>
 800749e:	e08e      	b.n	80075be <_dtoa_r+0x98e>
 80074a0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80074a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80074a6:	e75d      	b.n	8007364 <_dtoa_r+0x734>
 80074a8:	9b08      	ldr	r3, [sp, #32]
 80074aa:	1e5c      	subs	r4, r3, #1
 80074ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074ae:	42a3      	cmp	r3, r4
 80074b0:	bfbf      	itttt	lt
 80074b2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80074b4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80074b6:	1ae3      	sublt	r3, r4, r3
 80074b8:	18d2      	addlt	r2, r2, r3
 80074ba:	bfa8      	it	ge
 80074bc:	1b1c      	subge	r4, r3, r4
 80074be:	9b08      	ldr	r3, [sp, #32]
 80074c0:	bfbe      	ittt	lt
 80074c2:	940a      	strlt	r4, [sp, #40]	; 0x28
 80074c4:	920e      	strlt	r2, [sp, #56]	; 0x38
 80074c6:	2400      	movlt	r4, #0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	bfb5      	itete	lt
 80074cc:	eba9 0703 	sublt.w	r7, r9, r3
 80074d0:	464f      	movge	r7, r9
 80074d2:	2300      	movlt	r3, #0
 80074d4:	9b08      	ldrge	r3, [sp, #32]
 80074d6:	e747      	b.n	8007368 <_dtoa_r+0x738>
 80074d8:	464f      	mov	r7, r9
 80074da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80074dc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80074de:	e74c      	b.n	800737a <_dtoa_r+0x74a>
 80074e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074e2:	e773      	b.n	80073cc <_dtoa_r+0x79c>
 80074e4:	3fe00000 	.word	0x3fe00000
 80074e8:	40240000 	.word	0x40240000
 80074ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	dc18      	bgt.n	8007524 <_dtoa_r+0x8f4>
 80074f2:	9b04      	ldr	r3, [sp, #16]
 80074f4:	b9b3      	cbnz	r3, 8007524 <_dtoa_r+0x8f4>
 80074f6:	9b05      	ldr	r3, [sp, #20]
 80074f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074fc:	b993      	cbnz	r3, 8007524 <_dtoa_r+0x8f4>
 80074fe:	9b05      	ldr	r3, [sp, #20]
 8007500:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007504:	0d1b      	lsrs	r3, r3, #20
 8007506:	051b      	lsls	r3, r3, #20
 8007508:	b17b      	cbz	r3, 800752a <_dtoa_r+0x8fa>
 800750a:	f04f 0801 	mov.w	r8, #1
 800750e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007510:	f109 0901 	add.w	r9, r9, #1
 8007514:	3301      	adds	r3, #1
 8007516:	9309      	str	r3, [sp, #36]	; 0x24
 8007518:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800751a:	2b00      	cmp	r3, #0
 800751c:	f47f af6f 	bne.w	80073fe <_dtoa_r+0x7ce>
 8007520:	2001      	movs	r0, #1
 8007522:	e774      	b.n	800740e <_dtoa_r+0x7de>
 8007524:	f04f 0800 	mov.w	r8, #0
 8007528:	e7f6      	b.n	8007518 <_dtoa_r+0x8e8>
 800752a:	4698      	mov	r8, r3
 800752c:	e7f4      	b.n	8007518 <_dtoa_r+0x8e8>
 800752e:	d080      	beq.n	8007432 <_dtoa_r+0x802>
 8007530:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007532:	331c      	adds	r3, #28
 8007534:	441a      	add	r2, r3
 8007536:	4499      	add	r9, r3
 8007538:	441f      	add	r7, r3
 800753a:	9209      	str	r2, [sp, #36]	; 0x24
 800753c:	e779      	b.n	8007432 <_dtoa_r+0x802>
 800753e:	4603      	mov	r3, r0
 8007540:	e7f6      	b.n	8007530 <_dtoa_r+0x900>
 8007542:	9b08      	ldr	r3, [sp, #32]
 8007544:	2b00      	cmp	r3, #0
 8007546:	dc34      	bgt.n	80075b2 <_dtoa_r+0x982>
 8007548:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800754a:	2b02      	cmp	r3, #2
 800754c:	dd31      	ble.n	80075b2 <_dtoa_r+0x982>
 800754e:	9b08      	ldr	r3, [sp, #32]
 8007550:	9306      	str	r3, [sp, #24]
 8007552:	9b06      	ldr	r3, [sp, #24]
 8007554:	b963      	cbnz	r3, 8007570 <_dtoa_r+0x940>
 8007556:	4621      	mov	r1, r4
 8007558:	2205      	movs	r2, #5
 800755a:	4628      	mov	r0, r5
 800755c:	f000 faaa 	bl	8007ab4 <__multadd>
 8007560:	4601      	mov	r1, r0
 8007562:	4604      	mov	r4, r0
 8007564:	4650      	mov	r0, sl
 8007566:	f000 fcbd 	bl	8007ee4 <__mcmp>
 800756a:	2800      	cmp	r0, #0
 800756c:	f73f adbf 	bgt.w	80070ee <_dtoa_r+0x4be>
 8007570:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007572:	9f03      	ldr	r7, [sp, #12]
 8007574:	ea6f 0b03 	mvn.w	fp, r3
 8007578:	f04f 0800 	mov.w	r8, #0
 800757c:	4621      	mov	r1, r4
 800757e:	4628      	mov	r0, r5
 8007580:	f000 fa76 	bl	8007a70 <_Bfree>
 8007584:	2e00      	cmp	r6, #0
 8007586:	f43f aead 	beq.w	80072e4 <_dtoa_r+0x6b4>
 800758a:	f1b8 0f00 	cmp.w	r8, #0
 800758e:	d005      	beq.n	800759c <_dtoa_r+0x96c>
 8007590:	45b0      	cmp	r8, r6
 8007592:	d003      	beq.n	800759c <_dtoa_r+0x96c>
 8007594:	4641      	mov	r1, r8
 8007596:	4628      	mov	r0, r5
 8007598:	f000 fa6a 	bl	8007a70 <_Bfree>
 800759c:	4631      	mov	r1, r6
 800759e:	4628      	mov	r0, r5
 80075a0:	f000 fa66 	bl	8007a70 <_Bfree>
 80075a4:	e69e      	b.n	80072e4 <_dtoa_r+0x6b4>
 80075a6:	2400      	movs	r4, #0
 80075a8:	4626      	mov	r6, r4
 80075aa:	e7e1      	b.n	8007570 <_dtoa_r+0x940>
 80075ac:	46c3      	mov	fp, r8
 80075ae:	4626      	mov	r6, r4
 80075b0:	e59d      	b.n	80070ee <_dtoa_r+0x4be>
 80075b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f000 80c8 	beq.w	800774a <_dtoa_r+0xb1a>
 80075ba:	9b08      	ldr	r3, [sp, #32]
 80075bc:	9306      	str	r3, [sp, #24]
 80075be:	2f00      	cmp	r7, #0
 80075c0:	dd05      	ble.n	80075ce <_dtoa_r+0x99e>
 80075c2:	4631      	mov	r1, r6
 80075c4:	463a      	mov	r2, r7
 80075c6:	4628      	mov	r0, r5
 80075c8:	f000 fc20 	bl	8007e0c <__lshift>
 80075cc:	4606      	mov	r6, r0
 80075ce:	f1b8 0f00 	cmp.w	r8, #0
 80075d2:	d05b      	beq.n	800768c <_dtoa_r+0xa5c>
 80075d4:	4628      	mov	r0, r5
 80075d6:	6871      	ldr	r1, [r6, #4]
 80075d8:	f000 fa0a 	bl	80079f0 <_Balloc>
 80075dc:	4607      	mov	r7, r0
 80075de:	b928      	cbnz	r0, 80075ec <_dtoa_r+0x9bc>
 80075e0:	4602      	mov	r2, r0
 80075e2:	f240 21ef 	movw	r1, #751	; 0x2ef
 80075e6:	4b81      	ldr	r3, [pc, #516]	; (80077ec <_dtoa_r+0xbbc>)
 80075e8:	f7ff bb36 	b.w	8006c58 <_dtoa_r+0x28>
 80075ec:	6932      	ldr	r2, [r6, #16]
 80075ee:	f106 010c 	add.w	r1, r6, #12
 80075f2:	3202      	adds	r2, #2
 80075f4:	0092      	lsls	r2, r2, #2
 80075f6:	300c      	adds	r0, #12
 80075f8:	f7ff fa82 	bl	8006b00 <memcpy>
 80075fc:	2201      	movs	r2, #1
 80075fe:	4639      	mov	r1, r7
 8007600:	4628      	mov	r0, r5
 8007602:	f000 fc03 	bl	8007e0c <__lshift>
 8007606:	46b0      	mov	r8, r6
 8007608:	4606      	mov	r6, r0
 800760a:	9b03      	ldr	r3, [sp, #12]
 800760c:	9a03      	ldr	r2, [sp, #12]
 800760e:	3301      	adds	r3, #1
 8007610:	9308      	str	r3, [sp, #32]
 8007612:	9b06      	ldr	r3, [sp, #24]
 8007614:	4413      	add	r3, r2
 8007616:	930b      	str	r3, [sp, #44]	; 0x2c
 8007618:	9b04      	ldr	r3, [sp, #16]
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	930a      	str	r3, [sp, #40]	; 0x28
 8007620:	9b08      	ldr	r3, [sp, #32]
 8007622:	4621      	mov	r1, r4
 8007624:	3b01      	subs	r3, #1
 8007626:	4650      	mov	r0, sl
 8007628:	9304      	str	r3, [sp, #16]
 800762a:	f7ff fa77 	bl	8006b1c <quorem>
 800762e:	4641      	mov	r1, r8
 8007630:	9006      	str	r0, [sp, #24]
 8007632:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007636:	4650      	mov	r0, sl
 8007638:	f000 fc54 	bl	8007ee4 <__mcmp>
 800763c:	4632      	mov	r2, r6
 800763e:	9009      	str	r0, [sp, #36]	; 0x24
 8007640:	4621      	mov	r1, r4
 8007642:	4628      	mov	r0, r5
 8007644:	f000 fc6a 	bl	8007f1c <__mdiff>
 8007648:	68c2      	ldr	r2, [r0, #12]
 800764a:	4607      	mov	r7, r0
 800764c:	bb02      	cbnz	r2, 8007690 <_dtoa_r+0xa60>
 800764e:	4601      	mov	r1, r0
 8007650:	4650      	mov	r0, sl
 8007652:	f000 fc47 	bl	8007ee4 <__mcmp>
 8007656:	4602      	mov	r2, r0
 8007658:	4639      	mov	r1, r7
 800765a:	4628      	mov	r0, r5
 800765c:	920c      	str	r2, [sp, #48]	; 0x30
 800765e:	f000 fa07 	bl	8007a70 <_Bfree>
 8007662:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007664:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007666:	9f08      	ldr	r7, [sp, #32]
 8007668:	ea43 0102 	orr.w	r1, r3, r2
 800766c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800766e:	4319      	orrs	r1, r3
 8007670:	d110      	bne.n	8007694 <_dtoa_r+0xa64>
 8007672:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007676:	d029      	beq.n	80076cc <_dtoa_r+0xa9c>
 8007678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800767a:	2b00      	cmp	r3, #0
 800767c:	dd02      	ble.n	8007684 <_dtoa_r+0xa54>
 800767e:	9b06      	ldr	r3, [sp, #24]
 8007680:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007684:	9b04      	ldr	r3, [sp, #16]
 8007686:	f883 9000 	strb.w	r9, [r3]
 800768a:	e777      	b.n	800757c <_dtoa_r+0x94c>
 800768c:	4630      	mov	r0, r6
 800768e:	e7ba      	b.n	8007606 <_dtoa_r+0x9d6>
 8007690:	2201      	movs	r2, #1
 8007692:	e7e1      	b.n	8007658 <_dtoa_r+0xa28>
 8007694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007696:	2b00      	cmp	r3, #0
 8007698:	db04      	blt.n	80076a4 <_dtoa_r+0xa74>
 800769a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800769c:	430b      	orrs	r3, r1
 800769e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80076a0:	430b      	orrs	r3, r1
 80076a2:	d120      	bne.n	80076e6 <_dtoa_r+0xab6>
 80076a4:	2a00      	cmp	r2, #0
 80076a6:	dded      	ble.n	8007684 <_dtoa_r+0xa54>
 80076a8:	4651      	mov	r1, sl
 80076aa:	2201      	movs	r2, #1
 80076ac:	4628      	mov	r0, r5
 80076ae:	f000 fbad 	bl	8007e0c <__lshift>
 80076b2:	4621      	mov	r1, r4
 80076b4:	4682      	mov	sl, r0
 80076b6:	f000 fc15 	bl	8007ee4 <__mcmp>
 80076ba:	2800      	cmp	r0, #0
 80076bc:	dc03      	bgt.n	80076c6 <_dtoa_r+0xa96>
 80076be:	d1e1      	bne.n	8007684 <_dtoa_r+0xa54>
 80076c0:	f019 0f01 	tst.w	r9, #1
 80076c4:	d0de      	beq.n	8007684 <_dtoa_r+0xa54>
 80076c6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80076ca:	d1d8      	bne.n	800767e <_dtoa_r+0xa4e>
 80076cc:	2339      	movs	r3, #57	; 0x39
 80076ce:	9a04      	ldr	r2, [sp, #16]
 80076d0:	7013      	strb	r3, [r2, #0]
 80076d2:	463b      	mov	r3, r7
 80076d4:	461f      	mov	r7, r3
 80076d6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80076da:	3b01      	subs	r3, #1
 80076dc:	2a39      	cmp	r2, #57	; 0x39
 80076de:	d06b      	beq.n	80077b8 <_dtoa_r+0xb88>
 80076e0:	3201      	adds	r2, #1
 80076e2:	701a      	strb	r2, [r3, #0]
 80076e4:	e74a      	b.n	800757c <_dtoa_r+0x94c>
 80076e6:	2a00      	cmp	r2, #0
 80076e8:	dd07      	ble.n	80076fa <_dtoa_r+0xaca>
 80076ea:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80076ee:	d0ed      	beq.n	80076cc <_dtoa_r+0xa9c>
 80076f0:	9a04      	ldr	r2, [sp, #16]
 80076f2:	f109 0301 	add.w	r3, r9, #1
 80076f6:	7013      	strb	r3, [r2, #0]
 80076f8:	e740      	b.n	800757c <_dtoa_r+0x94c>
 80076fa:	9b08      	ldr	r3, [sp, #32]
 80076fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076fe:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007702:	4293      	cmp	r3, r2
 8007704:	d042      	beq.n	800778c <_dtoa_r+0xb5c>
 8007706:	4651      	mov	r1, sl
 8007708:	2300      	movs	r3, #0
 800770a:	220a      	movs	r2, #10
 800770c:	4628      	mov	r0, r5
 800770e:	f000 f9d1 	bl	8007ab4 <__multadd>
 8007712:	45b0      	cmp	r8, r6
 8007714:	4682      	mov	sl, r0
 8007716:	f04f 0300 	mov.w	r3, #0
 800771a:	f04f 020a 	mov.w	r2, #10
 800771e:	4641      	mov	r1, r8
 8007720:	4628      	mov	r0, r5
 8007722:	d107      	bne.n	8007734 <_dtoa_r+0xb04>
 8007724:	f000 f9c6 	bl	8007ab4 <__multadd>
 8007728:	4680      	mov	r8, r0
 800772a:	4606      	mov	r6, r0
 800772c:	9b08      	ldr	r3, [sp, #32]
 800772e:	3301      	adds	r3, #1
 8007730:	9308      	str	r3, [sp, #32]
 8007732:	e775      	b.n	8007620 <_dtoa_r+0x9f0>
 8007734:	f000 f9be 	bl	8007ab4 <__multadd>
 8007738:	4631      	mov	r1, r6
 800773a:	4680      	mov	r8, r0
 800773c:	2300      	movs	r3, #0
 800773e:	220a      	movs	r2, #10
 8007740:	4628      	mov	r0, r5
 8007742:	f000 f9b7 	bl	8007ab4 <__multadd>
 8007746:	4606      	mov	r6, r0
 8007748:	e7f0      	b.n	800772c <_dtoa_r+0xafc>
 800774a:	9b08      	ldr	r3, [sp, #32]
 800774c:	9306      	str	r3, [sp, #24]
 800774e:	9f03      	ldr	r7, [sp, #12]
 8007750:	4621      	mov	r1, r4
 8007752:	4650      	mov	r0, sl
 8007754:	f7ff f9e2 	bl	8006b1c <quorem>
 8007758:	9b03      	ldr	r3, [sp, #12]
 800775a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800775e:	f807 9b01 	strb.w	r9, [r7], #1
 8007762:	1afa      	subs	r2, r7, r3
 8007764:	9b06      	ldr	r3, [sp, #24]
 8007766:	4293      	cmp	r3, r2
 8007768:	dd07      	ble.n	800777a <_dtoa_r+0xb4a>
 800776a:	4651      	mov	r1, sl
 800776c:	2300      	movs	r3, #0
 800776e:	220a      	movs	r2, #10
 8007770:	4628      	mov	r0, r5
 8007772:	f000 f99f 	bl	8007ab4 <__multadd>
 8007776:	4682      	mov	sl, r0
 8007778:	e7ea      	b.n	8007750 <_dtoa_r+0xb20>
 800777a:	9b06      	ldr	r3, [sp, #24]
 800777c:	f04f 0800 	mov.w	r8, #0
 8007780:	2b00      	cmp	r3, #0
 8007782:	bfcc      	ite	gt
 8007784:	461f      	movgt	r7, r3
 8007786:	2701      	movle	r7, #1
 8007788:	9b03      	ldr	r3, [sp, #12]
 800778a:	441f      	add	r7, r3
 800778c:	4651      	mov	r1, sl
 800778e:	2201      	movs	r2, #1
 8007790:	4628      	mov	r0, r5
 8007792:	f000 fb3b 	bl	8007e0c <__lshift>
 8007796:	4621      	mov	r1, r4
 8007798:	4682      	mov	sl, r0
 800779a:	f000 fba3 	bl	8007ee4 <__mcmp>
 800779e:	2800      	cmp	r0, #0
 80077a0:	dc97      	bgt.n	80076d2 <_dtoa_r+0xaa2>
 80077a2:	d102      	bne.n	80077aa <_dtoa_r+0xb7a>
 80077a4:	f019 0f01 	tst.w	r9, #1
 80077a8:	d193      	bne.n	80076d2 <_dtoa_r+0xaa2>
 80077aa:	463b      	mov	r3, r7
 80077ac:	461f      	mov	r7, r3
 80077ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077b2:	2a30      	cmp	r2, #48	; 0x30
 80077b4:	d0fa      	beq.n	80077ac <_dtoa_r+0xb7c>
 80077b6:	e6e1      	b.n	800757c <_dtoa_r+0x94c>
 80077b8:	9a03      	ldr	r2, [sp, #12]
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d18a      	bne.n	80076d4 <_dtoa_r+0xaa4>
 80077be:	2331      	movs	r3, #49	; 0x31
 80077c0:	f10b 0b01 	add.w	fp, fp, #1
 80077c4:	e797      	b.n	80076f6 <_dtoa_r+0xac6>
 80077c6:	4b0a      	ldr	r3, [pc, #40]	; (80077f0 <_dtoa_r+0xbc0>)
 80077c8:	f7ff ba9f 	b.w	8006d0a <_dtoa_r+0xda>
 80077cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	f47f aa77 	bne.w	8006cc2 <_dtoa_r+0x92>
 80077d4:	4b07      	ldr	r3, [pc, #28]	; (80077f4 <_dtoa_r+0xbc4>)
 80077d6:	f7ff ba98 	b.w	8006d0a <_dtoa_r+0xda>
 80077da:	9b06      	ldr	r3, [sp, #24]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	dcb6      	bgt.n	800774e <_dtoa_r+0xb1e>
 80077e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80077e2:	2b02      	cmp	r3, #2
 80077e4:	f73f aeb5 	bgt.w	8007552 <_dtoa_r+0x922>
 80077e8:	e7b1      	b.n	800774e <_dtoa_r+0xb1e>
 80077ea:	bf00      	nop
 80077ec:	08008d52 	.word	0x08008d52
 80077f0:	08008cb2 	.word	0x08008cb2
 80077f4:	08008cd6 	.word	0x08008cd6

080077f8 <_free_r>:
 80077f8:	b538      	push	{r3, r4, r5, lr}
 80077fa:	4605      	mov	r5, r0
 80077fc:	2900      	cmp	r1, #0
 80077fe:	d040      	beq.n	8007882 <_free_r+0x8a>
 8007800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007804:	1f0c      	subs	r4, r1, #4
 8007806:	2b00      	cmp	r3, #0
 8007808:	bfb8      	it	lt
 800780a:	18e4      	addlt	r4, r4, r3
 800780c:	f000 f8e4 	bl	80079d8 <__malloc_lock>
 8007810:	4a1c      	ldr	r2, [pc, #112]	; (8007884 <_free_r+0x8c>)
 8007812:	6813      	ldr	r3, [r2, #0]
 8007814:	b933      	cbnz	r3, 8007824 <_free_r+0x2c>
 8007816:	6063      	str	r3, [r4, #4]
 8007818:	6014      	str	r4, [r2, #0]
 800781a:	4628      	mov	r0, r5
 800781c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007820:	f000 b8e0 	b.w	80079e4 <__malloc_unlock>
 8007824:	42a3      	cmp	r3, r4
 8007826:	d908      	bls.n	800783a <_free_r+0x42>
 8007828:	6820      	ldr	r0, [r4, #0]
 800782a:	1821      	adds	r1, r4, r0
 800782c:	428b      	cmp	r3, r1
 800782e:	bf01      	itttt	eq
 8007830:	6819      	ldreq	r1, [r3, #0]
 8007832:	685b      	ldreq	r3, [r3, #4]
 8007834:	1809      	addeq	r1, r1, r0
 8007836:	6021      	streq	r1, [r4, #0]
 8007838:	e7ed      	b.n	8007816 <_free_r+0x1e>
 800783a:	461a      	mov	r2, r3
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	b10b      	cbz	r3, 8007844 <_free_r+0x4c>
 8007840:	42a3      	cmp	r3, r4
 8007842:	d9fa      	bls.n	800783a <_free_r+0x42>
 8007844:	6811      	ldr	r1, [r2, #0]
 8007846:	1850      	adds	r0, r2, r1
 8007848:	42a0      	cmp	r0, r4
 800784a:	d10b      	bne.n	8007864 <_free_r+0x6c>
 800784c:	6820      	ldr	r0, [r4, #0]
 800784e:	4401      	add	r1, r0
 8007850:	1850      	adds	r0, r2, r1
 8007852:	4283      	cmp	r3, r0
 8007854:	6011      	str	r1, [r2, #0]
 8007856:	d1e0      	bne.n	800781a <_free_r+0x22>
 8007858:	6818      	ldr	r0, [r3, #0]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	4408      	add	r0, r1
 800785e:	6010      	str	r0, [r2, #0]
 8007860:	6053      	str	r3, [r2, #4]
 8007862:	e7da      	b.n	800781a <_free_r+0x22>
 8007864:	d902      	bls.n	800786c <_free_r+0x74>
 8007866:	230c      	movs	r3, #12
 8007868:	602b      	str	r3, [r5, #0]
 800786a:	e7d6      	b.n	800781a <_free_r+0x22>
 800786c:	6820      	ldr	r0, [r4, #0]
 800786e:	1821      	adds	r1, r4, r0
 8007870:	428b      	cmp	r3, r1
 8007872:	bf01      	itttt	eq
 8007874:	6819      	ldreq	r1, [r3, #0]
 8007876:	685b      	ldreq	r3, [r3, #4]
 8007878:	1809      	addeq	r1, r1, r0
 800787a:	6021      	streq	r1, [r4, #0]
 800787c:	6063      	str	r3, [r4, #4]
 800787e:	6054      	str	r4, [r2, #4]
 8007880:	e7cb      	b.n	800781a <_free_r+0x22>
 8007882:	bd38      	pop	{r3, r4, r5, pc}
 8007884:	200004c8 	.word	0x200004c8

08007888 <malloc>:
 8007888:	4b02      	ldr	r3, [pc, #8]	; (8007894 <malloc+0xc>)
 800788a:	4601      	mov	r1, r0
 800788c:	6818      	ldr	r0, [r3, #0]
 800788e:	f000 b823 	b.w	80078d8 <_malloc_r>
 8007892:	bf00      	nop
 8007894:	20000064 	.word	0x20000064

08007898 <sbrk_aligned>:
 8007898:	b570      	push	{r4, r5, r6, lr}
 800789a:	4e0e      	ldr	r6, [pc, #56]	; (80078d4 <sbrk_aligned+0x3c>)
 800789c:	460c      	mov	r4, r1
 800789e:	6831      	ldr	r1, [r6, #0]
 80078a0:	4605      	mov	r5, r0
 80078a2:	b911      	cbnz	r1, 80078aa <sbrk_aligned+0x12>
 80078a4:	f000 fe8c 	bl	80085c0 <_sbrk_r>
 80078a8:	6030      	str	r0, [r6, #0]
 80078aa:	4621      	mov	r1, r4
 80078ac:	4628      	mov	r0, r5
 80078ae:	f000 fe87 	bl	80085c0 <_sbrk_r>
 80078b2:	1c43      	adds	r3, r0, #1
 80078b4:	d00a      	beq.n	80078cc <sbrk_aligned+0x34>
 80078b6:	1cc4      	adds	r4, r0, #3
 80078b8:	f024 0403 	bic.w	r4, r4, #3
 80078bc:	42a0      	cmp	r0, r4
 80078be:	d007      	beq.n	80078d0 <sbrk_aligned+0x38>
 80078c0:	1a21      	subs	r1, r4, r0
 80078c2:	4628      	mov	r0, r5
 80078c4:	f000 fe7c 	bl	80085c0 <_sbrk_r>
 80078c8:	3001      	adds	r0, #1
 80078ca:	d101      	bne.n	80078d0 <sbrk_aligned+0x38>
 80078cc:	f04f 34ff 	mov.w	r4, #4294967295
 80078d0:	4620      	mov	r0, r4
 80078d2:	bd70      	pop	{r4, r5, r6, pc}
 80078d4:	200004cc 	.word	0x200004cc

080078d8 <_malloc_r>:
 80078d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078dc:	1ccd      	adds	r5, r1, #3
 80078de:	f025 0503 	bic.w	r5, r5, #3
 80078e2:	3508      	adds	r5, #8
 80078e4:	2d0c      	cmp	r5, #12
 80078e6:	bf38      	it	cc
 80078e8:	250c      	movcc	r5, #12
 80078ea:	2d00      	cmp	r5, #0
 80078ec:	4607      	mov	r7, r0
 80078ee:	db01      	blt.n	80078f4 <_malloc_r+0x1c>
 80078f0:	42a9      	cmp	r1, r5
 80078f2:	d905      	bls.n	8007900 <_malloc_r+0x28>
 80078f4:	230c      	movs	r3, #12
 80078f6:	2600      	movs	r6, #0
 80078f8:	603b      	str	r3, [r7, #0]
 80078fa:	4630      	mov	r0, r6
 80078fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007900:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80079d4 <_malloc_r+0xfc>
 8007904:	f000 f868 	bl	80079d8 <__malloc_lock>
 8007908:	f8d8 3000 	ldr.w	r3, [r8]
 800790c:	461c      	mov	r4, r3
 800790e:	bb5c      	cbnz	r4, 8007968 <_malloc_r+0x90>
 8007910:	4629      	mov	r1, r5
 8007912:	4638      	mov	r0, r7
 8007914:	f7ff ffc0 	bl	8007898 <sbrk_aligned>
 8007918:	1c43      	adds	r3, r0, #1
 800791a:	4604      	mov	r4, r0
 800791c:	d155      	bne.n	80079ca <_malloc_r+0xf2>
 800791e:	f8d8 4000 	ldr.w	r4, [r8]
 8007922:	4626      	mov	r6, r4
 8007924:	2e00      	cmp	r6, #0
 8007926:	d145      	bne.n	80079b4 <_malloc_r+0xdc>
 8007928:	2c00      	cmp	r4, #0
 800792a:	d048      	beq.n	80079be <_malloc_r+0xe6>
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	4631      	mov	r1, r6
 8007930:	4638      	mov	r0, r7
 8007932:	eb04 0903 	add.w	r9, r4, r3
 8007936:	f000 fe43 	bl	80085c0 <_sbrk_r>
 800793a:	4581      	cmp	r9, r0
 800793c:	d13f      	bne.n	80079be <_malloc_r+0xe6>
 800793e:	6821      	ldr	r1, [r4, #0]
 8007940:	4638      	mov	r0, r7
 8007942:	1a6d      	subs	r5, r5, r1
 8007944:	4629      	mov	r1, r5
 8007946:	f7ff ffa7 	bl	8007898 <sbrk_aligned>
 800794a:	3001      	adds	r0, #1
 800794c:	d037      	beq.n	80079be <_malloc_r+0xe6>
 800794e:	6823      	ldr	r3, [r4, #0]
 8007950:	442b      	add	r3, r5
 8007952:	6023      	str	r3, [r4, #0]
 8007954:	f8d8 3000 	ldr.w	r3, [r8]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d038      	beq.n	80079ce <_malloc_r+0xf6>
 800795c:	685a      	ldr	r2, [r3, #4]
 800795e:	42a2      	cmp	r2, r4
 8007960:	d12b      	bne.n	80079ba <_malloc_r+0xe2>
 8007962:	2200      	movs	r2, #0
 8007964:	605a      	str	r2, [r3, #4]
 8007966:	e00f      	b.n	8007988 <_malloc_r+0xb0>
 8007968:	6822      	ldr	r2, [r4, #0]
 800796a:	1b52      	subs	r2, r2, r5
 800796c:	d41f      	bmi.n	80079ae <_malloc_r+0xd6>
 800796e:	2a0b      	cmp	r2, #11
 8007970:	d917      	bls.n	80079a2 <_malloc_r+0xca>
 8007972:	1961      	adds	r1, r4, r5
 8007974:	42a3      	cmp	r3, r4
 8007976:	6025      	str	r5, [r4, #0]
 8007978:	bf18      	it	ne
 800797a:	6059      	strne	r1, [r3, #4]
 800797c:	6863      	ldr	r3, [r4, #4]
 800797e:	bf08      	it	eq
 8007980:	f8c8 1000 	streq.w	r1, [r8]
 8007984:	5162      	str	r2, [r4, r5]
 8007986:	604b      	str	r3, [r1, #4]
 8007988:	4638      	mov	r0, r7
 800798a:	f104 060b 	add.w	r6, r4, #11
 800798e:	f000 f829 	bl	80079e4 <__malloc_unlock>
 8007992:	f026 0607 	bic.w	r6, r6, #7
 8007996:	1d23      	adds	r3, r4, #4
 8007998:	1af2      	subs	r2, r6, r3
 800799a:	d0ae      	beq.n	80078fa <_malloc_r+0x22>
 800799c:	1b9b      	subs	r3, r3, r6
 800799e:	50a3      	str	r3, [r4, r2]
 80079a0:	e7ab      	b.n	80078fa <_malloc_r+0x22>
 80079a2:	42a3      	cmp	r3, r4
 80079a4:	6862      	ldr	r2, [r4, #4]
 80079a6:	d1dd      	bne.n	8007964 <_malloc_r+0x8c>
 80079a8:	f8c8 2000 	str.w	r2, [r8]
 80079ac:	e7ec      	b.n	8007988 <_malloc_r+0xb0>
 80079ae:	4623      	mov	r3, r4
 80079b0:	6864      	ldr	r4, [r4, #4]
 80079b2:	e7ac      	b.n	800790e <_malloc_r+0x36>
 80079b4:	4634      	mov	r4, r6
 80079b6:	6876      	ldr	r6, [r6, #4]
 80079b8:	e7b4      	b.n	8007924 <_malloc_r+0x4c>
 80079ba:	4613      	mov	r3, r2
 80079bc:	e7cc      	b.n	8007958 <_malloc_r+0x80>
 80079be:	230c      	movs	r3, #12
 80079c0:	4638      	mov	r0, r7
 80079c2:	603b      	str	r3, [r7, #0]
 80079c4:	f000 f80e 	bl	80079e4 <__malloc_unlock>
 80079c8:	e797      	b.n	80078fa <_malloc_r+0x22>
 80079ca:	6025      	str	r5, [r4, #0]
 80079cc:	e7dc      	b.n	8007988 <_malloc_r+0xb0>
 80079ce:	605b      	str	r3, [r3, #4]
 80079d0:	deff      	udf	#255	; 0xff
 80079d2:	bf00      	nop
 80079d4:	200004c8 	.word	0x200004c8

080079d8 <__malloc_lock>:
 80079d8:	4801      	ldr	r0, [pc, #4]	; (80079e0 <__malloc_lock+0x8>)
 80079da:	f7ff b881 	b.w	8006ae0 <__retarget_lock_acquire_recursive>
 80079de:	bf00      	nop
 80079e0:	200004c4 	.word	0x200004c4

080079e4 <__malloc_unlock>:
 80079e4:	4801      	ldr	r0, [pc, #4]	; (80079ec <__malloc_unlock+0x8>)
 80079e6:	f7ff b87c 	b.w	8006ae2 <__retarget_lock_release_recursive>
 80079ea:	bf00      	nop
 80079ec:	200004c4 	.word	0x200004c4

080079f0 <_Balloc>:
 80079f0:	b570      	push	{r4, r5, r6, lr}
 80079f2:	69c6      	ldr	r6, [r0, #28]
 80079f4:	4604      	mov	r4, r0
 80079f6:	460d      	mov	r5, r1
 80079f8:	b976      	cbnz	r6, 8007a18 <_Balloc+0x28>
 80079fa:	2010      	movs	r0, #16
 80079fc:	f7ff ff44 	bl	8007888 <malloc>
 8007a00:	4602      	mov	r2, r0
 8007a02:	61e0      	str	r0, [r4, #28]
 8007a04:	b920      	cbnz	r0, 8007a10 <_Balloc+0x20>
 8007a06:	216b      	movs	r1, #107	; 0x6b
 8007a08:	4b17      	ldr	r3, [pc, #92]	; (8007a68 <_Balloc+0x78>)
 8007a0a:	4818      	ldr	r0, [pc, #96]	; (8007a6c <_Balloc+0x7c>)
 8007a0c:	f000 fde8 	bl	80085e0 <__assert_func>
 8007a10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a14:	6006      	str	r6, [r0, #0]
 8007a16:	60c6      	str	r6, [r0, #12]
 8007a18:	69e6      	ldr	r6, [r4, #28]
 8007a1a:	68f3      	ldr	r3, [r6, #12]
 8007a1c:	b183      	cbz	r3, 8007a40 <_Balloc+0x50>
 8007a1e:	69e3      	ldr	r3, [r4, #28]
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a26:	b9b8      	cbnz	r0, 8007a58 <_Balloc+0x68>
 8007a28:	2101      	movs	r1, #1
 8007a2a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a2e:	1d72      	adds	r2, r6, #5
 8007a30:	4620      	mov	r0, r4
 8007a32:	0092      	lsls	r2, r2, #2
 8007a34:	f000 fdf2 	bl	800861c <_calloc_r>
 8007a38:	b160      	cbz	r0, 8007a54 <_Balloc+0x64>
 8007a3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a3e:	e00e      	b.n	8007a5e <_Balloc+0x6e>
 8007a40:	2221      	movs	r2, #33	; 0x21
 8007a42:	2104      	movs	r1, #4
 8007a44:	4620      	mov	r0, r4
 8007a46:	f000 fde9 	bl	800861c <_calloc_r>
 8007a4a:	69e3      	ldr	r3, [r4, #28]
 8007a4c:	60f0      	str	r0, [r6, #12]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d1e4      	bne.n	8007a1e <_Balloc+0x2e>
 8007a54:	2000      	movs	r0, #0
 8007a56:	bd70      	pop	{r4, r5, r6, pc}
 8007a58:	6802      	ldr	r2, [r0, #0]
 8007a5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a64:	e7f7      	b.n	8007a56 <_Balloc+0x66>
 8007a66:	bf00      	nop
 8007a68:	08008ce3 	.word	0x08008ce3
 8007a6c:	08008d63 	.word	0x08008d63

08007a70 <_Bfree>:
 8007a70:	b570      	push	{r4, r5, r6, lr}
 8007a72:	69c6      	ldr	r6, [r0, #28]
 8007a74:	4605      	mov	r5, r0
 8007a76:	460c      	mov	r4, r1
 8007a78:	b976      	cbnz	r6, 8007a98 <_Bfree+0x28>
 8007a7a:	2010      	movs	r0, #16
 8007a7c:	f7ff ff04 	bl	8007888 <malloc>
 8007a80:	4602      	mov	r2, r0
 8007a82:	61e8      	str	r0, [r5, #28]
 8007a84:	b920      	cbnz	r0, 8007a90 <_Bfree+0x20>
 8007a86:	218f      	movs	r1, #143	; 0x8f
 8007a88:	4b08      	ldr	r3, [pc, #32]	; (8007aac <_Bfree+0x3c>)
 8007a8a:	4809      	ldr	r0, [pc, #36]	; (8007ab0 <_Bfree+0x40>)
 8007a8c:	f000 fda8 	bl	80085e0 <__assert_func>
 8007a90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a94:	6006      	str	r6, [r0, #0]
 8007a96:	60c6      	str	r6, [r0, #12]
 8007a98:	b13c      	cbz	r4, 8007aaa <_Bfree+0x3a>
 8007a9a:	69eb      	ldr	r3, [r5, #28]
 8007a9c:	6862      	ldr	r2, [r4, #4]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007aa4:	6021      	str	r1, [r4, #0]
 8007aa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007aaa:	bd70      	pop	{r4, r5, r6, pc}
 8007aac:	08008ce3 	.word	0x08008ce3
 8007ab0:	08008d63 	.word	0x08008d63

08007ab4 <__multadd>:
 8007ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab8:	4607      	mov	r7, r0
 8007aba:	460c      	mov	r4, r1
 8007abc:	461e      	mov	r6, r3
 8007abe:	2000      	movs	r0, #0
 8007ac0:	690d      	ldr	r5, [r1, #16]
 8007ac2:	f101 0c14 	add.w	ip, r1, #20
 8007ac6:	f8dc 3000 	ldr.w	r3, [ip]
 8007aca:	3001      	adds	r0, #1
 8007acc:	b299      	uxth	r1, r3
 8007ace:	fb02 6101 	mla	r1, r2, r1, r6
 8007ad2:	0c1e      	lsrs	r6, r3, #16
 8007ad4:	0c0b      	lsrs	r3, r1, #16
 8007ad6:	fb02 3306 	mla	r3, r2, r6, r3
 8007ada:	b289      	uxth	r1, r1
 8007adc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ae0:	4285      	cmp	r5, r0
 8007ae2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007ae6:	f84c 1b04 	str.w	r1, [ip], #4
 8007aea:	dcec      	bgt.n	8007ac6 <__multadd+0x12>
 8007aec:	b30e      	cbz	r6, 8007b32 <__multadd+0x7e>
 8007aee:	68a3      	ldr	r3, [r4, #8]
 8007af0:	42ab      	cmp	r3, r5
 8007af2:	dc19      	bgt.n	8007b28 <__multadd+0x74>
 8007af4:	6861      	ldr	r1, [r4, #4]
 8007af6:	4638      	mov	r0, r7
 8007af8:	3101      	adds	r1, #1
 8007afa:	f7ff ff79 	bl	80079f0 <_Balloc>
 8007afe:	4680      	mov	r8, r0
 8007b00:	b928      	cbnz	r0, 8007b0e <__multadd+0x5a>
 8007b02:	4602      	mov	r2, r0
 8007b04:	21ba      	movs	r1, #186	; 0xba
 8007b06:	4b0c      	ldr	r3, [pc, #48]	; (8007b38 <__multadd+0x84>)
 8007b08:	480c      	ldr	r0, [pc, #48]	; (8007b3c <__multadd+0x88>)
 8007b0a:	f000 fd69 	bl	80085e0 <__assert_func>
 8007b0e:	6922      	ldr	r2, [r4, #16]
 8007b10:	f104 010c 	add.w	r1, r4, #12
 8007b14:	3202      	adds	r2, #2
 8007b16:	0092      	lsls	r2, r2, #2
 8007b18:	300c      	adds	r0, #12
 8007b1a:	f7fe fff1 	bl	8006b00 <memcpy>
 8007b1e:	4621      	mov	r1, r4
 8007b20:	4638      	mov	r0, r7
 8007b22:	f7ff ffa5 	bl	8007a70 <_Bfree>
 8007b26:	4644      	mov	r4, r8
 8007b28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b2c:	3501      	adds	r5, #1
 8007b2e:	615e      	str	r6, [r3, #20]
 8007b30:	6125      	str	r5, [r4, #16]
 8007b32:	4620      	mov	r0, r4
 8007b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b38:	08008d52 	.word	0x08008d52
 8007b3c:	08008d63 	.word	0x08008d63

08007b40 <__hi0bits>:
 8007b40:	0c02      	lsrs	r2, r0, #16
 8007b42:	0412      	lsls	r2, r2, #16
 8007b44:	4603      	mov	r3, r0
 8007b46:	b9ca      	cbnz	r2, 8007b7c <__hi0bits+0x3c>
 8007b48:	0403      	lsls	r3, r0, #16
 8007b4a:	2010      	movs	r0, #16
 8007b4c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007b50:	bf04      	itt	eq
 8007b52:	021b      	lsleq	r3, r3, #8
 8007b54:	3008      	addeq	r0, #8
 8007b56:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007b5a:	bf04      	itt	eq
 8007b5c:	011b      	lsleq	r3, r3, #4
 8007b5e:	3004      	addeq	r0, #4
 8007b60:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007b64:	bf04      	itt	eq
 8007b66:	009b      	lsleq	r3, r3, #2
 8007b68:	3002      	addeq	r0, #2
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	db05      	blt.n	8007b7a <__hi0bits+0x3a>
 8007b6e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007b72:	f100 0001 	add.w	r0, r0, #1
 8007b76:	bf08      	it	eq
 8007b78:	2020      	moveq	r0, #32
 8007b7a:	4770      	bx	lr
 8007b7c:	2000      	movs	r0, #0
 8007b7e:	e7e5      	b.n	8007b4c <__hi0bits+0xc>

08007b80 <__lo0bits>:
 8007b80:	6803      	ldr	r3, [r0, #0]
 8007b82:	4602      	mov	r2, r0
 8007b84:	f013 0007 	ands.w	r0, r3, #7
 8007b88:	d00b      	beq.n	8007ba2 <__lo0bits+0x22>
 8007b8a:	07d9      	lsls	r1, r3, #31
 8007b8c:	d421      	bmi.n	8007bd2 <__lo0bits+0x52>
 8007b8e:	0798      	lsls	r0, r3, #30
 8007b90:	bf49      	itett	mi
 8007b92:	085b      	lsrmi	r3, r3, #1
 8007b94:	089b      	lsrpl	r3, r3, #2
 8007b96:	2001      	movmi	r0, #1
 8007b98:	6013      	strmi	r3, [r2, #0]
 8007b9a:	bf5c      	itt	pl
 8007b9c:	2002      	movpl	r0, #2
 8007b9e:	6013      	strpl	r3, [r2, #0]
 8007ba0:	4770      	bx	lr
 8007ba2:	b299      	uxth	r1, r3
 8007ba4:	b909      	cbnz	r1, 8007baa <__lo0bits+0x2a>
 8007ba6:	2010      	movs	r0, #16
 8007ba8:	0c1b      	lsrs	r3, r3, #16
 8007baa:	b2d9      	uxtb	r1, r3
 8007bac:	b909      	cbnz	r1, 8007bb2 <__lo0bits+0x32>
 8007bae:	3008      	adds	r0, #8
 8007bb0:	0a1b      	lsrs	r3, r3, #8
 8007bb2:	0719      	lsls	r1, r3, #28
 8007bb4:	bf04      	itt	eq
 8007bb6:	091b      	lsreq	r3, r3, #4
 8007bb8:	3004      	addeq	r0, #4
 8007bba:	0799      	lsls	r1, r3, #30
 8007bbc:	bf04      	itt	eq
 8007bbe:	089b      	lsreq	r3, r3, #2
 8007bc0:	3002      	addeq	r0, #2
 8007bc2:	07d9      	lsls	r1, r3, #31
 8007bc4:	d403      	bmi.n	8007bce <__lo0bits+0x4e>
 8007bc6:	085b      	lsrs	r3, r3, #1
 8007bc8:	f100 0001 	add.w	r0, r0, #1
 8007bcc:	d003      	beq.n	8007bd6 <__lo0bits+0x56>
 8007bce:	6013      	str	r3, [r2, #0]
 8007bd0:	4770      	bx	lr
 8007bd2:	2000      	movs	r0, #0
 8007bd4:	4770      	bx	lr
 8007bd6:	2020      	movs	r0, #32
 8007bd8:	4770      	bx	lr
	...

08007bdc <__i2b>:
 8007bdc:	b510      	push	{r4, lr}
 8007bde:	460c      	mov	r4, r1
 8007be0:	2101      	movs	r1, #1
 8007be2:	f7ff ff05 	bl	80079f0 <_Balloc>
 8007be6:	4602      	mov	r2, r0
 8007be8:	b928      	cbnz	r0, 8007bf6 <__i2b+0x1a>
 8007bea:	f240 1145 	movw	r1, #325	; 0x145
 8007bee:	4b04      	ldr	r3, [pc, #16]	; (8007c00 <__i2b+0x24>)
 8007bf0:	4804      	ldr	r0, [pc, #16]	; (8007c04 <__i2b+0x28>)
 8007bf2:	f000 fcf5 	bl	80085e0 <__assert_func>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	6144      	str	r4, [r0, #20]
 8007bfa:	6103      	str	r3, [r0, #16]
 8007bfc:	bd10      	pop	{r4, pc}
 8007bfe:	bf00      	nop
 8007c00:	08008d52 	.word	0x08008d52
 8007c04:	08008d63 	.word	0x08008d63

08007c08 <__multiply>:
 8007c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c0c:	4691      	mov	r9, r2
 8007c0e:	690a      	ldr	r2, [r1, #16]
 8007c10:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c14:	460c      	mov	r4, r1
 8007c16:	429a      	cmp	r2, r3
 8007c18:	bfbe      	ittt	lt
 8007c1a:	460b      	movlt	r3, r1
 8007c1c:	464c      	movlt	r4, r9
 8007c1e:	4699      	movlt	r9, r3
 8007c20:	6927      	ldr	r7, [r4, #16]
 8007c22:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c26:	68a3      	ldr	r3, [r4, #8]
 8007c28:	6861      	ldr	r1, [r4, #4]
 8007c2a:	eb07 060a 	add.w	r6, r7, sl
 8007c2e:	42b3      	cmp	r3, r6
 8007c30:	b085      	sub	sp, #20
 8007c32:	bfb8      	it	lt
 8007c34:	3101      	addlt	r1, #1
 8007c36:	f7ff fedb 	bl	80079f0 <_Balloc>
 8007c3a:	b930      	cbnz	r0, 8007c4a <__multiply+0x42>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007c42:	4b43      	ldr	r3, [pc, #268]	; (8007d50 <__multiply+0x148>)
 8007c44:	4843      	ldr	r0, [pc, #268]	; (8007d54 <__multiply+0x14c>)
 8007c46:	f000 fccb 	bl	80085e0 <__assert_func>
 8007c4a:	f100 0514 	add.w	r5, r0, #20
 8007c4e:	462b      	mov	r3, r5
 8007c50:	2200      	movs	r2, #0
 8007c52:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c56:	4543      	cmp	r3, r8
 8007c58:	d321      	bcc.n	8007c9e <__multiply+0x96>
 8007c5a:	f104 0314 	add.w	r3, r4, #20
 8007c5e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c62:	f109 0314 	add.w	r3, r9, #20
 8007c66:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c6a:	9202      	str	r2, [sp, #8]
 8007c6c:	1b3a      	subs	r2, r7, r4
 8007c6e:	3a15      	subs	r2, #21
 8007c70:	f022 0203 	bic.w	r2, r2, #3
 8007c74:	3204      	adds	r2, #4
 8007c76:	f104 0115 	add.w	r1, r4, #21
 8007c7a:	428f      	cmp	r7, r1
 8007c7c:	bf38      	it	cc
 8007c7e:	2204      	movcc	r2, #4
 8007c80:	9201      	str	r2, [sp, #4]
 8007c82:	9a02      	ldr	r2, [sp, #8]
 8007c84:	9303      	str	r3, [sp, #12]
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d80c      	bhi.n	8007ca4 <__multiply+0x9c>
 8007c8a:	2e00      	cmp	r6, #0
 8007c8c:	dd03      	ble.n	8007c96 <__multiply+0x8e>
 8007c8e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d05a      	beq.n	8007d4c <__multiply+0x144>
 8007c96:	6106      	str	r6, [r0, #16]
 8007c98:	b005      	add	sp, #20
 8007c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c9e:	f843 2b04 	str.w	r2, [r3], #4
 8007ca2:	e7d8      	b.n	8007c56 <__multiply+0x4e>
 8007ca4:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ca8:	f1ba 0f00 	cmp.w	sl, #0
 8007cac:	d023      	beq.n	8007cf6 <__multiply+0xee>
 8007cae:	46a9      	mov	r9, r5
 8007cb0:	f04f 0c00 	mov.w	ip, #0
 8007cb4:	f104 0e14 	add.w	lr, r4, #20
 8007cb8:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007cbc:	f8d9 1000 	ldr.w	r1, [r9]
 8007cc0:	fa1f fb82 	uxth.w	fp, r2
 8007cc4:	b289      	uxth	r1, r1
 8007cc6:	fb0a 110b 	mla	r1, sl, fp, r1
 8007cca:	4461      	add	r1, ip
 8007ccc:	f8d9 c000 	ldr.w	ip, [r9]
 8007cd0:	0c12      	lsrs	r2, r2, #16
 8007cd2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007cd6:	fb0a c202 	mla	r2, sl, r2, ip
 8007cda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007cde:	b289      	uxth	r1, r1
 8007ce0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ce4:	4577      	cmp	r7, lr
 8007ce6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cea:	f849 1b04 	str.w	r1, [r9], #4
 8007cee:	d8e3      	bhi.n	8007cb8 <__multiply+0xb0>
 8007cf0:	9a01      	ldr	r2, [sp, #4]
 8007cf2:	f845 c002 	str.w	ip, [r5, r2]
 8007cf6:	9a03      	ldr	r2, [sp, #12]
 8007cf8:	3304      	adds	r3, #4
 8007cfa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007cfe:	f1b9 0f00 	cmp.w	r9, #0
 8007d02:	d021      	beq.n	8007d48 <__multiply+0x140>
 8007d04:	46ae      	mov	lr, r5
 8007d06:	f04f 0a00 	mov.w	sl, #0
 8007d0a:	6829      	ldr	r1, [r5, #0]
 8007d0c:	f104 0c14 	add.w	ip, r4, #20
 8007d10:	f8bc b000 	ldrh.w	fp, [ip]
 8007d14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007d18:	b289      	uxth	r1, r1
 8007d1a:	fb09 220b 	mla	r2, r9, fp, r2
 8007d1e:	4452      	add	r2, sl
 8007d20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007d24:	f84e 1b04 	str.w	r1, [lr], #4
 8007d28:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007d2c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d30:	f8be 1000 	ldrh.w	r1, [lr]
 8007d34:	4567      	cmp	r7, ip
 8007d36:	fb09 110a 	mla	r1, r9, sl, r1
 8007d3a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007d3e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d42:	d8e5      	bhi.n	8007d10 <__multiply+0x108>
 8007d44:	9a01      	ldr	r2, [sp, #4]
 8007d46:	50a9      	str	r1, [r5, r2]
 8007d48:	3504      	adds	r5, #4
 8007d4a:	e79a      	b.n	8007c82 <__multiply+0x7a>
 8007d4c:	3e01      	subs	r6, #1
 8007d4e:	e79c      	b.n	8007c8a <__multiply+0x82>
 8007d50:	08008d52 	.word	0x08008d52
 8007d54:	08008d63 	.word	0x08008d63

08007d58 <__pow5mult>:
 8007d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d5c:	4615      	mov	r5, r2
 8007d5e:	f012 0203 	ands.w	r2, r2, #3
 8007d62:	4606      	mov	r6, r0
 8007d64:	460f      	mov	r7, r1
 8007d66:	d007      	beq.n	8007d78 <__pow5mult+0x20>
 8007d68:	4c25      	ldr	r4, [pc, #148]	; (8007e00 <__pow5mult+0xa8>)
 8007d6a:	3a01      	subs	r2, #1
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d72:	f7ff fe9f 	bl	8007ab4 <__multadd>
 8007d76:	4607      	mov	r7, r0
 8007d78:	10ad      	asrs	r5, r5, #2
 8007d7a:	d03d      	beq.n	8007df8 <__pow5mult+0xa0>
 8007d7c:	69f4      	ldr	r4, [r6, #28]
 8007d7e:	b97c      	cbnz	r4, 8007da0 <__pow5mult+0x48>
 8007d80:	2010      	movs	r0, #16
 8007d82:	f7ff fd81 	bl	8007888 <malloc>
 8007d86:	4602      	mov	r2, r0
 8007d88:	61f0      	str	r0, [r6, #28]
 8007d8a:	b928      	cbnz	r0, 8007d98 <__pow5mult+0x40>
 8007d8c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007d90:	4b1c      	ldr	r3, [pc, #112]	; (8007e04 <__pow5mult+0xac>)
 8007d92:	481d      	ldr	r0, [pc, #116]	; (8007e08 <__pow5mult+0xb0>)
 8007d94:	f000 fc24 	bl	80085e0 <__assert_func>
 8007d98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d9c:	6004      	str	r4, [r0, #0]
 8007d9e:	60c4      	str	r4, [r0, #12]
 8007da0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007da4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007da8:	b94c      	cbnz	r4, 8007dbe <__pow5mult+0x66>
 8007daa:	f240 2171 	movw	r1, #625	; 0x271
 8007dae:	4630      	mov	r0, r6
 8007db0:	f7ff ff14 	bl	8007bdc <__i2b>
 8007db4:	2300      	movs	r3, #0
 8007db6:	4604      	mov	r4, r0
 8007db8:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dbc:	6003      	str	r3, [r0, #0]
 8007dbe:	f04f 0900 	mov.w	r9, #0
 8007dc2:	07eb      	lsls	r3, r5, #31
 8007dc4:	d50a      	bpl.n	8007ddc <__pow5mult+0x84>
 8007dc6:	4639      	mov	r1, r7
 8007dc8:	4622      	mov	r2, r4
 8007dca:	4630      	mov	r0, r6
 8007dcc:	f7ff ff1c 	bl	8007c08 <__multiply>
 8007dd0:	4680      	mov	r8, r0
 8007dd2:	4639      	mov	r1, r7
 8007dd4:	4630      	mov	r0, r6
 8007dd6:	f7ff fe4b 	bl	8007a70 <_Bfree>
 8007dda:	4647      	mov	r7, r8
 8007ddc:	106d      	asrs	r5, r5, #1
 8007dde:	d00b      	beq.n	8007df8 <__pow5mult+0xa0>
 8007de0:	6820      	ldr	r0, [r4, #0]
 8007de2:	b938      	cbnz	r0, 8007df4 <__pow5mult+0x9c>
 8007de4:	4622      	mov	r2, r4
 8007de6:	4621      	mov	r1, r4
 8007de8:	4630      	mov	r0, r6
 8007dea:	f7ff ff0d 	bl	8007c08 <__multiply>
 8007dee:	6020      	str	r0, [r4, #0]
 8007df0:	f8c0 9000 	str.w	r9, [r0]
 8007df4:	4604      	mov	r4, r0
 8007df6:	e7e4      	b.n	8007dc2 <__pow5mult+0x6a>
 8007df8:	4638      	mov	r0, r7
 8007dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dfe:	bf00      	nop
 8007e00:	08008eb0 	.word	0x08008eb0
 8007e04:	08008ce3 	.word	0x08008ce3
 8007e08:	08008d63 	.word	0x08008d63

08007e0c <__lshift>:
 8007e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e10:	460c      	mov	r4, r1
 8007e12:	4607      	mov	r7, r0
 8007e14:	4691      	mov	r9, r2
 8007e16:	6923      	ldr	r3, [r4, #16]
 8007e18:	6849      	ldr	r1, [r1, #4]
 8007e1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e1e:	68a3      	ldr	r3, [r4, #8]
 8007e20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e24:	f108 0601 	add.w	r6, r8, #1
 8007e28:	42b3      	cmp	r3, r6
 8007e2a:	db0b      	blt.n	8007e44 <__lshift+0x38>
 8007e2c:	4638      	mov	r0, r7
 8007e2e:	f7ff fddf 	bl	80079f0 <_Balloc>
 8007e32:	4605      	mov	r5, r0
 8007e34:	b948      	cbnz	r0, 8007e4a <__lshift+0x3e>
 8007e36:	4602      	mov	r2, r0
 8007e38:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007e3c:	4b27      	ldr	r3, [pc, #156]	; (8007edc <__lshift+0xd0>)
 8007e3e:	4828      	ldr	r0, [pc, #160]	; (8007ee0 <__lshift+0xd4>)
 8007e40:	f000 fbce 	bl	80085e0 <__assert_func>
 8007e44:	3101      	adds	r1, #1
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	e7ee      	b.n	8007e28 <__lshift+0x1c>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	f100 0114 	add.w	r1, r0, #20
 8007e50:	f100 0210 	add.w	r2, r0, #16
 8007e54:	4618      	mov	r0, r3
 8007e56:	4553      	cmp	r3, sl
 8007e58:	db33      	blt.n	8007ec2 <__lshift+0xb6>
 8007e5a:	6920      	ldr	r0, [r4, #16]
 8007e5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e60:	f104 0314 	add.w	r3, r4, #20
 8007e64:	f019 091f 	ands.w	r9, r9, #31
 8007e68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e70:	d02b      	beq.n	8007eca <__lshift+0xbe>
 8007e72:	468a      	mov	sl, r1
 8007e74:	2200      	movs	r2, #0
 8007e76:	f1c9 0e20 	rsb	lr, r9, #32
 8007e7a:	6818      	ldr	r0, [r3, #0]
 8007e7c:	fa00 f009 	lsl.w	r0, r0, r9
 8007e80:	4310      	orrs	r0, r2
 8007e82:	f84a 0b04 	str.w	r0, [sl], #4
 8007e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e8a:	459c      	cmp	ip, r3
 8007e8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e90:	d8f3      	bhi.n	8007e7a <__lshift+0x6e>
 8007e92:	ebac 0304 	sub.w	r3, ip, r4
 8007e96:	3b15      	subs	r3, #21
 8007e98:	f023 0303 	bic.w	r3, r3, #3
 8007e9c:	3304      	adds	r3, #4
 8007e9e:	f104 0015 	add.w	r0, r4, #21
 8007ea2:	4584      	cmp	ip, r0
 8007ea4:	bf38      	it	cc
 8007ea6:	2304      	movcc	r3, #4
 8007ea8:	50ca      	str	r2, [r1, r3]
 8007eaa:	b10a      	cbz	r2, 8007eb0 <__lshift+0xa4>
 8007eac:	f108 0602 	add.w	r6, r8, #2
 8007eb0:	3e01      	subs	r6, #1
 8007eb2:	4638      	mov	r0, r7
 8007eb4:	4621      	mov	r1, r4
 8007eb6:	612e      	str	r6, [r5, #16]
 8007eb8:	f7ff fdda 	bl	8007a70 <_Bfree>
 8007ebc:	4628      	mov	r0, r5
 8007ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	e7c5      	b.n	8007e56 <__lshift+0x4a>
 8007eca:	3904      	subs	r1, #4
 8007ecc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ed0:	459c      	cmp	ip, r3
 8007ed2:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ed6:	d8f9      	bhi.n	8007ecc <__lshift+0xc0>
 8007ed8:	e7ea      	b.n	8007eb0 <__lshift+0xa4>
 8007eda:	bf00      	nop
 8007edc:	08008d52 	.word	0x08008d52
 8007ee0:	08008d63 	.word	0x08008d63

08007ee4 <__mcmp>:
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	690a      	ldr	r2, [r1, #16]
 8007ee8:	6900      	ldr	r0, [r0, #16]
 8007eea:	b530      	push	{r4, r5, lr}
 8007eec:	1a80      	subs	r0, r0, r2
 8007eee:	d10d      	bne.n	8007f0c <__mcmp+0x28>
 8007ef0:	3314      	adds	r3, #20
 8007ef2:	3114      	adds	r1, #20
 8007ef4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ef8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007efc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f04:	4295      	cmp	r5, r2
 8007f06:	d002      	beq.n	8007f0e <__mcmp+0x2a>
 8007f08:	d304      	bcc.n	8007f14 <__mcmp+0x30>
 8007f0a:	2001      	movs	r0, #1
 8007f0c:	bd30      	pop	{r4, r5, pc}
 8007f0e:	42a3      	cmp	r3, r4
 8007f10:	d3f4      	bcc.n	8007efc <__mcmp+0x18>
 8007f12:	e7fb      	b.n	8007f0c <__mcmp+0x28>
 8007f14:	f04f 30ff 	mov.w	r0, #4294967295
 8007f18:	e7f8      	b.n	8007f0c <__mcmp+0x28>
	...

08007f1c <__mdiff>:
 8007f1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f20:	460d      	mov	r5, r1
 8007f22:	4607      	mov	r7, r0
 8007f24:	4611      	mov	r1, r2
 8007f26:	4628      	mov	r0, r5
 8007f28:	4614      	mov	r4, r2
 8007f2a:	f7ff ffdb 	bl	8007ee4 <__mcmp>
 8007f2e:	1e06      	subs	r6, r0, #0
 8007f30:	d111      	bne.n	8007f56 <__mdiff+0x3a>
 8007f32:	4631      	mov	r1, r6
 8007f34:	4638      	mov	r0, r7
 8007f36:	f7ff fd5b 	bl	80079f0 <_Balloc>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	b928      	cbnz	r0, 8007f4a <__mdiff+0x2e>
 8007f3e:	f240 2137 	movw	r1, #567	; 0x237
 8007f42:	4b3a      	ldr	r3, [pc, #232]	; (800802c <__mdiff+0x110>)
 8007f44:	483a      	ldr	r0, [pc, #232]	; (8008030 <__mdiff+0x114>)
 8007f46:	f000 fb4b 	bl	80085e0 <__assert_func>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007f50:	4610      	mov	r0, r2
 8007f52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f56:	bfa4      	itt	ge
 8007f58:	4623      	movge	r3, r4
 8007f5a:	462c      	movge	r4, r5
 8007f5c:	4638      	mov	r0, r7
 8007f5e:	6861      	ldr	r1, [r4, #4]
 8007f60:	bfa6      	itte	ge
 8007f62:	461d      	movge	r5, r3
 8007f64:	2600      	movge	r6, #0
 8007f66:	2601      	movlt	r6, #1
 8007f68:	f7ff fd42 	bl	80079f0 <_Balloc>
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	b918      	cbnz	r0, 8007f78 <__mdiff+0x5c>
 8007f70:	f240 2145 	movw	r1, #581	; 0x245
 8007f74:	4b2d      	ldr	r3, [pc, #180]	; (800802c <__mdiff+0x110>)
 8007f76:	e7e5      	b.n	8007f44 <__mdiff+0x28>
 8007f78:	f102 0814 	add.w	r8, r2, #20
 8007f7c:	46c2      	mov	sl, r8
 8007f7e:	f04f 0c00 	mov.w	ip, #0
 8007f82:	6927      	ldr	r7, [r4, #16]
 8007f84:	60c6      	str	r6, [r0, #12]
 8007f86:	692e      	ldr	r6, [r5, #16]
 8007f88:	f104 0014 	add.w	r0, r4, #20
 8007f8c:	f105 0914 	add.w	r9, r5, #20
 8007f90:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007f94:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f98:	3410      	adds	r4, #16
 8007f9a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007f9e:	f859 3b04 	ldr.w	r3, [r9], #4
 8007fa2:	fa1f f18b 	uxth.w	r1, fp
 8007fa6:	4461      	add	r1, ip
 8007fa8:	fa1f fc83 	uxth.w	ip, r3
 8007fac:	0c1b      	lsrs	r3, r3, #16
 8007fae:	eba1 010c 	sub.w	r1, r1, ip
 8007fb2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007fb6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007fba:	b289      	uxth	r1, r1
 8007fbc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007fc0:	454e      	cmp	r6, r9
 8007fc2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007fc6:	f84a 1b04 	str.w	r1, [sl], #4
 8007fca:	d8e6      	bhi.n	8007f9a <__mdiff+0x7e>
 8007fcc:	1b73      	subs	r3, r6, r5
 8007fce:	3b15      	subs	r3, #21
 8007fd0:	f023 0303 	bic.w	r3, r3, #3
 8007fd4:	3515      	adds	r5, #21
 8007fd6:	3304      	adds	r3, #4
 8007fd8:	42ae      	cmp	r6, r5
 8007fda:	bf38      	it	cc
 8007fdc:	2304      	movcc	r3, #4
 8007fde:	4418      	add	r0, r3
 8007fe0:	4443      	add	r3, r8
 8007fe2:	461e      	mov	r6, r3
 8007fe4:	4605      	mov	r5, r0
 8007fe6:	4575      	cmp	r5, lr
 8007fe8:	d30e      	bcc.n	8008008 <__mdiff+0xec>
 8007fea:	f10e 0103 	add.w	r1, lr, #3
 8007fee:	1a09      	subs	r1, r1, r0
 8007ff0:	f021 0103 	bic.w	r1, r1, #3
 8007ff4:	3803      	subs	r0, #3
 8007ff6:	4586      	cmp	lr, r0
 8007ff8:	bf38      	it	cc
 8007ffa:	2100      	movcc	r1, #0
 8007ffc:	440b      	add	r3, r1
 8007ffe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008002:	b189      	cbz	r1, 8008028 <__mdiff+0x10c>
 8008004:	6117      	str	r7, [r2, #16]
 8008006:	e7a3      	b.n	8007f50 <__mdiff+0x34>
 8008008:	f855 8b04 	ldr.w	r8, [r5], #4
 800800c:	fa1f f188 	uxth.w	r1, r8
 8008010:	4461      	add	r1, ip
 8008012:	140c      	asrs	r4, r1, #16
 8008014:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008018:	b289      	uxth	r1, r1
 800801a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800801e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008022:	f846 1b04 	str.w	r1, [r6], #4
 8008026:	e7de      	b.n	8007fe6 <__mdiff+0xca>
 8008028:	3f01      	subs	r7, #1
 800802a:	e7e8      	b.n	8007ffe <__mdiff+0xe2>
 800802c:	08008d52 	.word	0x08008d52
 8008030:	08008d63 	.word	0x08008d63

08008034 <__d2b>:
 8008034:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008036:	2101      	movs	r1, #1
 8008038:	4617      	mov	r7, r2
 800803a:	461c      	mov	r4, r3
 800803c:	9e08      	ldr	r6, [sp, #32]
 800803e:	f7ff fcd7 	bl	80079f0 <_Balloc>
 8008042:	4605      	mov	r5, r0
 8008044:	b930      	cbnz	r0, 8008054 <__d2b+0x20>
 8008046:	4602      	mov	r2, r0
 8008048:	f240 310f 	movw	r1, #783	; 0x30f
 800804c:	4b22      	ldr	r3, [pc, #136]	; (80080d8 <__d2b+0xa4>)
 800804e:	4823      	ldr	r0, [pc, #140]	; (80080dc <__d2b+0xa8>)
 8008050:	f000 fac6 	bl	80085e0 <__assert_func>
 8008054:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008058:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800805c:	bb24      	cbnz	r4, 80080a8 <__d2b+0x74>
 800805e:	2f00      	cmp	r7, #0
 8008060:	9301      	str	r3, [sp, #4]
 8008062:	d026      	beq.n	80080b2 <__d2b+0x7e>
 8008064:	4668      	mov	r0, sp
 8008066:	9700      	str	r7, [sp, #0]
 8008068:	f7ff fd8a 	bl	8007b80 <__lo0bits>
 800806c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008070:	b1e8      	cbz	r0, 80080ae <__d2b+0x7a>
 8008072:	f1c0 0320 	rsb	r3, r0, #32
 8008076:	fa02 f303 	lsl.w	r3, r2, r3
 800807a:	430b      	orrs	r3, r1
 800807c:	40c2      	lsrs	r2, r0
 800807e:	616b      	str	r3, [r5, #20]
 8008080:	9201      	str	r2, [sp, #4]
 8008082:	9b01      	ldr	r3, [sp, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	bf14      	ite	ne
 8008088:	2102      	movne	r1, #2
 800808a:	2101      	moveq	r1, #1
 800808c:	61ab      	str	r3, [r5, #24]
 800808e:	6129      	str	r1, [r5, #16]
 8008090:	b1bc      	cbz	r4, 80080c2 <__d2b+0x8e>
 8008092:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008096:	4404      	add	r4, r0
 8008098:	6034      	str	r4, [r6, #0]
 800809a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800809e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080a0:	6018      	str	r0, [r3, #0]
 80080a2:	4628      	mov	r0, r5
 80080a4:	b003      	add	sp, #12
 80080a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080ac:	e7d7      	b.n	800805e <__d2b+0x2a>
 80080ae:	6169      	str	r1, [r5, #20]
 80080b0:	e7e7      	b.n	8008082 <__d2b+0x4e>
 80080b2:	a801      	add	r0, sp, #4
 80080b4:	f7ff fd64 	bl	8007b80 <__lo0bits>
 80080b8:	9b01      	ldr	r3, [sp, #4]
 80080ba:	2101      	movs	r1, #1
 80080bc:	616b      	str	r3, [r5, #20]
 80080be:	3020      	adds	r0, #32
 80080c0:	e7e5      	b.n	800808e <__d2b+0x5a>
 80080c2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80080c6:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80080ca:	6030      	str	r0, [r6, #0]
 80080cc:	6918      	ldr	r0, [r3, #16]
 80080ce:	f7ff fd37 	bl	8007b40 <__hi0bits>
 80080d2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80080d6:	e7e2      	b.n	800809e <__d2b+0x6a>
 80080d8:	08008d52 	.word	0x08008d52
 80080dc:	08008d63 	.word	0x08008d63

080080e0 <__sfputc_r>:
 80080e0:	6893      	ldr	r3, [r2, #8]
 80080e2:	b410      	push	{r4}
 80080e4:	3b01      	subs	r3, #1
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	6093      	str	r3, [r2, #8]
 80080ea:	da07      	bge.n	80080fc <__sfputc_r+0x1c>
 80080ec:	6994      	ldr	r4, [r2, #24]
 80080ee:	42a3      	cmp	r3, r4
 80080f0:	db01      	blt.n	80080f6 <__sfputc_r+0x16>
 80080f2:	290a      	cmp	r1, #10
 80080f4:	d102      	bne.n	80080fc <__sfputc_r+0x1c>
 80080f6:	bc10      	pop	{r4}
 80080f8:	f7fe bbe1 	b.w	80068be <__swbuf_r>
 80080fc:	6813      	ldr	r3, [r2, #0]
 80080fe:	1c58      	adds	r0, r3, #1
 8008100:	6010      	str	r0, [r2, #0]
 8008102:	7019      	strb	r1, [r3, #0]
 8008104:	4608      	mov	r0, r1
 8008106:	bc10      	pop	{r4}
 8008108:	4770      	bx	lr

0800810a <__sfputs_r>:
 800810a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800810c:	4606      	mov	r6, r0
 800810e:	460f      	mov	r7, r1
 8008110:	4614      	mov	r4, r2
 8008112:	18d5      	adds	r5, r2, r3
 8008114:	42ac      	cmp	r4, r5
 8008116:	d101      	bne.n	800811c <__sfputs_r+0x12>
 8008118:	2000      	movs	r0, #0
 800811a:	e007      	b.n	800812c <__sfputs_r+0x22>
 800811c:	463a      	mov	r2, r7
 800811e:	4630      	mov	r0, r6
 8008120:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008124:	f7ff ffdc 	bl	80080e0 <__sfputc_r>
 8008128:	1c43      	adds	r3, r0, #1
 800812a:	d1f3      	bne.n	8008114 <__sfputs_r+0xa>
 800812c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008130 <_vfiprintf_r>:
 8008130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008134:	460d      	mov	r5, r1
 8008136:	4614      	mov	r4, r2
 8008138:	4698      	mov	r8, r3
 800813a:	4606      	mov	r6, r0
 800813c:	b09d      	sub	sp, #116	; 0x74
 800813e:	b118      	cbz	r0, 8008148 <_vfiprintf_r+0x18>
 8008140:	6a03      	ldr	r3, [r0, #32]
 8008142:	b90b      	cbnz	r3, 8008148 <_vfiprintf_r+0x18>
 8008144:	f7fe fad4 	bl	80066f0 <__sinit>
 8008148:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800814a:	07d9      	lsls	r1, r3, #31
 800814c:	d405      	bmi.n	800815a <_vfiprintf_r+0x2a>
 800814e:	89ab      	ldrh	r3, [r5, #12]
 8008150:	059a      	lsls	r2, r3, #22
 8008152:	d402      	bmi.n	800815a <_vfiprintf_r+0x2a>
 8008154:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008156:	f7fe fcc3 	bl	8006ae0 <__retarget_lock_acquire_recursive>
 800815a:	89ab      	ldrh	r3, [r5, #12]
 800815c:	071b      	lsls	r3, r3, #28
 800815e:	d501      	bpl.n	8008164 <_vfiprintf_r+0x34>
 8008160:	692b      	ldr	r3, [r5, #16]
 8008162:	b99b      	cbnz	r3, 800818c <_vfiprintf_r+0x5c>
 8008164:	4629      	mov	r1, r5
 8008166:	4630      	mov	r0, r6
 8008168:	f7fe fbe6 	bl	8006938 <__swsetup_r>
 800816c:	b170      	cbz	r0, 800818c <_vfiprintf_r+0x5c>
 800816e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008170:	07dc      	lsls	r4, r3, #31
 8008172:	d504      	bpl.n	800817e <_vfiprintf_r+0x4e>
 8008174:	f04f 30ff 	mov.w	r0, #4294967295
 8008178:	b01d      	add	sp, #116	; 0x74
 800817a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800817e:	89ab      	ldrh	r3, [r5, #12]
 8008180:	0598      	lsls	r0, r3, #22
 8008182:	d4f7      	bmi.n	8008174 <_vfiprintf_r+0x44>
 8008184:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008186:	f7fe fcac 	bl	8006ae2 <__retarget_lock_release_recursive>
 800818a:	e7f3      	b.n	8008174 <_vfiprintf_r+0x44>
 800818c:	2300      	movs	r3, #0
 800818e:	9309      	str	r3, [sp, #36]	; 0x24
 8008190:	2320      	movs	r3, #32
 8008192:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008196:	2330      	movs	r3, #48	; 0x30
 8008198:	f04f 0901 	mov.w	r9, #1
 800819c:	f8cd 800c 	str.w	r8, [sp, #12]
 80081a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8008350 <_vfiprintf_r+0x220>
 80081a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081a8:	4623      	mov	r3, r4
 80081aa:	469a      	mov	sl, r3
 80081ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081b0:	b10a      	cbz	r2, 80081b6 <_vfiprintf_r+0x86>
 80081b2:	2a25      	cmp	r2, #37	; 0x25
 80081b4:	d1f9      	bne.n	80081aa <_vfiprintf_r+0x7a>
 80081b6:	ebba 0b04 	subs.w	fp, sl, r4
 80081ba:	d00b      	beq.n	80081d4 <_vfiprintf_r+0xa4>
 80081bc:	465b      	mov	r3, fp
 80081be:	4622      	mov	r2, r4
 80081c0:	4629      	mov	r1, r5
 80081c2:	4630      	mov	r0, r6
 80081c4:	f7ff ffa1 	bl	800810a <__sfputs_r>
 80081c8:	3001      	adds	r0, #1
 80081ca:	f000 80a9 	beq.w	8008320 <_vfiprintf_r+0x1f0>
 80081ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081d0:	445a      	add	r2, fp
 80081d2:	9209      	str	r2, [sp, #36]	; 0x24
 80081d4:	f89a 3000 	ldrb.w	r3, [sl]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	f000 80a1 	beq.w	8008320 <_vfiprintf_r+0x1f0>
 80081de:	2300      	movs	r3, #0
 80081e0:	f04f 32ff 	mov.w	r2, #4294967295
 80081e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081e8:	f10a 0a01 	add.w	sl, sl, #1
 80081ec:	9304      	str	r3, [sp, #16]
 80081ee:	9307      	str	r3, [sp, #28]
 80081f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081f4:	931a      	str	r3, [sp, #104]	; 0x68
 80081f6:	4654      	mov	r4, sl
 80081f8:	2205      	movs	r2, #5
 80081fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081fe:	4854      	ldr	r0, [pc, #336]	; (8008350 <_vfiprintf_r+0x220>)
 8008200:	f7fe fc70 	bl	8006ae4 <memchr>
 8008204:	9a04      	ldr	r2, [sp, #16]
 8008206:	b9d8      	cbnz	r0, 8008240 <_vfiprintf_r+0x110>
 8008208:	06d1      	lsls	r1, r2, #27
 800820a:	bf44      	itt	mi
 800820c:	2320      	movmi	r3, #32
 800820e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008212:	0713      	lsls	r3, r2, #28
 8008214:	bf44      	itt	mi
 8008216:	232b      	movmi	r3, #43	; 0x2b
 8008218:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800821c:	f89a 3000 	ldrb.w	r3, [sl]
 8008220:	2b2a      	cmp	r3, #42	; 0x2a
 8008222:	d015      	beq.n	8008250 <_vfiprintf_r+0x120>
 8008224:	4654      	mov	r4, sl
 8008226:	2000      	movs	r0, #0
 8008228:	f04f 0c0a 	mov.w	ip, #10
 800822c:	9a07      	ldr	r2, [sp, #28]
 800822e:	4621      	mov	r1, r4
 8008230:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008234:	3b30      	subs	r3, #48	; 0x30
 8008236:	2b09      	cmp	r3, #9
 8008238:	d94d      	bls.n	80082d6 <_vfiprintf_r+0x1a6>
 800823a:	b1b0      	cbz	r0, 800826a <_vfiprintf_r+0x13a>
 800823c:	9207      	str	r2, [sp, #28]
 800823e:	e014      	b.n	800826a <_vfiprintf_r+0x13a>
 8008240:	eba0 0308 	sub.w	r3, r0, r8
 8008244:	fa09 f303 	lsl.w	r3, r9, r3
 8008248:	4313      	orrs	r3, r2
 800824a:	46a2      	mov	sl, r4
 800824c:	9304      	str	r3, [sp, #16]
 800824e:	e7d2      	b.n	80081f6 <_vfiprintf_r+0xc6>
 8008250:	9b03      	ldr	r3, [sp, #12]
 8008252:	1d19      	adds	r1, r3, #4
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	9103      	str	r1, [sp, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	bfbb      	ittet	lt
 800825c:	425b      	neglt	r3, r3
 800825e:	f042 0202 	orrlt.w	r2, r2, #2
 8008262:	9307      	strge	r3, [sp, #28]
 8008264:	9307      	strlt	r3, [sp, #28]
 8008266:	bfb8      	it	lt
 8008268:	9204      	strlt	r2, [sp, #16]
 800826a:	7823      	ldrb	r3, [r4, #0]
 800826c:	2b2e      	cmp	r3, #46	; 0x2e
 800826e:	d10c      	bne.n	800828a <_vfiprintf_r+0x15a>
 8008270:	7863      	ldrb	r3, [r4, #1]
 8008272:	2b2a      	cmp	r3, #42	; 0x2a
 8008274:	d134      	bne.n	80082e0 <_vfiprintf_r+0x1b0>
 8008276:	9b03      	ldr	r3, [sp, #12]
 8008278:	3402      	adds	r4, #2
 800827a:	1d1a      	adds	r2, r3, #4
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	9203      	str	r2, [sp, #12]
 8008280:	2b00      	cmp	r3, #0
 8008282:	bfb8      	it	lt
 8008284:	f04f 33ff 	movlt.w	r3, #4294967295
 8008288:	9305      	str	r3, [sp, #20]
 800828a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008354 <_vfiprintf_r+0x224>
 800828e:	2203      	movs	r2, #3
 8008290:	4650      	mov	r0, sl
 8008292:	7821      	ldrb	r1, [r4, #0]
 8008294:	f7fe fc26 	bl	8006ae4 <memchr>
 8008298:	b138      	cbz	r0, 80082aa <_vfiprintf_r+0x17a>
 800829a:	2240      	movs	r2, #64	; 0x40
 800829c:	9b04      	ldr	r3, [sp, #16]
 800829e:	eba0 000a 	sub.w	r0, r0, sl
 80082a2:	4082      	lsls	r2, r0
 80082a4:	4313      	orrs	r3, r2
 80082a6:	3401      	adds	r4, #1
 80082a8:	9304      	str	r3, [sp, #16]
 80082aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082ae:	2206      	movs	r2, #6
 80082b0:	4829      	ldr	r0, [pc, #164]	; (8008358 <_vfiprintf_r+0x228>)
 80082b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80082b6:	f7fe fc15 	bl	8006ae4 <memchr>
 80082ba:	2800      	cmp	r0, #0
 80082bc:	d03f      	beq.n	800833e <_vfiprintf_r+0x20e>
 80082be:	4b27      	ldr	r3, [pc, #156]	; (800835c <_vfiprintf_r+0x22c>)
 80082c0:	bb1b      	cbnz	r3, 800830a <_vfiprintf_r+0x1da>
 80082c2:	9b03      	ldr	r3, [sp, #12]
 80082c4:	3307      	adds	r3, #7
 80082c6:	f023 0307 	bic.w	r3, r3, #7
 80082ca:	3308      	adds	r3, #8
 80082cc:	9303      	str	r3, [sp, #12]
 80082ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082d0:	443b      	add	r3, r7
 80082d2:	9309      	str	r3, [sp, #36]	; 0x24
 80082d4:	e768      	b.n	80081a8 <_vfiprintf_r+0x78>
 80082d6:	460c      	mov	r4, r1
 80082d8:	2001      	movs	r0, #1
 80082da:	fb0c 3202 	mla	r2, ip, r2, r3
 80082de:	e7a6      	b.n	800822e <_vfiprintf_r+0xfe>
 80082e0:	2300      	movs	r3, #0
 80082e2:	f04f 0c0a 	mov.w	ip, #10
 80082e6:	4619      	mov	r1, r3
 80082e8:	3401      	adds	r4, #1
 80082ea:	9305      	str	r3, [sp, #20]
 80082ec:	4620      	mov	r0, r4
 80082ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082f2:	3a30      	subs	r2, #48	; 0x30
 80082f4:	2a09      	cmp	r2, #9
 80082f6:	d903      	bls.n	8008300 <_vfiprintf_r+0x1d0>
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d0c6      	beq.n	800828a <_vfiprintf_r+0x15a>
 80082fc:	9105      	str	r1, [sp, #20]
 80082fe:	e7c4      	b.n	800828a <_vfiprintf_r+0x15a>
 8008300:	4604      	mov	r4, r0
 8008302:	2301      	movs	r3, #1
 8008304:	fb0c 2101 	mla	r1, ip, r1, r2
 8008308:	e7f0      	b.n	80082ec <_vfiprintf_r+0x1bc>
 800830a:	ab03      	add	r3, sp, #12
 800830c:	9300      	str	r3, [sp, #0]
 800830e:	462a      	mov	r2, r5
 8008310:	4630      	mov	r0, r6
 8008312:	4b13      	ldr	r3, [pc, #76]	; (8008360 <_vfiprintf_r+0x230>)
 8008314:	a904      	add	r1, sp, #16
 8008316:	f7fd fdaf 	bl	8005e78 <_printf_float>
 800831a:	4607      	mov	r7, r0
 800831c:	1c78      	adds	r0, r7, #1
 800831e:	d1d6      	bne.n	80082ce <_vfiprintf_r+0x19e>
 8008320:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008322:	07d9      	lsls	r1, r3, #31
 8008324:	d405      	bmi.n	8008332 <_vfiprintf_r+0x202>
 8008326:	89ab      	ldrh	r3, [r5, #12]
 8008328:	059a      	lsls	r2, r3, #22
 800832a:	d402      	bmi.n	8008332 <_vfiprintf_r+0x202>
 800832c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800832e:	f7fe fbd8 	bl	8006ae2 <__retarget_lock_release_recursive>
 8008332:	89ab      	ldrh	r3, [r5, #12]
 8008334:	065b      	lsls	r3, r3, #25
 8008336:	f53f af1d 	bmi.w	8008174 <_vfiprintf_r+0x44>
 800833a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800833c:	e71c      	b.n	8008178 <_vfiprintf_r+0x48>
 800833e:	ab03      	add	r3, sp, #12
 8008340:	9300      	str	r3, [sp, #0]
 8008342:	462a      	mov	r2, r5
 8008344:	4630      	mov	r0, r6
 8008346:	4b06      	ldr	r3, [pc, #24]	; (8008360 <_vfiprintf_r+0x230>)
 8008348:	a904      	add	r1, sp, #16
 800834a:	f7fe f835 	bl	80063b8 <_printf_i>
 800834e:	e7e4      	b.n	800831a <_vfiprintf_r+0x1ea>
 8008350:	08008ebc 	.word	0x08008ebc
 8008354:	08008ec2 	.word	0x08008ec2
 8008358:	08008ec6 	.word	0x08008ec6
 800835c:	08005e79 	.word	0x08005e79
 8008360:	0800810b 	.word	0x0800810b

08008364 <__sflush_r>:
 8008364:	898a      	ldrh	r2, [r1, #12]
 8008366:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008368:	4605      	mov	r5, r0
 800836a:	0710      	lsls	r0, r2, #28
 800836c:	460c      	mov	r4, r1
 800836e:	d457      	bmi.n	8008420 <__sflush_r+0xbc>
 8008370:	684b      	ldr	r3, [r1, #4]
 8008372:	2b00      	cmp	r3, #0
 8008374:	dc04      	bgt.n	8008380 <__sflush_r+0x1c>
 8008376:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008378:	2b00      	cmp	r3, #0
 800837a:	dc01      	bgt.n	8008380 <__sflush_r+0x1c>
 800837c:	2000      	movs	r0, #0
 800837e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008380:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008382:	2e00      	cmp	r6, #0
 8008384:	d0fa      	beq.n	800837c <__sflush_r+0x18>
 8008386:	2300      	movs	r3, #0
 8008388:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800838c:	682f      	ldr	r7, [r5, #0]
 800838e:	6a21      	ldr	r1, [r4, #32]
 8008390:	602b      	str	r3, [r5, #0]
 8008392:	d032      	beq.n	80083fa <__sflush_r+0x96>
 8008394:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008396:	89a3      	ldrh	r3, [r4, #12]
 8008398:	075a      	lsls	r2, r3, #29
 800839a:	d505      	bpl.n	80083a8 <__sflush_r+0x44>
 800839c:	6863      	ldr	r3, [r4, #4]
 800839e:	1ac0      	subs	r0, r0, r3
 80083a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80083a2:	b10b      	cbz	r3, 80083a8 <__sflush_r+0x44>
 80083a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80083a6:	1ac0      	subs	r0, r0, r3
 80083a8:	2300      	movs	r3, #0
 80083aa:	4602      	mov	r2, r0
 80083ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083ae:	4628      	mov	r0, r5
 80083b0:	6a21      	ldr	r1, [r4, #32]
 80083b2:	47b0      	blx	r6
 80083b4:	1c43      	adds	r3, r0, #1
 80083b6:	89a3      	ldrh	r3, [r4, #12]
 80083b8:	d106      	bne.n	80083c8 <__sflush_r+0x64>
 80083ba:	6829      	ldr	r1, [r5, #0]
 80083bc:	291d      	cmp	r1, #29
 80083be:	d82b      	bhi.n	8008418 <__sflush_r+0xb4>
 80083c0:	4a28      	ldr	r2, [pc, #160]	; (8008464 <__sflush_r+0x100>)
 80083c2:	410a      	asrs	r2, r1
 80083c4:	07d6      	lsls	r6, r2, #31
 80083c6:	d427      	bmi.n	8008418 <__sflush_r+0xb4>
 80083c8:	2200      	movs	r2, #0
 80083ca:	6062      	str	r2, [r4, #4]
 80083cc:	6922      	ldr	r2, [r4, #16]
 80083ce:	04d9      	lsls	r1, r3, #19
 80083d0:	6022      	str	r2, [r4, #0]
 80083d2:	d504      	bpl.n	80083de <__sflush_r+0x7a>
 80083d4:	1c42      	adds	r2, r0, #1
 80083d6:	d101      	bne.n	80083dc <__sflush_r+0x78>
 80083d8:	682b      	ldr	r3, [r5, #0]
 80083da:	b903      	cbnz	r3, 80083de <__sflush_r+0x7a>
 80083dc:	6560      	str	r0, [r4, #84]	; 0x54
 80083de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083e0:	602f      	str	r7, [r5, #0]
 80083e2:	2900      	cmp	r1, #0
 80083e4:	d0ca      	beq.n	800837c <__sflush_r+0x18>
 80083e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083ea:	4299      	cmp	r1, r3
 80083ec:	d002      	beq.n	80083f4 <__sflush_r+0x90>
 80083ee:	4628      	mov	r0, r5
 80083f0:	f7ff fa02 	bl	80077f8 <_free_r>
 80083f4:	2000      	movs	r0, #0
 80083f6:	6360      	str	r0, [r4, #52]	; 0x34
 80083f8:	e7c1      	b.n	800837e <__sflush_r+0x1a>
 80083fa:	2301      	movs	r3, #1
 80083fc:	4628      	mov	r0, r5
 80083fe:	47b0      	blx	r6
 8008400:	1c41      	adds	r1, r0, #1
 8008402:	d1c8      	bne.n	8008396 <__sflush_r+0x32>
 8008404:	682b      	ldr	r3, [r5, #0]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d0c5      	beq.n	8008396 <__sflush_r+0x32>
 800840a:	2b1d      	cmp	r3, #29
 800840c:	d001      	beq.n	8008412 <__sflush_r+0xae>
 800840e:	2b16      	cmp	r3, #22
 8008410:	d101      	bne.n	8008416 <__sflush_r+0xb2>
 8008412:	602f      	str	r7, [r5, #0]
 8008414:	e7b2      	b.n	800837c <__sflush_r+0x18>
 8008416:	89a3      	ldrh	r3, [r4, #12]
 8008418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800841c:	81a3      	strh	r3, [r4, #12]
 800841e:	e7ae      	b.n	800837e <__sflush_r+0x1a>
 8008420:	690f      	ldr	r7, [r1, #16]
 8008422:	2f00      	cmp	r7, #0
 8008424:	d0aa      	beq.n	800837c <__sflush_r+0x18>
 8008426:	0793      	lsls	r3, r2, #30
 8008428:	bf18      	it	ne
 800842a:	2300      	movne	r3, #0
 800842c:	680e      	ldr	r6, [r1, #0]
 800842e:	bf08      	it	eq
 8008430:	694b      	ldreq	r3, [r1, #20]
 8008432:	1bf6      	subs	r6, r6, r7
 8008434:	600f      	str	r7, [r1, #0]
 8008436:	608b      	str	r3, [r1, #8]
 8008438:	2e00      	cmp	r6, #0
 800843a:	dd9f      	ble.n	800837c <__sflush_r+0x18>
 800843c:	4633      	mov	r3, r6
 800843e:	463a      	mov	r2, r7
 8008440:	4628      	mov	r0, r5
 8008442:	6a21      	ldr	r1, [r4, #32]
 8008444:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008448:	47e0      	blx	ip
 800844a:	2800      	cmp	r0, #0
 800844c:	dc06      	bgt.n	800845c <__sflush_r+0xf8>
 800844e:	89a3      	ldrh	r3, [r4, #12]
 8008450:	f04f 30ff 	mov.w	r0, #4294967295
 8008454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008458:	81a3      	strh	r3, [r4, #12]
 800845a:	e790      	b.n	800837e <__sflush_r+0x1a>
 800845c:	4407      	add	r7, r0
 800845e:	1a36      	subs	r6, r6, r0
 8008460:	e7ea      	b.n	8008438 <__sflush_r+0xd4>
 8008462:	bf00      	nop
 8008464:	dfbffffe 	.word	0xdfbffffe

08008468 <_fflush_r>:
 8008468:	b538      	push	{r3, r4, r5, lr}
 800846a:	690b      	ldr	r3, [r1, #16]
 800846c:	4605      	mov	r5, r0
 800846e:	460c      	mov	r4, r1
 8008470:	b913      	cbnz	r3, 8008478 <_fflush_r+0x10>
 8008472:	2500      	movs	r5, #0
 8008474:	4628      	mov	r0, r5
 8008476:	bd38      	pop	{r3, r4, r5, pc}
 8008478:	b118      	cbz	r0, 8008482 <_fflush_r+0x1a>
 800847a:	6a03      	ldr	r3, [r0, #32]
 800847c:	b90b      	cbnz	r3, 8008482 <_fflush_r+0x1a>
 800847e:	f7fe f937 	bl	80066f0 <__sinit>
 8008482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d0f3      	beq.n	8008472 <_fflush_r+0xa>
 800848a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800848c:	07d0      	lsls	r0, r2, #31
 800848e:	d404      	bmi.n	800849a <_fflush_r+0x32>
 8008490:	0599      	lsls	r1, r3, #22
 8008492:	d402      	bmi.n	800849a <_fflush_r+0x32>
 8008494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008496:	f7fe fb23 	bl	8006ae0 <__retarget_lock_acquire_recursive>
 800849a:	4628      	mov	r0, r5
 800849c:	4621      	mov	r1, r4
 800849e:	f7ff ff61 	bl	8008364 <__sflush_r>
 80084a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80084a4:	4605      	mov	r5, r0
 80084a6:	07da      	lsls	r2, r3, #31
 80084a8:	d4e4      	bmi.n	8008474 <_fflush_r+0xc>
 80084aa:	89a3      	ldrh	r3, [r4, #12]
 80084ac:	059b      	lsls	r3, r3, #22
 80084ae:	d4e1      	bmi.n	8008474 <_fflush_r+0xc>
 80084b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084b2:	f7fe fb16 	bl	8006ae2 <__retarget_lock_release_recursive>
 80084b6:	e7dd      	b.n	8008474 <_fflush_r+0xc>

080084b8 <__swhatbuf_r>:
 80084b8:	b570      	push	{r4, r5, r6, lr}
 80084ba:	460c      	mov	r4, r1
 80084bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084c0:	4615      	mov	r5, r2
 80084c2:	2900      	cmp	r1, #0
 80084c4:	461e      	mov	r6, r3
 80084c6:	b096      	sub	sp, #88	; 0x58
 80084c8:	da0c      	bge.n	80084e4 <__swhatbuf_r+0x2c>
 80084ca:	89a3      	ldrh	r3, [r4, #12]
 80084cc:	2100      	movs	r1, #0
 80084ce:	f013 0f80 	tst.w	r3, #128	; 0x80
 80084d2:	bf0c      	ite	eq
 80084d4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80084d8:	2340      	movne	r3, #64	; 0x40
 80084da:	2000      	movs	r0, #0
 80084dc:	6031      	str	r1, [r6, #0]
 80084de:	602b      	str	r3, [r5, #0]
 80084e0:	b016      	add	sp, #88	; 0x58
 80084e2:	bd70      	pop	{r4, r5, r6, pc}
 80084e4:	466a      	mov	r2, sp
 80084e6:	f000 f849 	bl	800857c <_fstat_r>
 80084ea:	2800      	cmp	r0, #0
 80084ec:	dbed      	blt.n	80084ca <__swhatbuf_r+0x12>
 80084ee:	9901      	ldr	r1, [sp, #4]
 80084f0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80084f4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80084f8:	4259      	negs	r1, r3
 80084fa:	4159      	adcs	r1, r3
 80084fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008500:	e7eb      	b.n	80084da <__swhatbuf_r+0x22>

08008502 <__smakebuf_r>:
 8008502:	898b      	ldrh	r3, [r1, #12]
 8008504:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008506:	079d      	lsls	r5, r3, #30
 8008508:	4606      	mov	r6, r0
 800850a:	460c      	mov	r4, r1
 800850c:	d507      	bpl.n	800851e <__smakebuf_r+0x1c>
 800850e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008512:	6023      	str	r3, [r4, #0]
 8008514:	6123      	str	r3, [r4, #16]
 8008516:	2301      	movs	r3, #1
 8008518:	6163      	str	r3, [r4, #20]
 800851a:	b002      	add	sp, #8
 800851c:	bd70      	pop	{r4, r5, r6, pc}
 800851e:	466a      	mov	r2, sp
 8008520:	ab01      	add	r3, sp, #4
 8008522:	f7ff ffc9 	bl	80084b8 <__swhatbuf_r>
 8008526:	9900      	ldr	r1, [sp, #0]
 8008528:	4605      	mov	r5, r0
 800852a:	4630      	mov	r0, r6
 800852c:	f7ff f9d4 	bl	80078d8 <_malloc_r>
 8008530:	b948      	cbnz	r0, 8008546 <__smakebuf_r+0x44>
 8008532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008536:	059a      	lsls	r2, r3, #22
 8008538:	d4ef      	bmi.n	800851a <__smakebuf_r+0x18>
 800853a:	f023 0303 	bic.w	r3, r3, #3
 800853e:	f043 0302 	orr.w	r3, r3, #2
 8008542:	81a3      	strh	r3, [r4, #12]
 8008544:	e7e3      	b.n	800850e <__smakebuf_r+0xc>
 8008546:	89a3      	ldrh	r3, [r4, #12]
 8008548:	6020      	str	r0, [r4, #0]
 800854a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800854e:	81a3      	strh	r3, [r4, #12]
 8008550:	9b00      	ldr	r3, [sp, #0]
 8008552:	6120      	str	r0, [r4, #16]
 8008554:	6163      	str	r3, [r4, #20]
 8008556:	9b01      	ldr	r3, [sp, #4]
 8008558:	b15b      	cbz	r3, 8008572 <__smakebuf_r+0x70>
 800855a:	4630      	mov	r0, r6
 800855c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008560:	f000 f81e 	bl	80085a0 <_isatty_r>
 8008564:	b128      	cbz	r0, 8008572 <__smakebuf_r+0x70>
 8008566:	89a3      	ldrh	r3, [r4, #12]
 8008568:	f023 0303 	bic.w	r3, r3, #3
 800856c:	f043 0301 	orr.w	r3, r3, #1
 8008570:	81a3      	strh	r3, [r4, #12]
 8008572:	89a3      	ldrh	r3, [r4, #12]
 8008574:	431d      	orrs	r5, r3
 8008576:	81a5      	strh	r5, [r4, #12]
 8008578:	e7cf      	b.n	800851a <__smakebuf_r+0x18>
	...

0800857c <_fstat_r>:
 800857c:	b538      	push	{r3, r4, r5, lr}
 800857e:	2300      	movs	r3, #0
 8008580:	4d06      	ldr	r5, [pc, #24]	; (800859c <_fstat_r+0x20>)
 8008582:	4604      	mov	r4, r0
 8008584:	4608      	mov	r0, r1
 8008586:	4611      	mov	r1, r2
 8008588:	602b      	str	r3, [r5, #0]
 800858a:	f7fa f83c 	bl	8002606 <_fstat>
 800858e:	1c43      	adds	r3, r0, #1
 8008590:	d102      	bne.n	8008598 <_fstat_r+0x1c>
 8008592:	682b      	ldr	r3, [r5, #0]
 8008594:	b103      	cbz	r3, 8008598 <_fstat_r+0x1c>
 8008596:	6023      	str	r3, [r4, #0]
 8008598:	bd38      	pop	{r3, r4, r5, pc}
 800859a:	bf00      	nop
 800859c:	200004c0 	.word	0x200004c0

080085a0 <_isatty_r>:
 80085a0:	b538      	push	{r3, r4, r5, lr}
 80085a2:	2300      	movs	r3, #0
 80085a4:	4d05      	ldr	r5, [pc, #20]	; (80085bc <_isatty_r+0x1c>)
 80085a6:	4604      	mov	r4, r0
 80085a8:	4608      	mov	r0, r1
 80085aa:	602b      	str	r3, [r5, #0]
 80085ac:	f7fa f83a 	bl	8002624 <_isatty>
 80085b0:	1c43      	adds	r3, r0, #1
 80085b2:	d102      	bne.n	80085ba <_isatty_r+0x1a>
 80085b4:	682b      	ldr	r3, [r5, #0]
 80085b6:	b103      	cbz	r3, 80085ba <_isatty_r+0x1a>
 80085b8:	6023      	str	r3, [r4, #0]
 80085ba:	bd38      	pop	{r3, r4, r5, pc}
 80085bc:	200004c0 	.word	0x200004c0

080085c0 <_sbrk_r>:
 80085c0:	b538      	push	{r3, r4, r5, lr}
 80085c2:	2300      	movs	r3, #0
 80085c4:	4d05      	ldr	r5, [pc, #20]	; (80085dc <_sbrk_r+0x1c>)
 80085c6:	4604      	mov	r4, r0
 80085c8:	4608      	mov	r0, r1
 80085ca:	602b      	str	r3, [r5, #0]
 80085cc:	f7fa f840 	bl	8002650 <_sbrk>
 80085d0:	1c43      	adds	r3, r0, #1
 80085d2:	d102      	bne.n	80085da <_sbrk_r+0x1a>
 80085d4:	682b      	ldr	r3, [r5, #0]
 80085d6:	b103      	cbz	r3, 80085da <_sbrk_r+0x1a>
 80085d8:	6023      	str	r3, [r4, #0]
 80085da:	bd38      	pop	{r3, r4, r5, pc}
 80085dc:	200004c0 	.word	0x200004c0

080085e0 <__assert_func>:
 80085e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085e2:	4614      	mov	r4, r2
 80085e4:	461a      	mov	r2, r3
 80085e6:	4b09      	ldr	r3, [pc, #36]	; (800860c <__assert_func+0x2c>)
 80085e8:	4605      	mov	r5, r0
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	68d8      	ldr	r0, [r3, #12]
 80085ee:	b14c      	cbz	r4, 8008604 <__assert_func+0x24>
 80085f0:	4b07      	ldr	r3, [pc, #28]	; (8008610 <__assert_func+0x30>)
 80085f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085f6:	9100      	str	r1, [sp, #0]
 80085f8:	462b      	mov	r3, r5
 80085fa:	4906      	ldr	r1, [pc, #24]	; (8008614 <__assert_func+0x34>)
 80085fc:	f000 f842 	bl	8008684 <fiprintf>
 8008600:	f000 f852 	bl	80086a8 <abort>
 8008604:	4b04      	ldr	r3, [pc, #16]	; (8008618 <__assert_func+0x38>)
 8008606:	461c      	mov	r4, r3
 8008608:	e7f3      	b.n	80085f2 <__assert_func+0x12>
 800860a:	bf00      	nop
 800860c:	20000064 	.word	0x20000064
 8008610:	08008ed7 	.word	0x08008ed7
 8008614:	08008ee4 	.word	0x08008ee4
 8008618:	08008f12 	.word	0x08008f12

0800861c <_calloc_r>:
 800861c:	b570      	push	{r4, r5, r6, lr}
 800861e:	fba1 5402 	umull	r5, r4, r1, r2
 8008622:	b934      	cbnz	r4, 8008632 <_calloc_r+0x16>
 8008624:	4629      	mov	r1, r5
 8008626:	f7ff f957 	bl	80078d8 <_malloc_r>
 800862a:	4606      	mov	r6, r0
 800862c:	b928      	cbnz	r0, 800863a <_calloc_r+0x1e>
 800862e:	4630      	mov	r0, r6
 8008630:	bd70      	pop	{r4, r5, r6, pc}
 8008632:	220c      	movs	r2, #12
 8008634:	2600      	movs	r6, #0
 8008636:	6002      	str	r2, [r0, #0]
 8008638:	e7f9      	b.n	800862e <_calloc_r+0x12>
 800863a:	462a      	mov	r2, r5
 800863c:	4621      	mov	r1, r4
 800863e:	f7fe f9d3 	bl	80069e8 <memset>
 8008642:	e7f4      	b.n	800862e <_calloc_r+0x12>

08008644 <__ascii_mbtowc>:
 8008644:	b082      	sub	sp, #8
 8008646:	b901      	cbnz	r1, 800864a <__ascii_mbtowc+0x6>
 8008648:	a901      	add	r1, sp, #4
 800864a:	b142      	cbz	r2, 800865e <__ascii_mbtowc+0x1a>
 800864c:	b14b      	cbz	r3, 8008662 <__ascii_mbtowc+0x1e>
 800864e:	7813      	ldrb	r3, [r2, #0]
 8008650:	600b      	str	r3, [r1, #0]
 8008652:	7812      	ldrb	r2, [r2, #0]
 8008654:	1e10      	subs	r0, r2, #0
 8008656:	bf18      	it	ne
 8008658:	2001      	movne	r0, #1
 800865a:	b002      	add	sp, #8
 800865c:	4770      	bx	lr
 800865e:	4610      	mov	r0, r2
 8008660:	e7fb      	b.n	800865a <__ascii_mbtowc+0x16>
 8008662:	f06f 0001 	mvn.w	r0, #1
 8008666:	e7f8      	b.n	800865a <__ascii_mbtowc+0x16>

08008668 <__ascii_wctomb>:
 8008668:	4603      	mov	r3, r0
 800866a:	4608      	mov	r0, r1
 800866c:	b141      	cbz	r1, 8008680 <__ascii_wctomb+0x18>
 800866e:	2aff      	cmp	r2, #255	; 0xff
 8008670:	d904      	bls.n	800867c <__ascii_wctomb+0x14>
 8008672:	228a      	movs	r2, #138	; 0x8a
 8008674:	f04f 30ff 	mov.w	r0, #4294967295
 8008678:	601a      	str	r2, [r3, #0]
 800867a:	4770      	bx	lr
 800867c:	2001      	movs	r0, #1
 800867e:	700a      	strb	r2, [r1, #0]
 8008680:	4770      	bx	lr
	...

08008684 <fiprintf>:
 8008684:	b40e      	push	{r1, r2, r3}
 8008686:	b503      	push	{r0, r1, lr}
 8008688:	4601      	mov	r1, r0
 800868a:	ab03      	add	r3, sp, #12
 800868c:	4805      	ldr	r0, [pc, #20]	; (80086a4 <fiprintf+0x20>)
 800868e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008692:	6800      	ldr	r0, [r0, #0]
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	f7ff fd4b 	bl	8008130 <_vfiprintf_r>
 800869a:	b002      	add	sp, #8
 800869c:	f85d eb04 	ldr.w	lr, [sp], #4
 80086a0:	b003      	add	sp, #12
 80086a2:	4770      	bx	lr
 80086a4:	20000064 	.word	0x20000064

080086a8 <abort>:
 80086a8:	2006      	movs	r0, #6
 80086aa:	b508      	push	{r3, lr}
 80086ac:	f000 f82c 	bl	8008708 <raise>
 80086b0:	2001      	movs	r0, #1
 80086b2:	f7f9 ff5a 	bl	800256a <_exit>

080086b6 <_raise_r>:
 80086b6:	291f      	cmp	r1, #31
 80086b8:	b538      	push	{r3, r4, r5, lr}
 80086ba:	4604      	mov	r4, r0
 80086bc:	460d      	mov	r5, r1
 80086be:	d904      	bls.n	80086ca <_raise_r+0x14>
 80086c0:	2316      	movs	r3, #22
 80086c2:	6003      	str	r3, [r0, #0]
 80086c4:	f04f 30ff 	mov.w	r0, #4294967295
 80086c8:	bd38      	pop	{r3, r4, r5, pc}
 80086ca:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80086cc:	b112      	cbz	r2, 80086d4 <_raise_r+0x1e>
 80086ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086d2:	b94b      	cbnz	r3, 80086e8 <_raise_r+0x32>
 80086d4:	4620      	mov	r0, r4
 80086d6:	f000 f831 	bl	800873c <_getpid_r>
 80086da:	462a      	mov	r2, r5
 80086dc:	4601      	mov	r1, r0
 80086de:	4620      	mov	r0, r4
 80086e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086e4:	f000 b818 	b.w	8008718 <_kill_r>
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d00a      	beq.n	8008702 <_raise_r+0x4c>
 80086ec:	1c59      	adds	r1, r3, #1
 80086ee:	d103      	bne.n	80086f8 <_raise_r+0x42>
 80086f0:	2316      	movs	r3, #22
 80086f2:	6003      	str	r3, [r0, #0]
 80086f4:	2001      	movs	r0, #1
 80086f6:	e7e7      	b.n	80086c8 <_raise_r+0x12>
 80086f8:	2400      	movs	r4, #0
 80086fa:	4628      	mov	r0, r5
 80086fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008700:	4798      	blx	r3
 8008702:	2000      	movs	r0, #0
 8008704:	e7e0      	b.n	80086c8 <_raise_r+0x12>
	...

08008708 <raise>:
 8008708:	4b02      	ldr	r3, [pc, #8]	; (8008714 <raise+0xc>)
 800870a:	4601      	mov	r1, r0
 800870c:	6818      	ldr	r0, [r3, #0]
 800870e:	f7ff bfd2 	b.w	80086b6 <_raise_r>
 8008712:	bf00      	nop
 8008714:	20000064 	.word	0x20000064

08008718 <_kill_r>:
 8008718:	b538      	push	{r3, r4, r5, lr}
 800871a:	2300      	movs	r3, #0
 800871c:	4d06      	ldr	r5, [pc, #24]	; (8008738 <_kill_r+0x20>)
 800871e:	4604      	mov	r4, r0
 8008720:	4608      	mov	r0, r1
 8008722:	4611      	mov	r1, r2
 8008724:	602b      	str	r3, [r5, #0]
 8008726:	f7f9 ff10 	bl	800254a <_kill>
 800872a:	1c43      	adds	r3, r0, #1
 800872c:	d102      	bne.n	8008734 <_kill_r+0x1c>
 800872e:	682b      	ldr	r3, [r5, #0]
 8008730:	b103      	cbz	r3, 8008734 <_kill_r+0x1c>
 8008732:	6023      	str	r3, [r4, #0]
 8008734:	bd38      	pop	{r3, r4, r5, pc}
 8008736:	bf00      	nop
 8008738:	200004c0 	.word	0x200004c0

0800873c <_getpid_r>:
 800873c:	f7f9 befe 	b.w	800253c <_getpid>

08008740 <atan2>:
 8008740:	f000 b802 	b.w	8008748 <__ieee754_atan2>
 8008744:	0000      	movs	r0, r0
	...

08008748 <__ieee754_atan2>:
 8008748:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800874c:	4617      	mov	r7, r2
 800874e:	4692      	mov	sl, r2
 8008750:	4699      	mov	r9, r3
 8008752:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008756:	427b      	negs	r3, r7
 8008758:	f8df 817c 	ldr.w	r8, [pc, #380]	; 80088d8 <__ieee754_atan2+0x190>
 800875c:	433b      	orrs	r3, r7
 800875e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008762:	4543      	cmp	r3, r8
 8008764:	4604      	mov	r4, r0
 8008766:	460d      	mov	r5, r1
 8008768:	d809      	bhi.n	800877e <__ieee754_atan2+0x36>
 800876a:	4246      	negs	r6, r0
 800876c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008770:	4306      	orrs	r6, r0
 8008772:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8008776:	4546      	cmp	r6, r8
 8008778:	468e      	mov	lr, r1
 800877a:	4683      	mov	fp, r0
 800877c:	d908      	bls.n	8008790 <__ieee754_atan2+0x48>
 800877e:	4652      	mov	r2, sl
 8008780:	464b      	mov	r3, r9
 8008782:	4620      	mov	r0, r4
 8008784:	4629      	mov	r1, r5
 8008786:	f7f7 fcf1 	bl	800016c <__adddf3>
 800878a:	4604      	mov	r4, r0
 800878c:	460d      	mov	r5, r1
 800878e:	e019      	b.n	80087c4 <__ieee754_atan2+0x7c>
 8008790:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 8008794:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8008798:	433e      	orrs	r6, r7
 800879a:	d103      	bne.n	80087a4 <__ieee754_atan2+0x5c>
 800879c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087a0:	f000 b8a2 	b.w	80088e8 <atan>
 80087a4:	ea4f 76a9 	mov.w	r6, r9, asr #30
 80087a8:	f006 0602 	and.w	r6, r6, #2
 80087ac:	ea53 0b0b 	orrs.w	fp, r3, fp
 80087b0:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80087b4:	d10a      	bne.n	80087cc <__ieee754_atan2+0x84>
 80087b6:	2e02      	cmp	r6, #2
 80087b8:	d067      	beq.n	800888a <__ieee754_atan2+0x142>
 80087ba:	2e03      	cmp	r6, #3
 80087bc:	d102      	bne.n	80087c4 <__ieee754_atan2+0x7c>
 80087be:	a53a      	add	r5, pc, #232	; (adr r5, 80088a8 <__ieee754_atan2+0x160>)
 80087c0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80087c4:	4620      	mov	r0, r4
 80087c6:	4629      	mov	r1, r5
 80087c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087cc:	4317      	orrs	r7, r2
 80087ce:	d106      	bne.n	80087de <__ieee754_atan2+0x96>
 80087d0:	f1be 0f00 	cmp.w	lr, #0
 80087d4:	da64      	bge.n	80088a0 <__ieee754_atan2+0x158>
 80087d6:	a536      	add	r5, pc, #216	; (adr r5, 80088b0 <__ieee754_atan2+0x168>)
 80087d8:	e9d5 4500 	ldrd	r4, r5, [r5]
 80087dc:	e7f2      	b.n	80087c4 <__ieee754_atan2+0x7c>
 80087de:	4542      	cmp	r2, r8
 80087e0:	d10f      	bne.n	8008802 <__ieee754_atan2+0xba>
 80087e2:	4293      	cmp	r3, r2
 80087e4:	f106 36ff 	add.w	r6, r6, #4294967295
 80087e8:	d107      	bne.n	80087fa <__ieee754_atan2+0xb2>
 80087ea:	2e02      	cmp	r6, #2
 80087ec:	d851      	bhi.n	8008892 <__ieee754_atan2+0x14a>
 80087ee:	4b3b      	ldr	r3, [pc, #236]	; (80088dc <__ieee754_atan2+0x194>)
 80087f0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80087f4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80087f8:	e7e4      	b.n	80087c4 <__ieee754_atan2+0x7c>
 80087fa:	2e02      	cmp	r6, #2
 80087fc:	d84d      	bhi.n	800889a <__ieee754_atan2+0x152>
 80087fe:	4b38      	ldr	r3, [pc, #224]	; (80088e0 <__ieee754_atan2+0x198>)
 8008800:	e7f6      	b.n	80087f0 <__ieee754_atan2+0xa8>
 8008802:	4543      	cmp	r3, r8
 8008804:	d0e4      	beq.n	80087d0 <__ieee754_atan2+0x88>
 8008806:	1a9b      	subs	r3, r3, r2
 8008808:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800880c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008810:	da21      	bge.n	8008856 <__ieee754_atan2+0x10e>
 8008812:	f1b9 0f00 	cmp.w	r9, #0
 8008816:	da01      	bge.n	800881c <__ieee754_atan2+0xd4>
 8008818:	323c      	adds	r2, #60	; 0x3c
 800881a:	db20      	blt.n	800885e <__ieee754_atan2+0x116>
 800881c:	4652      	mov	r2, sl
 800881e:	464b      	mov	r3, r9
 8008820:	4620      	mov	r0, r4
 8008822:	4629      	mov	r1, r5
 8008824:	f7f7 ff82 	bl	800072c <__aeabi_ddiv>
 8008828:	f000 f9e8 	bl	8008bfc <fabs>
 800882c:	f000 f85c 	bl	80088e8 <atan>
 8008830:	4604      	mov	r4, r0
 8008832:	460d      	mov	r5, r1
 8008834:	2e01      	cmp	r6, #1
 8008836:	d015      	beq.n	8008864 <__ieee754_atan2+0x11c>
 8008838:	2e02      	cmp	r6, #2
 800883a:	d017      	beq.n	800886c <__ieee754_atan2+0x124>
 800883c:	2e00      	cmp	r6, #0
 800883e:	d0c1      	beq.n	80087c4 <__ieee754_atan2+0x7c>
 8008840:	a31d      	add	r3, pc, #116	; (adr r3, 80088b8 <__ieee754_atan2+0x170>)
 8008842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008846:	4620      	mov	r0, r4
 8008848:	4629      	mov	r1, r5
 800884a:	f7f7 fc8d 	bl	8000168 <__aeabi_dsub>
 800884e:	a31c      	add	r3, pc, #112	; (adr r3, 80088c0 <__ieee754_atan2+0x178>)
 8008850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008854:	e016      	b.n	8008884 <__ieee754_atan2+0x13c>
 8008856:	a51c      	add	r5, pc, #112	; (adr r5, 80088c8 <__ieee754_atan2+0x180>)
 8008858:	e9d5 4500 	ldrd	r4, r5, [r5]
 800885c:	e7ea      	b.n	8008834 <__ieee754_atan2+0xec>
 800885e:	2400      	movs	r4, #0
 8008860:	2500      	movs	r5, #0
 8008862:	e7e7      	b.n	8008834 <__ieee754_atan2+0xec>
 8008864:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008868:	461d      	mov	r5, r3
 800886a:	e7ab      	b.n	80087c4 <__ieee754_atan2+0x7c>
 800886c:	a312      	add	r3, pc, #72	; (adr r3, 80088b8 <__ieee754_atan2+0x170>)
 800886e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008872:	4620      	mov	r0, r4
 8008874:	4629      	mov	r1, r5
 8008876:	f7f7 fc77 	bl	8000168 <__aeabi_dsub>
 800887a:	4602      	mov	r2, r0
 800887c:	460b      	mov	r3, r1
 800887e:	a110      	add	r1, pc, #64	; (adr r1, 80088c0 <__ieee754_atan2+0x178>)
 8008880:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008884:	f7f7 fc70 	bl	8000168 <__aeabi_dsub>
 8008888:	e77f      	b.n	800878a <__ieee754_atan2+0x42>
 800888a:	a50d      	add	r5, pc, #52	; (adr r5, 80088c0 <__ieee754_atan2+0x178>)
 800888c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008890:	e798      	b.n	80087c4 <__ieee754_atan2+0x7c>
 8008892:	a50f      	add	r5, pc, #60	; (adr r5, 80088d0 <__ieee754_atan2+0x188>)
 8008894:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008898:	e794      	b.n	80087c4 <__ieee754_atan2+0x7c>
 800889a:	2400      	movs	r4, #0
 800889c:	2500      	movs	r5, #0
 800889e:	e791      	b.n	80087c4 <__ieee754_atan2+0x7c>
 80088a0:	a509      	add	r5, pc, #36	; (adr r5, 80088c8 <__ieee754_atan2+0x180>)
 80088a2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80088a6:	e78d      	b.n	80087c4 <__ieee754_atan2+0x7c>
 80088a8:	54442d18 	.word	0x54442d18
 80088ac:	c00921fb 	.word	0xc00921fb
 80088b0:	54442d18 	.word	0x54442d18
 80088b4:	bff921fb 	.word	0xbff921fb
 80088b8:	33145c07 	.word	0x33145c07
 80088bc:	3ca1a626 	.word	0x3ca1a626
 80088c0:	54442d18 	.word	0x54442d18
 80088c4:	400921fb 	.word	0x400921fb
 80088c8:	54442d18 	.word	0x54442d18
 80088cc:	3ff921fb 	.word	0x3ff921fb
 80088d0:	54442d18 	.word	0x54442d18
 80088d4:	3fe921fb 	.word	0x3fe921fb
 80088d8:	7ff00000 	.word	0x7ff00000
 80088dc:	08009018 	.word	0x08009018
 80088e0:	08009030 	.word	0x08009030
 80088e4:	00000000 	.word	0x00000000

080088e8 <atan>:
 80088e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	4bb6      	ldr	r3, [pc, #728]	; (8008bc8 <atan+0x2e0>)
 80088ee:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80088f2:	429e      	cmp	r6, r3
 80088f4:	4604      	mov	r4, r0
 80088f6:	460d      	mov	r5, r1
 80088f8:	468b      	mov	fp, r1
 80088fa:	dd17      	ble.n	800892c <atan+0x44>
 80088fc:	4bb3      	ldr	r3, [pc, #716]	; (8008bcc <atan+0x2e4>)
 80088fe:	429e      	cmp	r6, r3
 8008900:	dc01      	bgt.n	8008906 <atan+0x1e>
 8008902:	d109      	bne.n	8008918 <atan+0x30>
 8008904:	b140      	cbz	r0, 8008918 <atan+0x30>
 8008906:	4622      	mov	r2, r4
 8008908:	462b      	mov	r3, r5
 800890a:	4620      	mov	r0, r4
 800890c:	4629      	mov	r1, r5
 800890e:	f7f7 fc2d 	bl	800016c <__adddf3>
 8008912:	4604      	mov	r4, r0
 8008914:	460d      	mov	r5, r1
 8008916:	e005      	b.n	8008924 <atan+0x3c>
 8008918:	f1bb 0f00 	cmp.w	fp, #0
 800891c:	4cac      	ldr	r4, [pc, #688]	; (8008bd0 <atan+0x2e8>)
 800891e:	f300 8121 	bgt.w	8008b64 <atan+0x27c>
 8008922:	4dac      	ldr	r5, [pc, #688]	; (8008bd4 <atan+0x2ec>)
 8008924:	4620      	mov	r0, r4
 8008926:	4629      	mov	r1, r5
 8008928:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800892c:	4baa      	ldr	r3, [pc, #680]	; (8008bd8 <atan+0x2f0>)
 800892e:	429e      	cmp	r6, r3
 8008930:	dc11      	bgt.n	8008956 <atan+0x6e>
 8008932:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008936:	429e      	cmp	r6, r3
 8008938:	dc0a      	bgt.n	8008950 <atan+0x68>
 800893a:	a38b      	add	r3, pc, #556	; (adr r3, 8008b68 <atan+0x280>)
 800893c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008940:	f7f7 fc14 	bl	800016c <__adddf3>
 8008944:	2200      	movs	r2, #0
 8008946:	4ba5      	ldr	r3, [pc, #660]	; (8008bdc <atan+0x2f4>)
 8008948:	f7f8 f856 	bl	80009f8 <__aeabi_dcmpgt>
 800894c:	2800      	cmp	r0, #0
 800894e:	d1e9      	bne.n	8008924 <atan+0x3c>
 8008950:	f04f 3aff 	mov.w	sl, #4294967295
 8008954:	e027      	b.n	80089a6 <atan+0xbe>
 8008956:	f000 f951 	bl	8008bfc <fabs>
 800895a:	4ba1      	ldr	r3, [pc, #644]	; (8008be0 <atan+0x2f8>)
 800895c:	4604      	mov	r4, r0
 800895e:	429e      	cmp	r6, r3
 8008960:	460d      	mov	r5, r1
 8008962:	f300 80b8 	bgt.w	8008ad6 <atan+0x1ee>
 8008966:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800896a:	429e      	cmp	r6, r3
 800896c:	f300 809c 	bgt.w	8008aa8 <atan+0x1c0>
 8008970:	4602      	mov	r2, r0
 8008972:	460b      	mov	r3, r1
 8008974:	f7f7 fbfa 	bl	800016c <__adddf3>
 8008978:	2200      	movs	r2, #0
 800897a:	4b98      	ldr	r3, [pc, #608]	; (8008bdc <atan+0x2f4>)
 800897c:	f7f7 fbf4 	bl	8000168 <__aeabi_dsub>
 8008980:	2200      	movs	r2, #0
 8008982:	4606      	mov	r6, r0
 8008984:	460f      	mov	r7, r1
 8008986:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800898a:	4620      	mov	r0, r4
 800898c:	4629      	mov	r1, r5
 800898e:	f7f7 fbed 	bl	800016c <__adddf3>
 8008992:	4602      	mov	r2, r0
 8008994:	460b      	mov	r3, r1
 8008996:	4630      	mov	r0, r6
 8008998:	4639      	mov	r1, r7
 800899a:	f7f7 fec7 	bl	800072c <__aeabi_ddiv>
 800899e:	f04f 0a00 	mov.w	sl, #0
 80089a2:	4604      	mov	r4, r0
 80089a4:	460d      	mov	r5, r1
 80089a6:	4622      	mov	r2, r4
 80089a8:	462b      	mov	r3, r5
 80089aa:	4620      	mov	r0, r4
 80089ac:	4629      	mov	r1, r5
 80089ae:	f7f7 fd93 	bl	80004d8 <__aeabi_dmul>
 80089b2:	4602      	mov	r2, r0
 80089b4:	460b      	mov	r3, r1
 80089b6:	4680      	mov	r8, r0
 80089b8:	4689      	mov	r9, r1
 80089ba:	f7f7 fd8d 	bl	80004d8 <__aeabi_dmul>
 80089be:	a36c      	add	r3, pc, #432	; (adr r3, 8008b70 <atan+0x288>)
 80089c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c4:	4606      	mov	r6, r0
 80089c6:	460f      	mov	r7, r1
 80089c8:	f7f7 fd86 	bl	80004d8 <__aeabi_dmul>
 80089cc:	a36a      	add	r3, pc, #424	; (adr r3, 8008b78 <atan+0x290>)
 80089ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d2:	f7f7 fbcb 	bl	800016c <__adddf3>
 80089d6:	4632      	mov	r2, r6
 80089d8:	463b      	mov	r3, r7
 80089da:	f7f7 fd7d 	bl	80004d8 <__aeabi_dmul>
 80089de:	a368      	add	r3, pc, #416	; (adr r3, 8008b80 <atan+0x298>)
 80089e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089e4:	f7f7 fbc2 	bl	800016c <__adddf3>
 80089e8:	4632      	mov	r2, r6
 80089ea:	463b      	mov	r3, r7
 80089ec:	f7f7 fd74 	bl	80004d8 <__aeabi_dmul>
 80089f0:	a365      	add	r3, pc, #404	; (adr r3, 8008b88 <atan+0x2a0>)
 80089f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f6:	f7f7 fbb9 	bl	800016c <__adddf3>
 80089fa:	4632      	mov	r2, r6
 80089fc:	463b      	mov	r3, r7
 80089fe:	f7f7 fd6b 	bl	80004d8 <__aeabi_dmul>
 8008a02:	a363      	add	r3, pc, #396	; (adr r3, 8008b90 <atan+0x2a8>)
 8008a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a08:	f7f7 fbb0 	bl	800016c <__adddf3>
 8008a0c:	4632      	mov	r2, r6
 8008a0e:	463b      	mov	r3, r7
 8008a10:	f7f7 fd62 	bl	80004d8 <__aeabi_dmul>
 8008a14:	a360      	add	r3, pc, #384	; (adr r3, 8008b98 <atan+0x2b0>)
 8008a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1a:	f7f7 fba7 	bl	800016c <__adddf3>
 8008a1e:	4642      	mov	r2, r8
 8008a20:	464b      	mov	r3, r9
 8008a22:	f7f7 fd59 	bl	80004d8 <__aeabi_dmul>
 8008a26:	a35e      	add	r3, pc, #376	; (adr r3, 8008ba0 <atan+0x2b8>)
 8008a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2c:	4680      	mov	r8, r0
 8008a2e:	4689      	mov	r9, r1
 8008a30:	4630      	mov	r0, r6
 8008a32:	4639      	mov	r1, r7
 8008a34:	f7f7 fd50 	bl	80004d8 <__aeabi_dmul>
 8008a38:	a35b      	add	r3, pc, #364	; (adr r3, 8008ba8 <atan+0x2c0>)
 8008a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3e:	f7f7 fb93 	bl	8000168 <__aeabi_dsub>
 8008a42:	4632      	mov	r2, r6
 8008a44:	463b      	mov	r3, r7
 8008a46:	f7f7 fd47 	bl	80004d8 <__aeabi_dmul>
 8008a4a:	a359      	add	r3, pc, #356	; (adr r3, 8008bb0 <atan+0x2c8>)
 8008a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a50:	f7f7 fb8a 	bl	8000168 <__aeabi_dsub>
 8008a54:	4632      	mov	r2, r6
 8008a56:	463b      	mov	r3, r7
 8008a58:	f7f7 fd3e 	bl	80004d8 <__aeabi_dmul>
 8008a5c:	a356      	add	r3, pc, #344	; (adr r3, 8008bb8 <atan+0x2d0>)
 8008a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a62:	f7f7 fb81 	bl	8000168 <__aeabi_dsub>
 8008a66:	4632      	mov	r2, r6
 8008a68:	463b      	mov	r3, r7
 8008a6a:	f7f7 fd35 	bl	80004d8 <__aeabi_dmul>
 8008a6e:	a354      	add	r3, pc, #336	; (adr r3, 8008bc0 <atan+0x2d8>)
 8008a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a74:	f7f7 fb78 	bl	8000168 <__aeabi_dsub>
 8008a78:	4632      	mov	r2, r6
 8008a7a:	463b      	mov	r3, r7
 8008a7c:	f7f7 fd2c 	bl	80004d8 <__aeabi_dmul>
 8008a80:	4602      	mov	r2, r0
 8008a82:	460b      	mov	r3, r1
 8008a84:	4640      	mov	r0, r8
 8008a86:	4649      	mov	r1, r9
 8008a88:	f7f7 fb70 	bl	800016c <__adddf3>
 8008a8c:	4622      	mov	r2, r4
 8008a8e:	462b      	mov	r3, r5
 8008a90:	f7f7 fd22 	bl	80004d8 <__aeabi_dmul>
 8008a94:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008a98:	4602      	mov	r2, r0
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	d144      	bne.n	8008b28 <atan+0x240>
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	4629      	mov	r1, r5
 8008aa2:	f7f7 fb61 	bl	8000168 <__aeabi_dsub>
 8008aa6:	e734      	b.n	8008912 <atan+0x2a>
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	4b4c      	ldr	r3, [pc, #304]	; (8008bdc <atan+0x2f4>)
 8008aac:	f7f7 fb5c 	bl	8000168 <__aeabi_dsub>
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	4606      	mov	r6, r0
 8008ab4:	460f      	mov	r7, r1
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	4629      	mov	r1, r5
 8008aba:	4b48      	ldr	r3, [pc, #288]	; (8008bdc <atan+0x2f4>)
 8008abc:	f7f7 fb56 	bl	800016c <__adddf3>
 8008ac0:	4602      	mov	r2, r0
 8008ac2:	460b      	mov	r3, r1
 8008ac4:	4630      	mov	r0, r6
 8008ac6:	4639      	mov	r1, r7
 8008ac8:	f7f7 fe30 	bl	800072c <__aeabi_ddiv>
 8008acc:	f04f 0a01 	mov.w	sl, #1
 8008ad0:	4604      	mov	r4, r0
 8008ad2:	460d      	mov	r5, r1
 8008ad4:	e767      	b.n	80089a6 <atan+0xbe>
 8008ad6:	4b43      	ldr	r3, [pc, #268]	; (8008be4 <atan+0x2fc>)
 8008ad8:	429e      	cmp	r6, r3
 8008ada:	da1a      	bge.n	8008b12 <atan+0x22a>
 8008adc:	2200      	movs	r2, #0
 8008ade:	4b42      	ldr	r3, [pc, #264]	; (8008be8 <atan+0x300>)
 8008ae0:	f7f7 fb42 	bl	8000168 <__aeabi_dsub>
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	4606      	mov	r6, r0
 8008ae8:	460f      	mov	r7, r1
 8008aea:	4620      	mov	r0, r4
 8008aec:	4629      	mov	r1, r5
 8008aee:	4b3e      	ldr	r3, [pc, #248]	; (8008be8 <atan+0x300>)
 8008af0:	f7f7 fcf2 	bl	80004d8 <__aeabi_dmul>
 8008af4:	2200      	movs	r2, #0
 8008af6:	4b39      	ldr	r3, [pc, #228]	; (8008bdc <atan+0x2f4>)
 8008af8:	f7f7 fb38 	bl	800016c <__adddf3>
 8008afc:	4602      	mov	r2, r0
 8008afe:	460b      	mov	r3, r1
 8008b00:	4630      	mov	r0, r6
 8008b02:	4639      	mov	r1, r7
 8008b04:	f7f7 fe12 	bl	800072c <__aeabi_ddiv>
 8008b08:	f04f 0a02 	mov.w	sl, #2
 8008b0c:	4604      	mov	r4, r0
 8008b0e:	460d      	mov	r5, r1
 8008b10:	e749      	b.n	80089a6 <atan+0xbe>
 8008b12:	4602      	mov	r2, r0
 8008b14:	460b      	mov	r3, r1
 8008b16:	2000      	movs	r0, #0
 8008b18:	4934      	ldr	r1, [pc, #208]	; (8008bec <atan+0x304>)
 8008b1a:	f7f7 fe07 	bl	800072c <__aeabi_ddiv>
 8008b1e:	f04f 0a03 	mov.w	sl, #3
 8008b22:	4604      	mov	r4, r0
 8008b24:	460d      	mov	r5, r1
 8008b26:	e73e      	b.n	80089a6 <atan+0xbe>
 8008b28:	4b31      	ldr	r3, [pc, #196]	; (8008bf0 <atan+0x308>)
 8008b2a:	4e32      	ldr	r6, [pc, #200]	; (8008bf4 <atan+0x30c>)
 8008b2c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b34:	f7f7 fb18 	bl	8000168 <__aeabi_dsub>
 8008b38:	4622      	mov	r2, r4
 8008b3a:	462b      	mov	r3, r5
 8008b3c:	f7f7 fb14 	bl	8000168 <__aeabi_dsub>
 8008b40:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008b44:	4602      	mov	r2, r0
 8008b46:	460b      	mov	r3, r1
 8008b48:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008b4c:	f7f7 fb0c 	bl	8000168 <__aeabi_dsub>
 8008b50:	f1bb 0f00 	cmp.w	fp, #0
 8008b54:	4604      	mov	r4, r0
 8008b56:	460d      	mov	r5, r1
 8008b58:	f6bf aee4 	bge.w	8008924 <atan+0x3c>
 8008b5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b60:	461d      	mov	r5, r3
 8008b62:	e6df      	b.n	8008924 <atan+0x3c>
 8008b64:	4d24      	ldr	r5, [pc, #144]	; (8008bf8 <atan+0x310>)
 8008b66:	e6dd      	b.n	8008924 <atan+0x3c>
 8008b68:	8800759c 	.word	0x8800759c
 8008b6c:	7e37e43c 	.word	0x7e37e43c
 8008b70:	e322da11 	.word	0xe322da11
 8008b74:	3f90ad3a 	.word	0x3f90ad3a
 8008b78:	24760deb 	.word	0x24760deb
 8008b7c:	3fa97b4b 	.word	0x3fa97b4b
 8008b80:	a0d03d51 	.word	0xa0d03d51
 8008b84:	3fb10d66 	.word	0x3fb10d66
 8008b88:	c54c206e 	.word	0xc54c206e
 8008b8c:	3fb745cd 	.word	0x3fb745cd
 8008b90:	920083ff 	.word	0x920083ff
 8008b94:	3fc24924 	.word	0x3fc24924
 8008b98:	5555550d 	.word	0x5555550d
 8008b9c:	3fd55555 	.word	0x3fd55555
 8008ba0:	2c6a6c2f 	.word	0x2c6a6c2f
 8008ba4:	bfa2b444 	.word	0xbfa2b444
 8008ba8:	52defd9a 	.word	0x52defd9a
 8008bac:	3fadde2d 	.word	0x3fadde2d
 8008bb0:	af749a6d 	.word	0xaf749a6d
 8008bb4:	3fb3b0f2 	.word	0x3fb3b0f2
 8008bb8:	fe231671 	.word	0xfe231671
 8008bbc:	3fbc71c6 	.word	0x3fbc71c6
 8008bc0:	9998ebc4 	.word	0x9998ebc4
 8008bc4:	3fc99999 	.word	0x3fc99999
 8008bc8:	440fffff 	.word	0x440fffff
 8008bcc:	7ff00000 	.word	0x7ff00000
 8008bd0:	54442d18 	.word	0x54442d18
 8008bd4:	bff921fb 	.word	0xbff921fb
 8008bd8:	3fdbffff 	.word	0x3fdbffff
 8008bdc:	3ff00000 	.word	0x3ff00000
 8008be0:	3ff2ffff 	.word	0x3ff2ffff
 8008be4:	40038000 	.word	0x40038000
 8008be8:	3ff80000 	.word	0x3ff80000
 8008bec:	bff00000 	.word	0xbff00000
 8008bf0:	08009068 	.word	0x08009068
 8008bf4:	08009048 	.word	0x08009048
 8008bf8:	3ff921fb 	.word	0x3ff921fb

08008bfc <fabs>:
 8008bfc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008c00:	4619      	mov	r1, r3
 8008c02:	4770      	bx	lr

08008c04 <_init>:
 8008c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c06:	bf00      	nop
 8008c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c0a:	bc08      	pop	{r3}
 8008c0c:	469e      	mov	lr, r3
 8008c0e:	4770      	bx	lr

08008c10 <_fini>:
 8008c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c12:	bf00      	nop
 8008c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c16:	bc08      	pop	{r3}
 8008c18:	469e      	mov	lr, r3
 8008c1a:	4770      	bx	lr
