{"version":"1.1.0","info":[["/Users/yangj/Projects/research/rtllm_augment/reverse_32_vec/final.v",[[[[[["multiplier",[[0,0],[9,2]],[[0,7],[0,17]],[],["module"]],[47,8]],[[["WIDTH",[[1,4],[1,23]],[[1,14],[1,19]],["multiplier"],["parameter-port","parameter"]],["PIPELINE_STAGES",[[2,4],[2,33]],[[2,14],[2,29]],["multiplier"],["parameter-port","parameter"]],["a",[[4,4],[4,23]],[[4,22],[4,23]],["multiplier"],["port","input"]],["b",[[5,4],[5,23]],[[5,22],[5,23]],["multiplier"],["port","input"]],["product",[[6,4],[6,32]],[[6,25],[6,32]],["multiplier"],["port","output"]],["clk",[[7,4],[7,13]],[[7,10],[7,13]],["multiplier"],["port","input"]],["reset",[[8,4],[8,15]],[[8,10],[8,15]],["multiplier"],["port","input"]],["a_pipe",[[12,4],[12,48]],[[12,20],[12,26]],["multiplier"],["variable","reg"]],["b_pipe",[[13,4],[13,48]],[[13,20],[13,26]],["multiplier"],["variable","reg"]],["product_pipe",[[14,4],[14,56]],[[14,22],[14,34]],["multiplier"],["variable","reg"]],["mult_result",[[17,4],[17,90]],[[17,23],[17,34]],["multiplier"],["variable","wire"]],["i",[[20,4],[20,13]],[[20,12],[20,13]],["multiplier"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/accu/testbench.v",[[[[[["tb_valid_ready",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[88,9]],[[["PERIOD",[[5,0],[5,23]],[[5,10],[5,16]],["tb_valid_ready"],["parameter"]],["clk",[[6,0],[6,46]],[[6,6],[6,9]],["tb_valid_ready"],["variable","reg"]],["rst_n",[[7,0],[7,46]],[[7,6],[7,11]],["tb_valid_ready"],["variable","reg"]],["data_in",[[8,0],[8,46]],[[8,13],[8,20]],["tb_valid_ready"],["variable","reg"]],["valid_in",[[9,0],[9,46]],[[9,6],[9,14]],["tb_valid_ready"],["variable","reg"]],["valid_out",[[11,0],[11,15]],[[11,6],[11,15]],["tb_valid_ready"],["variable","wire"]],["data_out",[[12,0],[12,21]],[[12,13],[12,21]],["tb_valid_ready"],["variable","wire"]],["uut",[[25,0],[33,1]],[[25,6],[25,9]],["tb_valid_ready"],["instance","accu"]],["result",[[56,0],[56,22]],[[56,10],[56,16]],["tb_valid_ready"],["variable","reg"]],["i",[[63,0],[63,9]],[[63,8],[63,9]],["tb_valid_ready"],["variable","integer"]],["casenum",[[64,0],[64,19]],[[64,8],[64,15]],["tb_valid_ready"],["variable","integer"]],["error",[[65,0],[65,17]],[[65,8],[65,13]],["tb_valid_ready"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/accu/verified_accu.v",[[[[[["verified_accu",[[2,0],[10,2]],[[2,7],[2,20]],[],["module"]],[76,8]],[[["clk",[[3,4],[3,27]],[[3,24],[3,27]],["verified_accu"],["port","input"]],["rst_n",[[4,4],[4,29]],[[4,24],[4,29]],["verified_accu"],["port","input"]],["data_in",[[5,4],[5,31]],[[5,24],[5,31]],["verified_accu"],["port","input"]],["valid_in",[[6,4],[6,32]],[[6,24],[6,32]],["verified_accu"],["port","input"]],["valid_out",[[8,4],[8,33]],[[8,24],[8,33]],["verified_accu"],["port","reg"]],["data_out",[[9,4],[9,32]],[[9,24],[9,32]],["verified_accu"],["port","reg"]],["count",[[12,3],[12,18]],[[12,13],[12,18]],["verified_accu"],["variable","reg"]],["add_cnt",[[13,3],[13,15]],[[13,8],[13,15]],["verified_accu"],["variable","wire"]],["ready_add",[[14,3],[14,17]],[[14,8],[14,17]],["verified_accu"],["variable","wire"]],["end_cnt",[[15,3],[15,15]],[[15,8],[15,15]],["verified_accu"],["variable","wire"]],["data_out_reg",[[16,3],[16,27]],[[16,15],[16,27]],["verified_accu"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_16bit/testbench.v",[[[[[["add16_tb",[[2,0],[2,18]],[[2,7],[2,15]],[],["module"]],[47,8]],[[["a",[[4,4],[4,16]],[[4,15],[4,16]],["add16_tb"],["variable","reg"]],["b",[[5,4],[5,16]],[[5,15],[5,16]],["add16_tb"],["variable","reg"]],["Cin",[[6,4],[6,11]],[[6,8],[6,11]],["add16_tb"],["variable","reg"]],["y",[[8,4],[8,17]],[[8,16],[8,17]],["add16_tb"],["variable","wire"]],["Co",[[9,4],[9,11]],[[9,9],[9,11]],["add16_tb"],["variable","wire"]],["tb_sum",[[11,4],[11,22]],[[11,16],[11,22]],["add16_tb"],["variable","wire"]],["tb_co",[[12,4],[12,14]],[[12,9],[12,14]],["add16_tb"],["variable","wire"]],["i",[[17,4],[17,13]],[[17,12],[17,13]],["add16_tb"],["variable","integer"]],["error",[[18,4],[18,21]],[[18,12],[18,17]],["add16_tb"],["variable","integer"]],["uut",[[38,4],[45,5]],[[38,16],[38,19]],["add16_tb"],["instance","adder_16bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_16bit/verified_adder_16bit.v",[[[[[["verified_adder_16bit",[[0,0],[6,2]],[[0,7],[0,27]],[],["module"]],[27,0]],[[["a",[[1,4],[1,23]],[[1,22],[1,23]],["verified_adder_16bit"],["port","wire"]],["b",[[2,4],[2,23]],[[2,22],[2,23]],["verified_adder_16bit"],["port","wire"]],["Cin",[[3,4],[3,18]],[[3,15],[3,18]],["verified_adder_16bit"],["port","wire"]],["y",[[4,4],[4,24]],[[4,23],[4,24]],["verified_adder_16bit"],["port","wire"]],["Co",[[5,4],[5,18]],[[5,16],[5,18]],["verified_adder_16bit"],["port","wire"]],["Co_temp",[[8,4],[8,16]],[[8,9],[8,16]],["verified_adder_16bit"],["variable","wire"]],["add8_inst1",[[10,4],[16,5]],[[10,9],[10,19]],["verified_adder_16bit"],["instance","add8"]],["add8_inst2",[[18,4],[24,5]],[[18,9],[18,19]],["verified_adder_16bit"],["instance","add8"]]]]],[[["add8",[[28,0],[34,2]],[[28,7],[28,11]],[],["module"]],[55,0]],[[["a",[[29,4],[29,22]],[[29,21],[29,22]],["add8"],["port","wire"]],["b",[[30,4],[30,22]],[[30,21],[30,22]],["add8"],["port","wire"]],["Cin",[[31,4],[31,18]],[[31,15],[31,18]],["add8"],["port","wire"]],["y",[[32,4],[32,23]],[[32,22],[32,23]],["add8"],["port","wire"]],["Co",[[33,4],[33,18]],[[33,16],[33,18]],["add8"],["port","wire"]],["Co_temp",[[36,4],[36,16]],[[36,9],[36,16]],["add8"],["variable","wire"]],["add4_inst1",[[38,4],[44,5]],[[38,9],[38,19]],["add8"],["instance","add4"]],["add4_inst2",[[46,4],[52,5]],[[46,9],[46,19]],["add8"],["instance","add4"]]]]],[[["add4",[[56,0],[62,2]],[[56,7],[56,11]],[],["module"]],[83,0]],[[["a",[[57,4],[57,22]],[[57,21],[57,22]],["add4"],["port","wire"]],["b",[[58,4],[58,22]],[[58,21],[58,22]],["add4"],["port","wire"]],["Cin",[[59,4],[59,18]],[[59,15],[59,18]],["add4"],["port","wire"]],["y",[[60,4],[60,23]],[[60,22],[60,23]],["add4"],["port","wire"]],["Co",[[61,4],[61,18]],[[61,16],[61,18]],["add4"],["port","wire"]],["Co_temp",[[64,4],[64,16]],[[64,9],[64,16]],["add4"],["variable","wire"]],["add2_inst1",[[66,4],[72,5]],[[66,9],[66,19]],["add4"],["instance","add2"]],["add2_inst2",[[74,4],[80,5]],[[74,9],[74,19]],["add4"],["instance","add2"]]]]],[[["add2",[[84,0],[90,2]],[[84,7],[84,11]],[],["module"]],[111,0]],[[["a",[[85,4],[85,22]],[[85,21],[85,22]],["add2"],["port","wire"]],["b",[[86,4],[86,22]],[[86,21],[86,22]],["add2"],["port","wire"]],["Cin",[[87,4],[87,18]],[[87,15],[87,18]],["add2"],["port","wire"]],["y",[[88,4],[88,23]],[[88,22],[88,23]],["add2"],["port","wire"]],["Co",[[89,4],[89,18]],[[89,16],[89,18]],["add2"],["port","wire"]],["Co_temp",[[92,4],[92,16]],[[92,9],[92,16]],["add2"],["variable","wire"]],["add1_inst1",[[94,4],[100,5]],[[94,9],[94,19]],["add2"],["instance","add1"]],["add1_inst2",[[102,4],[108,5]],[[102,9],[102,19]],["add2"],["instance","add1"]]]]],[[["add1",[[112,0],[118,2]],[[112,7],[112,11]],[],["module"]],[122,8]],[[["a",[[113,4],[113,16]],[[113,15],[113,16]],["add1"],["port","wire"]],["b",[[114,4],[114,16]],[[114,15],[114,16]],["add1"],["port","wire"]],["Cin",[[115,4],[115,18]],[[115,15],[115,18]],["add1"],["port","wire"]],["y",[[116,4],[116,17]],[[116,16],[116,17]],["add1"],["port","wire"]],["Co",[[117,4],[117,18]],[[117,16],[117,18]],["add1"],["port","wire"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_32bit/testbench.v",[[[[[["adder32_tb",[[1,0],[1,18]],[[1,7],[1,17]],[],["module"]],[38,8]],[[["A",[[3,2],[3,14]],[[3,13],[3,14]],["adder32_tb"],["variable","reg"]],["B",[[4,2],[4,14]],[[4,13],[4,14]],["adder32_tb"],["variable","reg"]],["S",[[5,2],[5,15]],[[5,14],[5,15]],["adder32_tb"],["variable","wire"]],["C32",[[6,2],[6,10]],[[6,7],[6,10]],["adder32_tb"],["variable","wire"]],["i",[[8,2],[8,11]],[[8,10],[8,11]],["adder32_tb"],["variable","integer"]],["error",[[9,2],[9,19]],[[9,10],[9,15]],["adder32_tb"],["variable","integer"]],["expected_sum",[[10,2],[10,25]],[[10,13],[10,25]],["adder32_tb"],["variable","reg"]],["uut",[[13,2],[18,3]],[[13,14],[13,17]],["adder32_tb"],["instance","adder_32bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_32bit/verified_adder_32bit.v",[[[[[["verified_adder_32bit",[[0,0],[0,39]],[[0,7],[0,27]],[],["module"]],[30,0]],[[["A",[[1,11],[1,19]],[[1,18],[1,19]],["verified_adder_32bit"],["port"]],["B",[[0,30],[0,31]],[[0,30],[0,31]],["verified_adder_32bit"],["port","A"]],["S",[[0,32],[0,33]],[[0,32],[0,33]],["verified_adder_32bit"],["port","B"]],["C32",[[0,34],[0,37]],[[0,34],[0,37]],["verified_adder_32bit"],["port","S"]],["B",[[2,11],[2,19]],[[2,18],[2,19]],["verified_adder_32bit"],["port"]],["S",[[3,12],[3,20]],[[3,19],[3,20]],["verified_adder_32bit"],["port"]],["C32",[[4,12],[4,15]],[[4,12],[4,15]],["verified_adder_32bit"],["port"]],["px1",[[6,5],[6,13]],[[6,10],[6,13]],["verified_adder_32bit"],["variable","wire"]],["gx1",[[6,5],[6,17]],[[6,14],[6,17]],["verified_adder_32bit"],["variable","px1"]],["px2",[[6,5],[6,21]],[[6,18],[6,21]],["verified_adder_32bit"],["variable","gx1"]],["gx2",[[6,5],[6,25]],[[6,22],[6,25]],["verified_adder_32bit"],["variable","px2"]],["c16",[[7,5],[7,13]],[[7,10],[7,13]],["verified_adder_32bit"],["variable","wire"]],["CLA1",[[9,2],[16,5]],[[9,9],[9,13]],["verified_adder_32bit"],["instance","CLA_16"]],["CLA2",[[18,2],[25,5]],[[18,9],[18,13]],["verified_adder_32bit"],["instance","CLA_16"]]]]],[[["CLA_16",[[31,0],[31,30]],[[31,7],[31,13]],[],["module"]],[88,0]],[[["A",[[32,10],[32,18]],[[32,17],[32,18]],["CLA_16"],["port"]],["B",[[31,16],[31,17]],[[31,16],[31,17]],["CLA_16"],["port","A"]],["c0",[[31,18],[31,20]],[[31,18],[31,20]],["CLA_16"],["port","B"]],["S",[[31,21],[31,22]],[[31,21],[31,22]],["CLA_16"],["port","c0"]],["px",[[31,23],[31,25]],[[31,23],[31,25]],["CLA_16"],["port","S"]],["gx",[[31,26],[31,28]],[[31,26],[31,28]],["CLA_16"],["port","px"]],["B",[[33,10],[33,18]],[[33,17],[33,18]],["CLA_16"],["port"]],["c0",[[34,10],[34,12]],[[34,10],[34,12]],["CLA_16"],["port"]],["gx",[[35,11],[35,13]],[[35,11],[35,13]],["CLA_16"],["port"]],["px",[[35,13],[35,16]],[[35,14],[35,16]],["CLA_16"],["port","gx"]],["S",[[36,11],[36,19]],[[36,18],[36,19]],["CLA_16"],["port"]],["c4",[[38,4],[38,11]],[[38,9],[38,11]],["CLA_16"],["variable","wire"]],["c8",[[38,4],[38,14]],[[38,12],[38,14]],["CLA_16"],["variable","c4"]],["c12",[[38,4],[38,18]],[[38,15],[38,18]],["CLA_16"],["variable","c8"]],["Pm1",[[39,4],[39,12]],[[39,9],[39,12]],["CLA_16"],["variable","wire"]],["Gm1",[[39,4],[39,16]],[[39,13],[39,16]],["CLA_16"],["variable","Pm1"]],["Pm2",[[39,4],[39,20]],[[39,17],[39,20]],["CLA_16"],["variable","Gm1"]],["Gm2",[[39,4],[39,24]],[[39,21],[39,24]],["CLA_16"],["variable","Pm2"]],["Pm3",[[39,4],[39,28]],[[39,25],[39,28]],["CLA_16"],["variable","Gm2"]],["Gm3",[[39,4],[39,32]],[[39,29],[39,32]],["CLA_16"],["variable","Pm3"]],["Pm4",[[39,4],[39,36]],[[39,33],[39,36]],["CLA_16"],["variable","Gm3"]],["Gm4",[[39,4],[39,40]],[[39,37],[39,40]],["CLA_16"],["variable","Pm4"]],["adder1",[[41,4],[49,5]],[[41,12],[41,18]],["CLA_16"],["instance","adder_4"]],["adder2",[[51,4],[59,5]],[[51,12],[51,18]],["CLA_16"],["instance","adder_4"]],["adder3",[[61,4],[69,5]],[[61,12],[61,18]],["CLA_16"],["instance","adder_4"]],["adder4",[[71,4],[79,5]],[[71,12],[71,18]],["CLA_16"],["instance","adder_4"]]]]],[[["adder_4",[[89,0],[89,34]],[[89,7],[89,14]],[],["module"]],[161,0]],[[["x",[[90,12],[90,19]],[[90,18],[90,19]],["adder_4"],["port"]],["y",[[89,17],[89,18]],[[89,17],[89,18]],["adder_4"],["port","x"]],["c0",[[89,19],[89,21]],[[89,19],[89,21]],["adder_4"],["port","y"]],["c4",[[89,22],[89,24]],[[89,22],[89,24]],["adder_4"],["port","c0"]],["F",[[89,25],[89,26]],[[89,25],[89,26]],["adder_4"],["port","c4"]],["Gm",[[89,27],[89,29]],[[89,27],[89,29]],["adder_4"],["port","F"]],["Pm",[[93,18],[93,21]],[[93,19],[93,21]],["adder_4"],["port","Gm"]],["y",[[91,12],[91,19]],[[91,18],[91,19]],["adder_4"],["port"]],["c0",[[92,12],[92,14]],[[92,12],[92,14]],["adder_4"],["port"]],["c4",[[93,13],[93,15]],[[93,13],[93,15]],["adder_4"],["port"]],["Gm",[[93,15],[93,18]],[[93,16],[93,18]],["adder_4"],["port","c4"]],["F",[[94,13],[94,20]],[[94,19],[94,20]],["adder_4"],["port"]],["p1",[[96,6],[96,13]],[[96,11],[96,13]],["adder_4"],["variable","wire"]],["p2",[[96,6],[96,16]],[[96,14],[96,16]],["adder_4"],["variable","p1"]],["p3",[[96,6],[96,19]],[[96,17],[96,19]],["adder_4"],["variable","p2"]],["p4",[[96,6],[96,22]],[[96,20],[96,22]],["adder_4"],["variable","p3"]],["g1",[[96,6],[96,25]],[[96,23],[96,25]],["adder_4"],["variable","p4"]],["g2",[[96,6],[96,28]],[[96,26],[96,28]],["adder_4"],["variable","g1"]],["g3",[[96,6],[96,31]],[[96,29],[96,31]],["adder_4"],["variable","g2"]],["g4",[[96,6],[96,34]],[[96,32],[96,34]],["adder_4"],["variable","g3"]],["c1",[[97,6],[97,13]],[[97,11],[97,13]],["adder_4"],["variable","wire"]],["c2",[[97,6],[97,16]],[[97,14],[97,16]],["adder_4"],["variable","c1"]],["c3",[[97,6],[97,19]],[[97,17],[97,19]],["adder_4"],["variable","c2"]],["adder1",[[98,6],[104,17]],[[98,12],[98,18]],["adder_4"],["instance","adder"]],["adder2",[[106,6],[112,17]],[[106,12],[106,18]],["adder_4"],["instance","adder"]],["adder3",[[114,6],[120,17]],[[114,12],[114,18]],["adder_4"],["instance","adder"]],["adder4",[[122,6],[128,17]],[[122,12],[122,18]],["adder_4"],["instance","adder"]],["CLA",[[130,8],[144,9]],[[130,12],[130,15]],["adder_4"],["instance","CLA"]]]]],[[["CLA",[[162,0],[162,51]],[[162,7],[162,10]],[],["module"]],[172,0]],[[["c0",[[164,11],[164,13]],[[164,11],[164,13]],["CLA"],["port"]],["c1",[[162,14],[162,16]],[[162,14],[162,16]],["CLA"],["port","c0"]],["c2",[[165,14],[165,17]],[[165,15],[165,17]],["CLA"],["port","c1"]],["c3",[[165,17],[165,20]],[[165,18],[165,20]],["CLA"],["port","c2"]],["c4",[[165,20],[165,23]],[[165,21],[165,23]],["CLA"],["port","c3"]],["p1",[[162,26],[162,28]],[[162,26],[162,28]],["CLA"],["port","c4"]],["p2",[[164,28],[164,31]],[[164,29],[164,31]],["CLA"],["port","p1"]],["p3",[[164,31],[164,34]],[[164,32],[164,34]],["CLA"],["port","p2"]],["p4",[[164,34],[164,37]],[[164,35],[164,37]],["CLA"],["port","p3"]],["g1",[[162,38],[162,40]],[[162,38],[162,40]],["CLA"],["port","p4"]],["g2",[[164,16],[164,19]],[[164,17],[164,19]],["CLA"],["port","g1"]],["g3",[[164,19],[164,22]],[[164,20],[164,22]],["CLA"],["port","g2"]],["g4",[[164,22],[164,25]],[[164,23],[164,25]],["CLA"],["port","g3"]],["g1",[[164,13],[164,16]],[[164,14],[164,16]],["CLA"],["port","c0"]],["p1",[[164,25],[164,28]],[[164,26],[164,28]],["CLA"],["port","g4"]],["c1",[[165,12],[165,14]],[[165,12],[165,14]],["CLA"],["port"]]]]],[[["adder",[[173,0],[173,29]],[[173,7],[173,12]],[],["module"]],[180,8]],[[["X",[[175,8],[175,9]],[[175,8],[175,9]],["adder"],["port"]],["Y",[[175,9],[175,11]],[[175,10],[175,11]],["adder"],["port","X"]],["Cin",[[175,11],[175,15]],[[175,12],[175,15]],["adder"],["port","Y"]],["F",[[173,21],[173,22]],[[173,21],[173,22]],["adder"],["port","Cin"]],["Cout",[[176,10],[176,15]],[[176,11],[176,15]],["adder"],["port","F"]],["F",[[176,9],[176,10]],[[176,9],[176,10]],["adder"],["port"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_8bit/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[41,8]],[[["a",[[4,2],[4,13]],[[4,12],[4,13]],["testbench"],["variable","reg"]],["b",[[5,2],[5,13]],[[5,12],[5,13]],["testbench"],["variable","reg"]],["cin",[[6,2],[6,9]],[[6,6],[6,9]],["testbench"],["variable","reg"]],["sum",[[7,2],[7,16]],[[7,13],[7,16]],["testbench"],["variable","wire"]],["cout",[[8,2],[8,11]],[[8,7],[8,11]],["testbench"],["variable","wire"]],["i",[[10,2],[10,11]],[[10,10],[10,11]],["testbench"],["variable","integer"]],["fail_count",[[11,2],[11,20]],[[11,10],[11,20]],["testbench"],["variable","integer"]],["error",[[12,2],[12,19]],[[12,10],[12,15]],["testbench"],["variable","integer"]],["uut",[[15,2],[21,3]],[[15,13],[15,16]],["testbench"],["instance","adder_8bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_8bit/verified_adder_8bit.v",[[[[[["verified_adder_8bit",[[0,0],[4,17]],[[0,7],[0,26]],[],["module"]],[19,0]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["verified_adder_8bit"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["verified_adder_8bit"],["port","a"]],["cin",[[2,4],[2,13]],[[2,10],[2,13]],["verified_adder_8bit"],["port","input"]],["sum",[[3,4],[3,20]],[[3,17],[3,20]],["verified_adder_8bit"],["port","output"]],["cout",[[4,4],[4,15]],[[4,11],[4,15]],["verified_adder_8bit"],["port","output"]],["c",[[6,4],[6,16]],[[6,15],[6,16]],["verified_adder_8bit"],["variable","wire"]],["FA0",[[8,4],[8,77]],[[8,15],[8,18]],["verified_adder_8bit"],["instance","full_adder"]],["FA1",[[9,4],[9,78]],[[9,15],[9,18]],["verified_adder_8bit"],["instance","full_adder"]],["FA2",[[10,4],[10,78]],[[10,15],[10,18]],["verified_adder_8bit"],["instance","full_adder"]],["FA3",[[11,4],[11,78]],[[11,15],[11,18]],["verified_adder_8bit"],["instance","full_adder"]],["FA4",[[12,4],[12,78]],[[12,15],[12,18]],["verified_adder_8bit"],["instance","full_adder"]],["FA5",[[13,4],[13,78]],[[13,15],[13,18]],["verified_adder_8bit"],["instance","full_adder"]],["FA6",[[14,4],[14,78]],[[14,15],[14,18]],["verified_adder_8bit"],["instance","full_adder"]],["FA7",[[15,4],[15,78]],[[15,15],[15,18]],["verified_adder_8bit"],["instance","full_adder"]]]]],[[["full_adder",[[20,0],[20,54]],[[20,7],[20,17]],[],["module"]],[22,8]],[[["a",[[20,19],[20,26]],[[20,25],[20,26]],["full_adder"],["port","input"]],["b",[[20,28],[20,29]],[[20,28],[20,29]],["full_adder"],["port","a"]],["cin",[[20,31],[20,34]],[[20,31],[20,34]],["full_adder"],["port","b"]],["sum",[[20,36],[20,46]],[[20,43],[20,46]],["full_adder"],["port","output"]],["cout",[[20,48],[20,52]],[[20,48],[20,52]],["full_adder"],["port","sum"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_bcd/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[58,9]],[[["A",[[4,2],[4,13]],[[4,12],[4,13]],["testbench"],["variable","reg"]],["B",[[5,2],[5,13]],[[5,12],[5,13]],["testbench"],["variable","reg"]],["Cin",[[6,2],[6,9]],[[6,6],[6,9]],["testbench"],["variable","reg"]],["Sum",[[7,2],[7,16]],[[7,13],[7,16]],["testbench"],["variable","wire"]],["Cout",[[8,2],[8,11]],[[8,7],[8,11]],["testbench"],["variable","wire"]],["i",[[10,2],[10,11]],[[10,10],[10,11]],["testbench"],["variable","integer"]],["error",[[11,2],[11,19]],[[11,10],[11,15]],["testbench"],["variable","integer"]],["expected_sum",[[12,2],[12,24]],[[12,12],[12,24]],["testbench"],["variable","reg"]],["uut",[[15,2],[21,3]],[[15,12],[15,15]],["testbench"],["instance","adder_bcd"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_bcd/verified_adder_bcd.v",[[[[[["adder_bcd",[[0,0],[6,2]],[[0,7],[0,16]],[],["module"]],[21,9]],[[["A",[[1,4],[1,18]],[[1,17],[1,18]],["adder_bcd"],["port","input"]],["B",[[2,4],[2,18]],[[2,17],[2,18]],["adder_bcd"],["port","input"]],["Cin",[[3,4],[3,14]],[[3,11],[3,14]],["adder_bcd"],["port","input"]],["Sum",[[4,4],[4,20]],[[4,17],[4,20]],["adder_bcd"],["port","output"]],["Cout",[[5,4],[5,15]],[[5,11],[5,15]],["adder_bcd"],["port","output"]],["temp_sum",[[7,4],[7,23]],[[7,15],[7,23]],["adder_bcd"],["variable","wire"]],["corrected_sum",[[8,4],[8,28]],[[8,15],[8,28]],["adder_bcd"],["variable","wire"]],["carry_out",[[9,4],[9,18]],[[9,9],[9,18]],["adder_bcd"],["variable","wire"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_pipe_64bit/testbench.v",[[[[[["tb_adder64",[[0,0],[0,20]],[[0,7],[0,17]],[],["module"]],[78,8]],[[["DATA_WIDTH",[[2,2],[2,28]],[[2,12],[2,22]],["tb_adder64"],["parameter"]],["STG_WIDTH",[[3,2],[3,27]],[[3,12],[3,21]],["tb_adder64"],["parameter"]],["CLK",[[5,2],[5,9]],[[5,6],[5,9]],["tb_adder64"],["variable","reg"]],["RST",[[6,2],[6,9]],[[6,6],[6,9]],["tb_adder64"],["variable","reg"]],["i_en",[[7,2],[7,10]],[[7,6],[7,10]],["tb_adder64"],["variable","reg"]],["o_en",[[8,2],[8,11]],[[8,7],[8,11]],["tb_adder64"],["variable","wire"]],["PLUS_A",[[9,2],[9,29]],[[9,23],[9,29]],["tb_adder64"],["variable","reg"]],["PLUS_B",[[10,2],[10,29]],[[10,23],[10,29]],["tb_adder64"],["variable","reg"]],["SUM_OUT",[[11,2],[11,29]],[[11,22],[11,29]],["tb_adder64"],["variable","wire"]],["sum_out_golden",[[12,2],[12,36]],[[12,22],[12,36]],["tb_adder64"],["variable","wire"]],["sum_out_golden_ff1",[[13,2],[13,39]],[[13,21],[13,39]],["tb_adder64"],["variable","reg"]],["sum_out_golden_ff2",[[14,2],[14,39]],[[14,21],[14,39]],["tb_adder64"],["variable","reg"]],["sum_out_golden_ff3",[[15,2],[15,39]],[[15,21],[15,39]],["tb_adder64"],["variable","reg"]],["sum_out_golden_ff4",[[16,2],[16,39]],[[16,21],[16,39]],["tb_adder64"],["variable","reg"]],["error",[[22,2],[22,19]],[[22,10],[22,15]],["tb_adder64"],["variable","integer"]],["u_pip_add64",[[64,2],[76,3]],[[68,2],[68,13]],["tb_adder64"],["instance","adder_pipe_64bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/adder_pipe_64bit/verified_adder_64bit.v",[[[[[["verified_adder_64bit",[[0,0],[13,2]],[[0,7],[0,27]],[],["module"]],[194,8]],[[["DATA_WIDTH",[[2,4],[2,29]],[[2,14],[2,24]],["verified_adder_64bit"],["parameter-port","parameter"]],["STG_WIDTH",[[3,4],[3,28]],[[3,14],[3,23]],["verified_adder_64bit"],["parameter-port","parameter"]],["clk",[[6,4],[6,13]],[[6,10],[6,13]],["verified_adder_64bit"],["port","input"]],["rst_n",[[7,4],[7,15]],[[7,10],[7,15]],["verified_adder_64bit"],["port","input"]],["i_en",[[8,4],[8,14]],[[8,10],[8,14]],["verified_adder_64bit"],["port","input"]],["adda",[[9,4],[9,31]],[[9,27],[9,31]],["verified_adder_64bit"],["port","input"]],["addb",[[10,4],[10,31]],[[10,27],[10,31]],["verified_adder_64bit"],["port","input"]],["result",[[11,4],[11,32]],[[11,26],[11,32]],["verified_adder_64bit"],["port","output"]],["o_en",[[12,4],[12,19]],[[12,15],[12,19]],["verified_adder_64bit"],["port","reg"]],["stage1",[[15,0],[15,10]],[[15,4],[15,10]],["verified_adder_64bit"],["variable","reg"]],["stage2",[[16,0],[16,10]],[[16,4],[16,10]],["verified_adder_64bit"],["variable","reg"]],["stage3",[[17,0],[17,10]],[[17,4],[17,10]],["verified_adder_64bit"],["variable","reg"]],["a1",[[19,0],[19,23]],[[19,21],[19,23]],["verified_adder_64bit"],["variable","wire"]],["b1",[[20,0],[20,23]],[[20,21],[20,23]],["verified_adder_64bit"],["variable","wire"]],["a2",[[21,0],[21,23]],[[21,21],[21,23]],["verified_adder_64bit"],["variable","wire"]],["b2",[[22,0],[22,23]],[[22,21],[22,23]],["verified_adder_64bit"],["variable","wire"]],["a3",[[23,0],[23,23]],[[23,21],[23,23]],["verified_adder_64bit"],["variable","wire"]],["b3",[[24,0],[24,23]],[[24,21],[24,23]],["verified_adder_64bit"],["variable","wire"]],["a4",[[25,0],[25,23]],[[25,21],[25,23]],["verified_adder_64bit"],["variable","wire"]],["b4",[[26,0],[26,23]],[[26,21],[26,23]],["verified_adder_64bit"],["variable","wire"]],["a2_ff1",[[28,0],[28,26]],[[28,20],[28,26]],["verified_adder_64bit"],["variable","reg"]],["b2_ff1",[[29,0],[29,26]],[[29,20],[29,26]],["verified_adder_64bit"],["variable","reg"]],["a3_ff1",[[31,0],[31,26]],[[31,20],[31,26]],["verified_adder_64bit"],["variable","reg"]],["b3_ff1",[[32,0],[32,26]],[[32,20],[32,26]],["verified_adder_64bit"],["variable","reg"]],["a3_ff2",[[33,0],[33,26]],[[33,20],[33,26]],["verified_adder_64bit"],["variable","reg"]],["b3_ff2",[[34,0],[34,26]],[[34,20],[34,26]],["verified_adder_64bit"],["variable","reg"]],["a4_ff1",[[36,0],[36,26]],[[36,20],[36,26]],["verified_adder_64bit"],["variable","reg"]],["b4_ff1",[[37,0],[37,26]],[[37,20],[37,26]],["verified_adder_64bit"],["variable","reg"]],["a4_ff2",[[38,0],[38,26]],[[38,20],[38,26]],["verified_adder_64bit"],["variable","reg"]],["b4_ff2",[[39,0],[39,26]],[[39,20],[39,26]],["verified_adder_64bit"],["variable","reg"]],["a4_ff3",[[40,0],[40,26]],[[40,20],[40,26]],["verified_adder_64bit"],["variable","reg"]],["b4_ff3",[[41,0],[41,26]],[[41,20],[41,26]],["verified_adder_64bit"],["variable","reg"]],["c1",[[43,0],[43,6]],[[43,4],[43,6]],["verified_adder_64bit"],["variable","reg"]],["c2",[[44,0],[44,6]],[[44,4],[44,6]],["verified_adder_64bit"],["variable","reg"]],["c3",[[45,0],[45,6]],[[45,4],[45,6]],["verified_adder_64bit"],["variable","reg"]],["c4",[[46,0],[46,6]],[[46,4],[46,6]],["verified_adder_64bit"],["variable","reg"]],["s1",[[48,0],[48,22]],[[48,20],[48,22]],["verified_adder_64bit"],["variable","reg"]],["s2",[[49,0],[49,22]],[[49,20],[49,22]],["verified_adder_64bit"],["variable","reg"]],["s3",[[50,0],[50,22]],[[50,20],[50,22]],["verified_adder_64bit"],["variable","reg"]],["s4",[[51,0],[51,22]],[[51,20],[51,22]],["verified_adder_64bit"],["variable","reg"]],["s1_ff1",[[53,0],[53,26]],[[53,20],[53,26]],["verified_adder_64bit"],["variable","reg"]],["s1_ff2",[[54,0],[54,26]],[[54,20],[54,26]],["verified_adder_64bit"],["variable","reg"]],["s1_ff3",[[55,0],[55,26]],[[55,20],[55,26]],["verified_adder_64bit"],["variable","reg"]],["s2_ff1",[[57,0],[57,26]],[[57,20],[57,26]],["verified_adder_64bit"],["variable","reg"]],["s2_ff2",[[58,0],[58,26]],[[58,20],[58,26]],["verified_adder_64bit"],["variable","reg"]],["s3_ff1",[[60,0],[60,26]],[[60,20],[60,26]],["verified_adder_64bit"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/alu/testbench.v",[[[[[["test_alu",[[2,0],[2,18]],[[2,7],[2,15]],[],["module"]],[87,9]],[[["a",[[4,4],[4,16]],[[4,15],[4,16]],["test_alu"],["variable","reg"]],["b",[[5,4],[5,16]],[[5,15],[5,16]],["test_alu"],["variable","reg"]],["aluc",[[6,4],[6,18]],[[6,14],[6,18]],["test_alu"],["variable","reg"]],["r",[[7,4],[7,17]],[[7,16],[7,17]],["test_alu"],["variable","wire"]],["zero",[[8,4],[8,13]],[[8,9],[8,13]],["test_alu"],["variable","wire"]],["carry",[[9,4],[9,14]],[[9,9],[9,14]],["test_alu"],["variable","wire"]],["negative",[[10,4],[10,17]],[[10,9],[10,17]],["test_alu"],["variable","wire"]],["overflow",[[11,4],[11,17]],[[11,9],[11,17]],["test_alu"],["variable","wire"]],["flag",[[12,4],[12,13]],[[12,9],[12,13]],["test_alu"],["variable","wire"]],["cnt",[[13,4],[13,15]],[[13,12],[13,15]],["test_alu"],["variable","reg"]],["uut",[[15,4],[15,57]],[[15,8],[15,11]],["test_alu"],["instance","alu"]],["ADD",[[17,4],[17,30]],[[17,14],[17,17]],["test_alu"],["parameter"]],["ADDU",[[18,4],[18,31]],[[18,14],[18,18]],["test_alu"],["parameter"]],["SUB",[[19,4],[19,30]],[[19,14],[19,17]],["test_alu"],["parameter"]],["SUBU",[[20,4],[20,31]],[[20,14],[20,18]],["test_alu"],["parameter"]],["AND",[[21,4],[21,30]],[[21,14],[21,17]],["test_alu"],["parameter"]],["OR",[[22,4],[22,29]],[[22,14],[22,16]],["test_alu"],["parameter"]],["XOR",[[23,4],[23,30]],[[23,14],[23,17]],["test_alu"],["parameter"]],["NOR",[[24,4],[24,30]],[[24,14],[24,17]],["test_alu"],["parameter"]],["SLT",[[25,4],[25,30]],[[25,14],[25,17]],["test_alu"],["parameter"]],["SLTU",[[26,4],[26,31]],[[26,14],[26,18]],["test_alu"],["parameter"]],["SLL",[[27,4],[27,30]],[[27,14],[27,17]],["test_alu"],["parameter"]],["SRL",[[28,4],[28,30]],[[28,14],[28,17]],["test_alu"],["parameter"]],["SRA",[[29,4],[29,30]],[[29,14],[29,17]],["test_alu"],["parameter"]],["SLLV",[[30,4],[30,31]],[[30,14],[30,18]],["test_alu"],["parameter"]],["SRLV",[[31,4],[31,31]],[[31,14],[31,18]],["test_alu"],["parameter"]],["SRAV",[[32,4],[32,31]],[[32,14],[32,18]],["test_alu"],["parameter"]],["JR",[[33,4],[33,29]],[[33,14],[33,16]],["test_alu"],["parameter"]],["LUI",[[34,4],[34,30]],[[34,14],[34,17]],["test_alu"],["parameter"]],["opcodes",[[36,4],[36,25]],[[36,12],[36,19]],["test_alu"],["variable","reg"]],["reference",[[37,4],[37,28]],[[37,13],[37,22]],["test_alu"],["variable","reg"]],["error",[[38,4],[38,15]],[[38,8],[38,13]],["test_alu"],["variable","reg"]],["file_open",[[39,4],[39,21]],[[39,12],[39,21]],["test_alu"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/alu/verified_alu.v",[[[[[["verified_alu",[[2,0],[12,6]],[[2,7],[2,19]],[],["module"]],[110,9]],[[["a",[[3,4],[3,18]],[[3,17],[3,18]],["verified_alu"],["port","input"]],["b",[[4,4],[4,18]],[[4,17],[4,18]],["verified_alu"],["port","input"]],["aluc",[[5,4],[5,20]],[[5,16],[5,20]],["verified_alu"],["port","input"]],["r",[[6,4],[6,19]],[[6,18],[6,19]],["verified_alu"],["port","output"]],["zero",[[7,4],[7,15]],[[7,11],[7,15]],["verified_alu"],["port","output"]],["carry",[[8,4],[8,16]],[[8,11],[8,16]],["verified_alu"],["port","output"]],["negative",[[9,4],[9,19]],[[9,11],[9,19]],["verified_alu"],["port","output"]],["overflow",[[10,4],[10,19]],[[10,11],[10,19]],["verified_alu"],["port","output"]],["flag",[[11,4],[11,15]],[[11,11],[11,15]],["verified_alu"],["port","output"]],["ADD",[[15,4],[15,30]],[[15,14],[15,17]],["verified_alu"],["parameter"]],["ADDU",[[16,4],[16,31]],[[16,14],[16,18]],["verified_alu"],["parameter"]],["SUB",[[17,4],[17,30]],[[17,14],[17,17]],["verified_alu"],["parameter"]],["SUBU",[[18,4],[18,31]],[[18,14],[18,18]],["verified_alu"],["parameter"]],["AND",[[19,4],[19,30]],[[19,14],[19,17]],["verified_alu"],["parameter"]],["OR",[[20,4],[20,29]],[[20,14],[20,16]],["verified_alu"],["parameter"]],["XOR",[[21,4],[21,30]],[[21,14],[21,17]],["verified_alu"],["parameter"]],["NOR",[[22,4],[22,30]],[[22,14],[22,17]],["verified_alu"],["parameter"]],["SLT",[[23,4],[23,30]],[[23,14],[23,17]],["verified_alu"],["parameter"]],["SLTU",[[24,4],[24,31]],[[24,14],[24,18]],["verified_alu"],["parameter"]],["SLL",[[25,4],[25,30]],[[25,14],[25,17]],["verified_alu"],["parameter"]],["SRL",[[26,4],[26,30]],[[26,14],[26,17]],["verified_alu"],["parameter"]],["SRA",[[27,4],[27,30]],[[27,14],[27,17]],["verified_alu"],["parameter"]],["SLLV",[[28,4],[28,31]],[[28,14],[28,18]],["verified_alu"],["parameter"]],["SRLV",[[29,4],[29,31]],[[29,14],[29,18]],["verified_alu"],["parameter"]],["SRAV",[[30,4],[30,31]],[[30,14],[30,18]],["verified_alu"],["parameter"]],["JR",[[31,4],[31,29]],[[31,14],[31,16]],["verified_alu"],["parameter"]],["LUI",[[33,4],[33,30]],[[33,14],[33,17]],["verified_alu"],["parameter"]],["a_signed",[[36,4],[36,31]],[[36,23],[36,31]],["verified_alu"],["variable","signed"]],["b_signed",[[37,4],[37,31]],[[37,23],[37,31]],["verified_alu"],["variable","signed"]],["res",[[40,4],[40,18]],[[40,15],[40,18]],["verified_alu"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/asyn_fifo/testbench.v",[[[[[["asyn_fifo_tb",[[2,0],[2,20]],[[2,7],[2,19]],[],["module"]],[110,8]],[[["wclk",[[4,2],[4,10]],[[4,6],[4,10]],["asyn_fifo_tb"],["variable","reg"]],["rclk",[[4,2],[4,16]],[[4,12],[4,16]],["asyn_fifo_tb"],["variable","wclk"]],["wrstn",[[4,2],[4,23]],[[4,18],[4,23]],["asyn_fifo_tb"],["variable","rclk"]],["rrstn",[[4,2],[4,30]],[[4,25],[4,30]],["asyn_fifo_tb"],["variable","wrstn"]],["winc",[[4,2],[4,36]],[[4,32],[4,36]],["asyn_fifo_tb"],["variable","rrstn"]],["rinc",[[4,2],[4,42]],[[4,38],[4,42]],["asyn_fifo_tb"],["variable","winc"]],["wdata",[[5,2],[5,17]],[[5,12],[5,17]],["asyn_fifo_tb"],["variable","reg"]],["wfull",[[6,2],[6,12]],[[6,7],[6,12]],["asyn_fifo_tb"],["variable","wire"]],["rempty",[[6,2],[6,20]],[[6,14],[6,20]],["asyn_fifo_tb"],["variable","wfull"]],["rdata",[[7,2],[7,18]],[[7,13],[7,18]],["asyn_fifo_tb"],["variable","wire"]],["dut",[[9,2],[20,3]],[[9,37],[9,40]],["asyn_fifo_tb"],["instance","asyn_fifo"]],["outfile1",[[53,2],[53,18]],[[53,10],[53,18]],["asyn_fifo_tb"],["variable","integer"]],["outfile2",[[54,2],[54,18]],[[54,10],[54,18]],["asyn_fifo_tb"],["variable","integer"]],["outfile3",[[55,2],[55,18]],[[55,10],[55,18]],["asyn_fifo_tb"],["variable","integer"]],["data1",[[56,2],[56,22]],[[56,11],[56,16]],["asyn_fifo_tb"],["variable","reg"]],["data2",[[57,2],[57,22]],[[57,11],[57,16]],["asyn_fifo_tb"],["variable","reg"]],["data3",[[58,2],[58,22]],[[58,11],[58,16]],["asyn_fifo_tb"],["variable","reg"]],["i",[[59,2],[59,15]],[[59,10],[59,11]],["asyn_fifo_tb"],["variable","integer"]],["error",[[60,2],[60,18]],[[60,10],[60,15]],["asyn_fifo_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/asyn_fifo/verified_asyn_fifo.v",[[[[[["dual_port_RAM",[[3,0],[13,2]],[[3,7],[3,20]],[],["module"]],[29,0]],[[["DEPTH",[[3,23],[3,43]],[[3,33],[3,38]],["dual_port_RAM"],["parameter-port","parameter"]],["WIDTH",[[3,46],[3,65]],[[3,56],[3,61]],["dual_port_RAM"],["parameter-port","parameter"]],["wclk",[[5,2],[5,12]],[[5,8],[5,12]],["dual_port_RAM"],["port","input"]],["wenc",[[6,2],[6,12]],[[6,8],[6,12]],["dual_port_RAM"],["port","input"]],["waddr",[[7,2],[7,33]],[[7,28],[7,33]],["dual_port_RAM"],["port","input"]],["wdata",[[8,2],[8,25]],[[8,20],[8,25]],["dual_port_RAM"],["port","input"]],["rclk",[[9,2],[9,12]],[[9,8],[9,12]],["dual_port_RAM"],["port","input"]],["renc",[[10,2],[10,12]],[[10,8],[10,12]],["dual_port_RAM"],["port","input"]],["raddr",[[11,2],[11,33]],[[11,28],[11,33]],["dual_port_RAM"],["port","input"]],["rdata",[[12,2],[12,30]],[[12,25],[12,30]],["dual_port_RAM"],["port","reg"]],["RAM_MEM",[[15,0],[15,35]],[[15,16],[15,23]],["dual_port_RAM"],["variable","reg"]]]]],[[["verified_asyn_fifo",[[31,0],[46,2]],[[31,7],[31,25]],[],["module"]],[146,8]],[[["WIDTH",[[32,1],[32,20]],[[32,11],[32,16]],["verified_asyn_fifo"],["parameter-port","parameter"]],["DEPTH",[[33,1],[33,22]],[[33,12],[33,17]],["verified_asyn_fifo"],["parameter-port","parameter"]],["wclk",[[35,1],[35,16]],[[35,12],[35,16]],["verified_asyn_fifo"],["port","input"]],["rclk",[[36,1],[36,16]],[[36,12],[36,16]],["verified_asyn_fifo"],["port","input"]],["wrstn",[[37,1],[37,17]],[[37,12],[37,17]],["verified_asyn_fifo"],["port","input"]],["rrstn",[[38,1],[38,16]],[[38,11],[38,16]],["verified_asyn_fifo"],["port","input"]],["winc",[[39,1],[39,16]],[[39,12],[39,16]],["verified_asyn_fifo"],["port","input"]],["rinc",[[40,1],[40,17]],[[40,13],[40,17]],["verified_asyn_fifo"],["port","input"]],["wdata",[[41,1],[41,26]],[[41,21],[41,26]],["verified_asyn_fifo"],["port","input"]],["wfull",[[43,1],[43,21]],[[43,16],[43,21]],["verified_asyn_fifo"],["port","wire"]],["rempty",[[44,1],[44,22]],[[44,16],[44,22]],["verified_asyn_fifo"],["port","wire"]],["rdata",[[45,1],[45,30]],[[45,25],[45,30]],["verified_asyn_fifo"],["port","wire"]],["ADDR_WIDTH",[[48,0],[48,37]],[[48,10],[48,20]],["verified_asyn_fifo"],["parameter"]],["waddr_bin",[[51,0],[51,29]],[[51,20],[51,29]],["verified_asyn_fifo"],["variable","reg"]],["raddr_bin",[[52,0],[52,29]],[[52,20],[52,29]],["verified_asyn_fifo"],["variable","reg"]],["waddr_gray",[[71,0],[71,31]],[[71,21],[71,31]],["verified_asyn_fifo"],["variable","wire"]],["raddr_gray",[[72,0],[72,31]],[[72,21],[72,31]],["verified_asyn_fifo"],["variable","wire"]],["wptr",[[73,0],[73,24]],[[73,20],[73,24]],["verified_asyn_fifo"],["variable","reg"]],["rptr",[[74,0],[74,24]],[[74,20],[74,24]],["verified_asyn_fifo"],["variable","reg"]],["wptr_buff",[[94,0],[94,29]],[[94,20],[94,29]],["verified_asyn_fifo"],["variable","reg"]],["wptr_syn",[[95,0],[95,28]],[[95,20],[95,28]],["verified_asyn_fifo"],["variable","reg"]],["rptr_buff",[[96,0],[96,29]],[[96,20],[96,29]],["verified_asyn_fifo"],["variable","reg"]],["rptr_syn",[[97,0],[97,28]],[[97,20],[97,28]],["verified_asyn_fifo"],["variable","reg"]],["wen",[[123,0],[123,9]],[[123,6],[123,9]],["verified_asyn_fifo"],["variable","wire"]],["ren",[[124,0],[124,8]],[[124,5],[124,8]],["verified_asyn_fifo"],["variable","wire"]],["wren",[[125,0],[125,10]],[[125,6],[125,10]],["verified_asyn_fifo"],["variable","wire"]],["waddr",[[126,0],[126,27]],[[126,22],[126,27]],["verified_asyn_fifo"],["variable","wire"]],["raddr",[[127,0],[127,27]],[[127,22],[127,27]],["verified_asyn_fifo"],["variable","wire"]],["dual_port_RAM",[[133,0],[144,1]],[[135,1],[135,14]],["verified_asyn_fifo"],["instance","dual_port_RAM"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/barrel_shifter/testbench.v",[[[[[["barrel_shifter_tb",[[0,0],[0,25]],[[0,7],[0,24]],[],["module"]],[32,8]],[[["in",[[1,2],[1,14]],[[1,12],[1,14]],["barrel_shifter_tb"],["variable","reg"]],["ctrl",[[2,2],[2,16]],[[2,12],[2,16]],["barrel_shifter_tb"],["variable","reg"]],["out",[[3,2],[3,16]],[[3,13],[3,16]],["barrel_shifter_tb"],["variable","wire"]],["uut",[[5,0],[5,51]],[[5,15],[5,18]],["barrel_shifter_tb"],["instance","barrel_shifter"]],["error",[[7,0],[7,17]],[[7,8],[7,13]],["barrel_shifter_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/barrel_shifter/verified_barrel_shifter.v",[[[[[["barrel_shifter",[[0,0],[0,38]],[[0,7],[0,21]],[],["module"]],[38,0]],[[["in",[[1,9],[1,17]],[[1,15],[1,17]],["barrel_shifter"],["port"]],["ctrl",[[0,27],[0,31]],[[0,27],[0,31]],["barrel_shifter"],["port","in"]],["out",[[0,33],[0,36]],[[0,33],[0,36]],["barrel_shifter"],["port","ctrl"]],["ctrl",[[2,8],[2,18]],[[2,14],[2,18]],["barrel_shifter"],["port"]],["out",[[3,9],[3,18]],[[3,15],[3,18]],["barrel_shifter"],["port"]],["x",[[4,2],[4,14]],[[4,13],[4,14]],["barrel_shifter"],["variable","wire"]],["y",[[4,2],[4,16]],[[4,15],[4,16]],["barrel_shifter"],["variable","x"]],["ins_17",[[7,0],[7,64]],[[7,8],[7,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_16",[[8,0],[8,64]],[[8,8],[8,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_15",[[9,0],[9,64]],[[9,8],[9,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_14",[[10,0],[10,64]],[[10,8],[10,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_13",[[11,0],[11,65]],[[11,8],[11,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_12",[[12,0],[12,65]],[[12,8],[12,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_11",[[13,0],[13,65]],[[13,8],[13,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_10",[[14,0],[14,65]],[[14,8],[14,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_27",[[18,0],[18,63]],[[18,8],[18,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_26",[[19,0],[19,63]],[[19,8],[19,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_25",[[20,0],[20,63]],[[20,8],[20,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_24",[[21,0],[21,63]],[[21,8],[21,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_23",[[22,0],[22,63]],[[22,8],[22,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_22",[[23,0],[23,63]],[[23,8],[23,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_21",[[24,0],[24,63]],[[24,8],[24,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_20",[[25,0],[25,63]],[[25,8],[25,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_07",[[28,0],[28,65]],[[28,8],[28,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_06",[[29,0],[29,65]],[[29,8],[29,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_05",[[30,0],[30,65]],[[30,8],[30,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_04",[[31,0],[31,65]],[[31,8],[31,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_03",[[32,0],[32,65]],[[32,8],[32,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_02",[[33,0],[33,65]],[[33,8],[33,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_01",[[34,0],[34,65]],[[34,8],[34,14]],["barrel_shifter"],["instance","mux2X1"]],["ins_00",[[35,0],[35,65]],[[35,8],[35,14]],["barrel_shifter"],["instance","mux2X1"]]]]],[[["mux2X1",[[39,0],[39,32]],[[39,7],[39,13]],[],["module"]],[44,8]],[[["in0",[[40,6],[40,9]],[[40,6],[40,9]],["mux2X1"],["port"]],["in1",[[40,9],[40,13]],[[40,10],[40,13]],["mux2X1"],["port","in0"]],["sel",[[39,23],[39,26]],[[39,23],[39,26]],["mux2X1"],["port","in1"]],["out",[[39,27],[39,30]],[[39,27],[39,30]],["mux2X1"],["port","sel"]],["sel",[[41,6],[41,9]],[[41,6],[41,9]],["mux2X1"],["port"]],["out",[[42,7],[42,10]],[[42,7],[42,10]],["mux2X1"],["port"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/calendar/testbench.v",[[[[[["main",[[1,0],[1,14]],[[1,7],[1,11]],[],["module"]],[50,8]],[[["clk",[[2,0],[2,7]],[[2,4],[2,7]],["main"],["variable","reg"]],["rst",[[2,0],[2,11]],[[2,8],[2,11]],["main"],["variable","clk"]],["out1",[[4,0],[4,14]],[[4,10],[4,14]],["main"],["variable","wire"]],["out2",[[4,0],[4,19]],[[4,15],[4,19]],["main"],["variable","out1"]],["out3",[[4,0],[4,24]],[[4,20],[4,24]],["main"],["variable","out2"]],["dut",[[6,0],[6,70]],[[6,9],[6,12]],["main"],["instance","calendar"]],["outfile",[[13,0],[13,15]],[[13,8],[13,15]],["main"],["variable","integer"]],["clocktime",[[14,0],[14,20]],[[14,11],[14,20]],["main"],["variable","reg"]],["reference_data",[[21,0],[21,34]],[[21,11],[21,25]],["main"],["variable","reg"]],["i",[[22,0],[22,11]],[[22,8],[22,9]],["main"],["variable","integer"]],["error",[[23,0],[23,17]],[[23,8],[23,13]],["main"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/calendar/verified_calendar.v",[[[[[["verified_calendar",[[0,0],[0,50]],[[0,7],[0,24]],[],["module"]],[36,8]],[[["CLK",[[1,6],[1,9]],[[1,6],[1,9]],["verified_calendar"],["port"]],["RST",[[1,9],[1,13]],[[1,10],[1,13]],["verified_calendar"],["port","CLK"]],["Hours",[[0,33],[0,38]],[[0,33],[0,38]],["verified_calendar"],["port","RST"]],["Mins",[[2,18],[2,23]],[[2,19],[2,23]],["verified_calendar"],["port","Hours"]],["Secs",[[2,23],[2,28]],[[2,24],[2,28]],["verified_calendar"],["port","Mins"]],["Hours",[[2,7],[2,18]],[[2,13],[2,18]],["verified_calendar"],["port"]],["Hours",[[3,0],[3,15]],[[3,10],[3,15]],["verified_calendar"],["variable","reg"]],["Mins",[[3,0],[3,20]],[[3,16],[3,20]],["verified_calendar"],["variable","Hours"]],["Secs",[[3,0],[3,25]],[[3,21],[3,25]],["verified_calendar"],["variable","Mins"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/clkgenerator/testbench.v",[[[[[["clkgenerator_tb",[[0,0],[0,23]],[[0,7],[0,22]],[],["module"]],[31,8]],[[["clk_tb",[[2,4],[2,14]],[[2,8],[2,14]],["clkgenerator_tb"],["variable","reg"]],["res",[[3,4],[3,18]],[[3,8],[3,11]],["clkgenerator_tb"],["variable","reg"]],["error",[[4,4],[4,21]],[[4,12],[4,17]],["clkgenerator_tb"],["variable","integer"]],["clkgenerator_inst",[[6,4],[8,5]],[[6,17],[6,34]],["clkgenerator_tb"],["instance","clkgenerator"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/clkgenerator/verified_clkgenerator.v",[[[[[["clkgenerator",[[0,0],[2,2]],[[0,7],[0,19]],[],["module"]],[15,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["clkgenerator"],["port","reg"]],["PERIOD",[[4,4],[4,26]],[[4,14],[4,20]],["clkgenerator"],["parameter"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/comparator_3bit/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[50,8]],[[["A",[[4,2],[4,13]],[[4,12],[4,13]],["testbench"],["variable","reg"]],["B",[[5,2],[5,13]],[[5,12],[5,13]],["testbench"],["variable","reg"]],["A_greater",[[6,2],[6,16]],[[6,7],[6,16]],["testbench"],["variable","wire"]],["A_equal",[[7,2],[7,14]],[[7,7],[7,14]],["testbench"],["variable","wire"]],["A_less",[[8,2],[8,13]],[[8,7],[8,13]],["testbench"],["variable","wire"]],["i",[[9,2],[9,11]],[[9,10],[9,11]],["testbench"],["variable","integer"]],["error",[[10,2],[10,19]],[[10,10],[10,15]],["testbench"],["variable","integer"]],["uut",[[12,2],[18,3]],[[12,18],[12,21]],["testbench"],["instance","comparator_3bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/comparator_3bit/verified_comparator_3bit.v",[[[[[["comparator_3bit",[[0,0],[6,2]],[[0,7],[0,22]],[],["module"]],[12,8]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["comparator_3bit"],["port","input"]],["B",[[2,4],[2,17]],[[2,16],[2,17]],["comparator_3bit"],["port","input"]],["A_greater",[[3,4],[3,20]],[[3,11],[3,20]],["comparator_3bit"],["port","output"]],["A_equal",[[4,4],[4,18]],[[4,11],[4,18]],["comparator_3bit"],["port","output"]],["A_less",[[5,4],[5,17]],[[5,11],[5,17]],["comparator_3bit"],["port","output"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/comparator_4bit/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[50,8]],[[["A",[[4,2],[4,13]],[[4,12],[4,13]],["testbench"],["variable","reg"]],["B",[[5,2],[5,13]],[[5,12],[5,13]],["testbench"],["variable","reg"]],["A_greater",[[6,2],[6,16]],[[6,7],[6,16]],["testbench"],["variable","wire"]],["A_equal",[[7,2],[7,14]],[[7,7],[7,14]],["testbench"],["variable","wire"]],["A_less",[[8,2],[8,13]],[[8,7],[8,13]],["testbench"],["variable","wire"]],["i",[[9,2],[9,11]],[[9,10],[9,11]],["testbench"],["variable","integer"]],["error",[[10,2],[10,19]],[[10,10],[10,15]],["testbench"],["variable","integer"]],["uut",[[12,2],[18,3]],[[12,18],[12,21]],["testbench"],["instance","comparator_4bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/comparator_4bit/verified_comparator_4bit.v",[[[[[["comparator_4bit",[[0,0],[6,2]],[[0,7],[0,22]],[],["module"]],[20,9]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["comparator_4bit"],["port","input"]],["B",[[2,4],[2,17]],[[2,16],[2,17]],["comparator_4bit"],["port","input"]],["A_greater",[[3,4],[3,20]],[[3,11],[3,20]],["comparator_4bit"],["port","output"]],["A_equal",[[4,4],[4,18]],[[4,11],[4,18]],["comparator_4bit"],["port","output"]],["A_less",[[5,4],[5,17]],[[5,11],[5,17]],["comparator_4bit"],["port","output"]],["diff",[[8,4],[8,19]],[[8,15],[8,19]],["comparator_4bit"],["variable","wire"]],["cout",[[9,4],[9,13]],[[9,9],[9,13]],["comparator_4bit"],["variable","wire"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/counter_12/testbench.v",[[[[[["counter_12_tb",[[1,0],[1,21]],[[1,7],[1,20]],[],["module"]],[52,8]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["counter_12_tb"],["variable","reg"]],["rst_n",[[3,2],[3,16]],[[3,11],[3,16]],["counter_12_tb"],["variable","clk"]],["valid_count",[[3,2],[3,29]],[[3,18],[3,29]],["counter_12_tb"],["variable","rst_n"]],["out",[[4,2],[4,16]],[[4,13],[4,16]],["counter_12_tb"],["variable","wire"]],["dut",[[6,2],[11,3]],[[6,13],[6,16]],["counter_12_tb"],["instance","counter_12"]],["i",[[15,2],[15,15]],[[15,10],[15,11]],["counter_12_tb"],["variable","integer"]],["error",[[16,2],[16,19]],[[16,10],[16,15]],["counter_12_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/counter_12/verified_counter_12.v",[[[[[["verified_counter_12",[[1,0],[8,2]],[[1,7],[1,26]],[],["module"]],[32,9]],[[["rst_n",[[3,2],[3,13]],[[3,8],[3,13]],["verified_counter_12"],["port","input"]],["clk",[[4,2],[4,11]],[[4,8],[4,11]],["verified_counter_12"],["port","input"]],["valid_count",[[5,2],[5,19]],[[5,8],[5,19]],["verified_counter_12"],["port","input"]],["out",[[7,2],[7,22]],[[7,19],[7,22]],["verified_counter_12"],["port","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/div_16bit/testbench.v",[[[[[["tb_division",[[1,0],[1,21]],[[1,7],[1,18]],[],["module"]],[35,8]],[[["A",[[3,0],[3,12]],[[3,11],[3,12]],["tb_division"],["variable","reg"]],["B",[[4,0],[4,11]],[[4,10],[4,11]],["tb_division"],["variable","reg"]],["result",[[5,0],[5,18]],[[5,12],[5,18]],["tb_division"],["variable","wire"]],["odd",[[6,0],[6,15]],[[6,12],[6,15]],["tb_division"],["variable","wire"]],["i",[[8,0],[8,9]],[[8,8],[8,9]],["tb_division"],["variable","integer"]],["error",[[9,0],[9,17]],[[9,8],[9,13]],["tb_division"],["variable","integer"]],["expected_result",[[10,0],[10,26]],[[10,11],[10,26]],["tb_division"],["variable","reg"]],["expected_odd",[[11,0],[11,23]],[[11,11],[11,23]],["tb_division"],["variable","reg"]],["uut",[[33,0],[33,56]],[[33,10],[33,13]],["tb_division"],["instance","div_16bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/div_16bit/verified_div_16bit.v",[[[[[["verified_div_16bit",[[0,0],[5,6]],[[0,7],[0,25]],[],["module"]],[37,8]],[[["A",[[1,4],[1,23]],[[1,22],[1,23]],["verified_div_16bit"],["port","wire"]],["B",[[2,4],[2,22]],[[2,21],[2,22]],["verified_div_16bit"],["port","wire"]],["result",[[3,4],[3,29]],[[3,23],[3,29]],["verified_div_16bit"],["port","wire"]],["odd",[[4,4],[4,26]],[[4,23],[4,26]],["verified_div_16bit"],["port","wire"]],["a_reg",[[7,0],[7,16]],[[7,11],[7,16]],["verified_div_16bit"],["variable","reg"]],["b_reg",[[8,0],[8,16]],[[8,11],[8,16]],["verified_div_16bit"],["variable","reg"]],["tmp_a",[[9,0],[9,16]],[[9,11],[9,16]],["verified_div_16bit"],["variable","reg"]],["tmp_b",[[10,0],[10,16]],[[10,11],[10,16]],["verified_div_16bit"],["variable","reg"]],["i",[[11,0],[11,9]],[[11,8],[11,9]],["verified_div_16bit"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/edge_detect/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[71,9]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["testbench"],["variable","reg"]],["rst_n",[[4,4],[4,13]],[[4,8],[4,13]],["testbench"],["variable","reg"]],["a",[[5,4],[5,9]],[[5,8],[5,9]],["testbench"],["variable","reg"]],["rise",[[6,4],[6,13]],[[6,9],[6,13]],["testbench"],["variable","wire"]],["down",[[7,4],[7,13]],[[7,9],[7,13]],["testbench"],["variable","wire"]],["dut",[[9,4],[15,5]],[[9,16],[9,19]],["testbench"],["instance","edge_detect"]],["error",[[17,4],[17,19]],[[17,12],[17,17]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/edge_detect/verified_edge_detect.v",[[[[[["verified_edge_detect",[[1,0],[8,2]],[[1,7],[1,27]],[],["module"]],[36,9]],[[["clk",[[2,1],[2,10]],[[2,7],[2,10]],["verified_edge_detect"],["port","input"]],["rst_n",[[3,1],[3,12]],[[3,7],[3,12]],["verified_edge_detect"],["port","input"]],["a",[[4,1],[4,8]],[[4,7],[4,8]],["verified_edge_detect"],["port","input"]],["rise",[[6,1],[6,16]],[[6,12],[6,16]],["verified_edge_detect"],["port","reg"]],["down",[[7,1],[7,16]],[[7,12],[7,16]],["verified_edge_detect"],["port","reg"]],["a0",[[9,1],[9,7]],[[9,5],[9,7]],["verified_edge_detect"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/fixed_point_adder/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[57,8]],[[["Q",[[4,4],[4,21]],[[4,14],[4,15]],["testbench"],["parameter"]],["N",[[5,4],[5,21]],[[5,14],[5,15]],["testbench"],["parameter"]],["a",[[8,4],[8,17]],[[8,16],[8,17]],["testbench"],["variable","reg"]],["b",[[9,4],[9,17]],[[9,16],[9,17]],["testbench"],["variable","reg"]],["c",[[12,4],[12,18]],[[12,17],[12,18]],["testbench"],["variable","wire"]],["expected_result",[[13,4],[13,31]],[[13,16],[13,31]],["testbench"],["variable","reg"]],["error",[[14,4],[14,21]],[[14,12],[14,17]],["testbench"],["variable","integer"]],["fp_adder",[[16,4],[20,5]],[[16,38],[16,46]],["testbench"],["instance","fixed_point_adder"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/fixed_point_adder/verified_fixed_point_adder.v",[[[[[["fixed_point_adder",[[0,0],[9,6]],[[0,7],[0,24]],[],["module"]],[51,8]],[[["Q",[[2,1],[2,17]],[[2,11],[2,12]],["fixed_point_adder"],["parameter-port","parameter"]],["N",[[3,1],[3,17]],[[3,11],[3,12]],["fixed_point_adder"],["parameter-port","parameter"]],["a",[[6,4],[6,19]],[[6,18],[6,19]],["fixed_point_adder"],["port","input"]],["b",[[7,4],[7,19]],[[7,18],[7,19]],["fixed_point_adder"],["port","input"]],["c",[[8,4],[8,20]],[[8,19],[8,20]],["fixed_point_adder"],["port","output"]],["res",[[11,0],[11,15]],[[11,12],[11,15]],["fixed_point_adder"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/fixed_point_substractor/testbench.v",[[[[[["tb_fixed_point_subtractor",[[2,0],[2,33]],[[2,7],[2,32]],[],["module"]],[75,8]],[[["Q",[[5,4],[5,21]],[[5,14],[5,15]],["tb_fixed_point_subtractor"],["parameter"]],["N",[[6,4],[6,21]],[[6,14],[6,15]],["tb_fixed_point_subtractor"],["parameter"]],["a",[[9,4],[9,17]],[[9,16],[9,17]],["tb_fixed_point_subtractor"],["variable","reg"]],["b",[[10,4],[10,17]],[[10,16],[10,17]],["tb_fixed_point_subtractor"],["variable","reg"]],["c",[[13,4],[13,18]],[[13,17],[13,18]],["tb_fixed_point_subtractor"],["variable","wire"]],["error",[[14,4],[14,21]],[[14,12],[14,17]],["tb_fixed_point_subtractor"],["variable","integer"]],["expected_result",[[15,4],[15,31]],[[15,16],[15,31]],["tb_fixed_point_subtractor"],["variable","reg"]],["uut",[[18,4],[22,5]],[[18,43],[18,46]],["tb_fixed_point_subtractor"],["instance","fixed_point_subtractor"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/fixed_point_substractor/verified_fixed_point_substractor.v",[[[[[["fixed_point_subtractor",[[0,0],[8,6]],[[0,7],[0,29]],[],["module"]],[50,8]],[[["Q",[[1,1],[1,17]],[[1,11],[1,12]],["fixed_point_subtractor"],["parameter-port","parameter"]],["N",[[2,1],[2,17]],[[2,11],[2,12]],["fixed_point_subtractor"],["parameter-port","parameter"]],["a",[[5,4],[5,19]],[[5,18],[5,19]],["fixed_point_subtractor"],["port","input"]],["b",[[6,4],[6,19]],[[6,18],[6,19]],["fixed_point_subtractor"],["port","input"]],["c",[[7,4],[7,20]],[[7,19],[7,20]],["fixed_point_subtractor"],["port","output"]],["res",[[10,0],[10,15]],[[10,12],[10,15]],["fixed_point_subtractor"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/float_multi/testbench.v",[[[[[["fmultiplier_tb",[[0,0],[0,22]],[[0,7],[0,21]],[],["module"]],[38,8]],[[["a",[[2,0],[2,12]],[[2,11],[2,12]],["fmultiplier_tb"],["variable","reg"]],["b",[[2,0],[2,15]],[[2,14],[2,15]],["fmultiplier_tb"],["variable","a"]],["z",[[3,0],[3,13]],[[3,12],[3,13]],["fmultiplier_tb"],["variable","wire"]],["clk",[[4,0],[4,7]],[[4,4],[4,7]],["fmultiplier_tb"],["variable","reg"]],["rst",[[4,0],[4,12]],[[4,9],[4,12]],["fmultiplier_tb"],["variable","clk"]],["uut",[[6,0],[6,35]],[[6,12],[6,15]],["fmultiplier_tb"],["instance","float_multi"]],["error",[[7,0],[7,17]],[[7,8],[7,13]],["fmultiplier_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/float_multi/verified_float_multi.v",[[[[[["float_multi",[[0,0],[0,38]],[[0,7],[0,18]],[],["module"]],[164,8]],[[["clk",[[2,6],[2,9]],[[2,6],[2,9]],["float_multi"],["port"]],["rst",[[2,9],[2,14]],[[2,11],[2,14]],["float_multi"],["port","clk"]],["a",[[0,29],[0,30]],[[0,29],[0,30]],["float_multi"],["port","rst"]],["b",[[3,14],[3,17]],[[3,16],[3,17]],["float_multi"],["port","a"]],["z",[[0,35],[0,36]],[[0,35],[0,36]],["float_multi"],["port","b"]],["a",[[3,6],[3,14]],[[3,13],[3,14]],["float_multi"],["port"]],["z",[[4,7],[4,19]],[[4,18],[4,19]],["float_multi"],["port","reg"]],["counter",[[6,0],[6,17]],[[6,10],[6,17]],["float_multi"],["variable","reg"]],["a_mantissa",[[8,0],[8,21]],[[8,11],[8,21]],["float_multi"],["variable","reg"]],["b_mantissa",[[8,0],[8,33]],[[8,23],[8,33]],["float_multi"],["variable","a_mantissa"]],["z_mantissa",[[8,0],[8,45]],[[8,35],[8,45]],["float_multi"],["variable","b_mantissa"]],["a_exponent",[[9,0],[9,20]],[[9,10],[9,20]],["float_multi"],["variable","reg"]],["b_exponent",[[9,0],[9,32]],[[9,22],[9,32]],["float_multi"],["variable","a_exponent"]],["z_exponent",[[9,0],[9,44]],[[9,34],[9,44]],["float_multi"],["variable","b_exponent"]],["a_sign",[[10,0],[10,10]],[[10,4],[10,10]],["float_multi"],["variable","reg"]],["b_sign",[[10,0],[10,18]],[[10,12],[10,18]],["float_multi"],["variable","a_sign"]],["z_sign",[[10,0],[10,26]],[[10,20],[10,26]],["float_multi"],["variable","b_sign"]],["product",[[12,0],[12,18]],[[12,11],[12,18]],["float_multi"],["variable","reg"]],["guard_bit",[[14,0],[14,13]],[[14,4],[14,13]],["float_multi"],["variable","reg"]],["round_bit",[[14,0],[14,24]],[[14,15],[14,24]],["float_multi"],["variable","guard_bit"]],["sticky",[[14,0],[14,32]],[[14,26],[14,32]],["float_multi"],["variable","round_bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/freq_div/testbench.v",[[[[[["test",[[0,0],[0,15]],[[0,7],[0,11]],[],["module"]],[55,8]],[[["clk",[[2,0],[2,8]],[[2,5],[2,8]],["test"],["variable","reg"]],["rst",[[2,0],[2,12]],[[2,9],[2,12]],["test"],["variable","clk"]],["out1",[[4,0],[4,9]],[[4,5],[4,9]],["test"],["variable","wire"]],["out2",[[5,0],[5,9]],[[5,5],[5,9]],["test"],["variable","wire"]],["out3",[[6,0],[6,9]],[[6,5],[6,9]],["test"],["variable","wire"]],["dut",[[8,0],[8,77]],[[8,9],[8,12]],["test"],["instance","freq_div"]],["error",[[15,0],[15,15]],[[15,8],[15,13]],["test"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/freq_div/verified_freq_div.v",[[[[[["freq_div",[[0,0],[0,49]],[[0,7],[0,15]],[],["module"]],[44,8]],[[["CLK_in",[[1,6],[1,12]],[[1,6],[1,12]],["freq_div"],["port"]],["CLK_50",[[0,24],[0,30]],[[0,24],[0,30]],["freq_div"],["port","CLK_in"]],["CLK_10",[[2,17],[2,24]],[[2,18],[2,24]],["freq_div"],["port","CLK_50"]],["CLK_1",[[2,24],[2,30]],[[2,25],[2,30]],["freq_div"],["port","CLK_10"]],["RST",[[0,44],[0,47]],[[0,44],[0,47]],["freq_div"],["port","CLK_1"]],["RST",[[1,12],[1,16]],[[1,13],[1,16]],["freq_div"],["port","CLK_in"]],["CLK_50",[[2,7],[2,17]],[[2,11],[2,17]],["freq_div"],["port","reg"]],["cnt_10",[[4,0],[4,16]],[[4,10],[4,16]],["freq_div"],["variable","reg"]],["cnt_100",[[5,0],[5,17]],[[5,10],[5,17]],["freq_div"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/freq_divbyeven/testbench.v",[[[[[["testb_div_even",[[1,0],[1,22]],[[1,7],[1,21]],[],["module"]],[51,0]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["testb_div_even"],["variable","reg"]],["rst_n",[[4,4],[4,13]],[[4,8],[4,13]],["testb_div_even"],["variable","reg"]],["clk_div",[[6,4],[6,16]],[[6,9],[6,16]],["testb_div_even"],["variable","wire"]],["uut",[[9,4],[13,5]],[[9,19],[9,22]],["testb_div_even"],["instance","freq_divbyeven"]],["error",[[16,4],[16,21]],[[16,12],[16,17]],["testb_div_even"],["variable","integer"]],["expected_value",[[17,4],[17,30]],[[17,12],[17,26]],["testb_div_even"],["variable","integer"]],["i",[[18,4],[18,13]],[[18,12],[18,13]],["testb_div_even"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/freq_divbyeven/verified_freq_divbyeven.v",[[[[[["freq_divbyeven",[[0,0],[4,2]],[[0,7],[0,21]],[],["module"]],[26,9]],[[["clk",[[5,10],[5,13]],[[5,10],[5,13]],["freq_divbyeven"],["port"]],["rst_n",[[2,4],[2,9]],[[2,4],[2,9]],["freq_divbyeven"],["port","clk"]],["clk_div",[[3,4],[3,11]],[[3,4],[3,11]],["freq_divbyeven"],["port","rst_n"]],["rst_n",[[6,10],[6,15]],[[6,10],[6,15]],["freq_divbyeven"],["port"]],["clk_div",[[7,11],[7,18]],[[7,11],[7,18]],["freq_divbyeven"],["port"]],["clk_div",[[8,4],[8,15]],[[8,8],[8,15]],["freq_divbyeven"],["variable","reg"]],["NUM_DIV",[[10,4],[10,26]],[[10,14],[10,21]],["freq_divbyeven"],["parameter"]],["cnt",[[11,4],[11,20]],[[11,17],[11,20]],["freq_divbyeven"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/freq_divbyfrac/testbench.v",[[[[[["freq_divbyfrac_tb",[[1,0],[1,25]],[[1,7],[1,24]],[],["module"]],[54,0]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["freq_divbyfrac_tb"],["variable","reg"]],["rst_n",[[4,4],[4,13]],[[4,8],[4,13]],["freq_divbyfrac_tb"],["variable","reg"]],["clk_div",[[6,4],[6,16]],[[6,9],[6,16]],["freq_divbyfrac_tb"],["variable","wire"]],["uut",[[9,4],[13,5]],[[9,19],[9,22]],["freq_divbyfrac_tb"],["instance","freq_divbyfrac"]],["error",[[16,4],[16,21]],[[16,12],[16,17]],["freq_divbyfrac_tb"],["variable","integer"]],["expected_value",[[17,4],[17,30]],[[17,12],[17,26]],["freq_divbyfrac_tb"],["variable","integer"]],["i",[[18,4],[18,13]],[[18,12],[18,13]],["freq_divbyfrac_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/freq_divbyfrac/verified_freq_divbyfrac.v",[[[[[["freq_divbyfrac",[[0,0],[4,6]],[[0,7],[0,21]],[],["module"]],[57,9]],[[["rst_n",[[1,4],[1,29]],[[1,24],[1,29]],["freq_divbyfrac"],["port","input"]],["clk",[[2,4],[2,27]],[[2,24],[2,27]],["freq_divbyfrac"],["port","input"]],["clk_div",[[3,4],[3,31]],[[3,24],[3,31]],["freq_divbyfrac"],["port","output"]],["MUL2_DIV_CLK",[[6,3],[6,42]],[[6,24],[6,36]],["freq_divbyfrac"],["parameter"]],["cnt",[[7,3],[7,27]],[[7,24],[7,27]],["freq_divbyfrac"],["variable","reg"]],["clk_ave_r",[[20,3],[20,33]],[[20,24],[20,33]],["freq_divbyfrac"],["variable","reg"]],["clk_adjust_r",[[39,3],[39,36]],[[39,24],[39,36]],["freq_divbyfrac"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/freq_divbyodd/testbench.v",[[[[[["testb_div_odd",[[1,0],[1,21]],[[1,7],[1,20]],[],["module"]],[51,0]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["testb_div_odd"],["variable","reg"]],["rst_n",[[4,4],[4,13]],[[4,8],[4,13]],["testb_div_odd"],["variable","reg"]],["clk_div",[[6,4],[6,16]],[[6,9],[6,16]],["testb_div_odd"],["variable","wire"]],["uut",[[9,4],[13,5]],[[9,18],[9,21]],["testb_div_odd"],["instance","freq_divbyodd"]],["error",[[16,4],[16,21]],[[16,12],[16,17]],["testb_div_odd"],["variable","integer"]],["expected_value",[[17,4],[17,30]],[[17,12],[17,26]],["testb_div_odd"],["variable","integer"]],["i",[[18,4],[18,13]],[[18,12],[18,13]],["testb_div_odd"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/freq_divbyodd/verified_freq_divbyodd.v",[[[[[["freq_divbyodd",[[0,0],[4,2]],[[0,7],[0,20]],[],["module"]],[48,8]],[[["clk",[[5,10],[5,13]],[[5,10],[5,13]],["freq_divbyodd"],["port"]],["rst_n",[[2,4],[2,9]],[[2,4],[2,9]],["freq_divbyodd"],["port","clk"]],["clk_div",[[3,4],[3,11]],[[3,4],[3,11]],["freq_divbyodd"],["port","rst_n"]],["rst_n",[[6,10],[6,15]],[[6,10],[6,15]],["freq_divbyodd"],["port"]],["clk_div",[[7,11],[7,18]],[[7,11],[7,18]],["freq_divbyodd"],["port"]],["clk_div",[[8,4],[8,15]],[[8,8],[8,15]],["freq_divbyodd"],["variable","reg"]],["NUM_DIV",[[10,4],[10,26]],[[10,14],[10,21]],["freq_divbyodd"],["parameter"]],["cnt1",[[11,4],[11,17]],[[11,13],[11,17]],["freq_divbyodd"],["variable","reg"]],["cnt2",[[12,4],[12,17]],[[12,13],[12,17]],["freq_divbyodd"],["variable","reg"]],["clk_div1",[[13,4],[13,19]],[[13,11],[13,19]],["freq_divbyodd"],["variable","reg"]],["clk_div2",[[13,4],[13,29]],[[13,21],[13,29]],["freq_divbyodd"],["variable","clk_div1"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/fsm/testbench.v",[[[[[["main",[[2,0],[2,14]],[[2,7],[2,11]],[],["module"]],[66,8]],[[["clk",[[4,0],[4,7]],[[4,4],[4,7]],["main"],["variable","reg"]],["rst",[[4,0],[4,11]],[[4,8],[4,11]],["main"],["variable","clk"]],["IN",[[5,0],[5,6]],[[5,4],[5,6]],["main"],["variable","reg"]],["MATCH",[[6,0],[6,10]],[[6,5],[6,10]],["main"],["variable","wire"]],["DUT",[[8,0],[8,50]],[[8,4],[8,7]],["main"],["instance","fsm"]],["error",[[15,0],[15,17]],[[15,8],[15,13]],["main"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/fsm/verified_fsm.v",[[[[[["verified_fsm",[[0,0],[0,38]],[[0,7],[0,19]],[],["module"]],[76,8]],[[["IN",[[1,6],[1,8]],[[1,6],[1,8]],["verified_fsm"],["port"]],["MATCH",[[0,23],[0,28]],[[0,23],[0,28]],["verified_fsm"],["port","IN"]],["CLK",[[0,29],[0,32]],[[0,29],[0,32]],["verified_fsm"],["port","MATCH"]],["RST",[[1,12],[1,16]],[[1,13],[1,16]],["verified_fsm"],["port","CLK"]],["CLK",[[1,8],[1,12]],[[1,9],[1,12]],["verified_fsm"],["port","IN"]],["MATCH",[[2,7],[2,16]],[[2,11],[2,16]],["verified_fsm"],["port","reg"]],["ST_cr",[[4,0],[4,15]],[[4,10],[4,15]],["verified_fsm"],["variable","reg"]],["ST_nt",[[4,0],[4,21]],[[4,16],[4,21]],["verified_fsm"],["variable","ST_cr"]],["s0",[[6,0],[6,22]],[[6,10],[6,12]],["verified_fsm"],["parameter"]],["s1",[[7,0],[7,22]],[[7,10],[7,12]],["verified_fsm"],["parameter"]],["s2",[[8,0],[8,22]],[[8,10],[8,12]],["verified_fsm"],["parameter"]],["s3",[[9,0],[9,22]],[[9,10],[9,12]],["verified_fsm"],["parameter"]],["s4",[[10,0],[10,22]],[[10,10],[10,12]],["verified_fsm"],["parameter"]],["s5",[[11,0],[11,22]],[[11,10],[11,12]],["verified_fsm"],["parameter"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/instr_reg/testbench.v",[[[[[["instr_reg_tb",[[2,0],[2,20]],[[2,7],[2,19]],[],["module"]],[82,8]],[[["clk",[[4,0],[4,7]],[[4,4],[4,7]],["instr_reg_tb"],["variable","reg"]],["rst",[[5,0],[5,7]],[[5,4],[5,7]],["instr_reg_tb"],["variable","reg"]],["fetch",[[6,0],[6,15]],[[6,10],[6,15]],["instr_reg_tb"],["variable","reg"]],["data",[[7,0],[7,14]],[[7,10],[7,14]],["instr_reg_tb"],["variable","reg"]],["ins",[[9,0],[9,14]],[[9,11],[9,14]],["instr_reg_tb"],["variable","wire"]],["ad1",[[10,0],[10,14]],[[10,11],[10,14]],["instr_reg_tb"],["variable","wire"]],["ad2",[[11,0],[11,14]],[[11,11],[11,14]],["instr_reg_tb"],["variable","wire"]],["uut",[[13,0],[21,1]],[[13,10],[13,13]],["instr_reg_tb"],["instance","instr_reg"]],["error",[[23,0],[23,13]],[[23,8],[23,13]],["instr_reg_tb"],["variable","integer"]],["expected_ins",[[24,0],[24,20]],[[24,8],[24,20]],["instr_reg_tb"],["variable","integer"]],["expected_ad1",[[25,0],[25,20]],[[25,8],[25,20]],["instr_reg_tb"],["variable","integer"]],["expected_ad2",[[26,0],[26,20]],[[26,8],[26,20]],["instr_reg_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/instr_reg/verified_instr_reg.v",[[[[[["instr_reg",[[0,0],[8,2]],[[0,7],[0,16]],[],["module"]],[34,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["instr_reg"],["port","input"]],["rst",[[2,4],[2,13]],[[2,10],[2,13]],["instr_reg"],["port","input"]],["fetch",[[3,4],[3,21]],[[3,16],[3,21]],["instr_reg"],["port","input"]],["data",[[4,4],[4,20]],[[4,16],[4,20]],["instr_reg"],["port","input"]],["ins",[[5,4],[5,20]],[[5,17],[5,20]],["instr_reg"],["port","output"]],["ad1",[[6,4],[6,20]],[[6,17],[6,20]],["instr_reg"],["port","output"]],["ad2",[[7,4],[7,20]],[[7,17],[7,20]],["instr_reg"],["port","output"]],["ins_p1",[[10,4],[10,20]],[[10,14],[10,20]],["instr_reg"],["variable","reg"]],["ins_p2",[[10,4],[10,28]],[[10,22],[10,28]],["instr_reg"],["variable","ins_p1"]],["state",[[11,4],[11,19]],[[11,14],[11,19]],["instr_reg"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/JC_counter/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[62,0]],[[["CLK_PERIOD",[[5,4],[5,30]],[[5,14],[5,24]],["testbench"],["parameter"]],["clk",[[8,4],[8,11]],[[8,8],[8,11]],["testbench"],["variable","reg"]],["rst_n",[[9,4],[9,13]],[[9,8],[9,13]],["testbench"],["variable","reg"]],["Q",[[12,4],[12,17]],[[12,16],[12,17]],["testbench"],["variable","wire"]],["uut",[[15,4],[19,5]],[[15,15],[15,18]],["testbench"],["instance","JC_counter"]],["error",[[24,4],[24,19]],[[24,12],[24,17]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/JC_counter/verified_JC_counter.v",[[[[[["JC_counter",[[2,0],[7,2]],[[2,7],[2,17]],[],["module"]],[13,9]],[[["clk",[[3,3],[3,27]],[[3,24],[3,27]],["JC_counter"],["port","input"]],["rst_n",[[4,3],[4,29]],[[4,24],[4,29]],["JC_counter"],["port","input"]],["Q",[[6,3],[6,26]],[[6,25],[6,26]],["JC_counter"],["port","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/LFSR/testbench.v",[[[[[["lfsr_tb",[[0,0],[0,17]],[[0,7],[0,14]],[],["module"]],[32,8]],[[["clk_tb",[[1,0],[1,10]],[[1,4],[1,10]],["lfsr_tb"],["variable","reg"]],["rst_tb",[[2,0],[2,10]],[[2,4],[2,10]],["lfsr_tb"],["variable","reg"]],["out_tb",[[3,0],[3,17]],[[3,11],[3,17]],["lfsr_tb"],["variable","wire"]],["DUT",[[5,0],[5,30]],[[5,5],[5,8]],["lfsr_tb"],["instance","LFSR"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/LFSR/verified_LFSR.v",[[[[[["LFSR",[[0,0],[0,28]],[[0,7],[0,11]],[],["module"]],[14,8]],[[["out",[[0,13],[0,16]],[[0,13],[0,16]],["LFSR"],["port"]],["clk",[[0,18],[0,21]],[[0,18],[0,21]],["LFSR"],["port","out"]],["rst",[[1,11],[1,16]],[[1,13],[1,16]],["LFSR"],["port","clk"]],["clk",[[1,8],[1,11]],[[1,8],[1,11]],["LFSR"],["port"]],["out",[[2,9],[2,22]],[[2,19],[2,22]],["LFSR"],["port","reg"]],["feedback",[[3,2],[3,15]],[[3,7],[3,15]],["LFSR"],["variable","wire"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/LIFObuffer/testbench.v",[[[[[["LIFObuffer_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[74,9]],[[["dataIn",[[5,0],[5,16]],[[5,10],[5,16]],["LIFObuffer_tb"],["variable","reg"]],["RW",[[6,0],[6,6]],[[6,4],[6,6]],["LIFObuffer_tb"],["variable","reg"]],["EN",[[7,0],[7,6]],[[7,4],[7,6]],["LIFObuffer_tb"],["variable","reg"]],["Rst",[[8,0],[8,7]],[[8,4],[8,7]],["LIFObuffer_tb"],["variable","reg"]],["Clk",[[9,0],[9,7]],[[9,4],[9,7]],["LIFObuffer_tb"],["variable","reg"]],["dataOut",[[12,0],[12,18]],[[12,11],[12,18]],["LIFObuffer_tb"],["variable","wire"]],["EMPTY",[[13,0],[13,10]],[[13,5],[13,10]],["LIFObuffer_tb"],["variable","wire"]],["FULL",[[14,0],[14,9]],[[14,5],[14,9]],["LIFObuffer_tb"],["variable","wire"]],["uut",[[17,0],[26,1]],[[17,11],[17,14]],["LIFObuffer_tb"],["instance","LIFObuffer"]],["error",[[27,0],[27,17]],[[27,8],[27,13]],["LIFObuffer_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/LIFObuffer/verified_LIFObuffer.v",[[[[[["LIFObuffer",[[0,0],[9,2]],[[0,7],[0,17]],[],["module"]],[50,9]],[[["dataIn",[[1,4],[1,22]],[[1,16],[1,22]],["LIFObuffer"],["port","input"]],["RW",[[2,4],[2,12]],[[2,10],[2,12]],["LIFObuffer"],["port","input"]],["EN",[[3,4],[3,12]],[[3,10],[3,12]],["LIFObuffer"],["port","input"]],["Rst",[[4,4],[4,13]],[[4,10],[4,13]],["LIFObuffer"],["port","input"]],["Clk",[[5,4],[5,13]],[[5,10],[5,13]],["LIFObuffer"],["port","input"]],["EMPTY",[[6,4],[6,20]],[[6,15],[6,20]],["LIFObuffer"],["port","reg"]],["FULL",[[7,4],[7,19]],[[7,15],[7,19]],["LIFObuffer"],["port","reg"]],["dataOut",[[8,4],[8,28]],[[8,21],[8,28]],["LIFObuffer"],["port","reg"]],["stack_mem",[[11,4],[11,28]],[[11,14],[11,23]],["LIFObuffer"],["variable","reg"]],["SP",[[12,4],[12,16]],[[12,14],[12,16]],["LIFObuffer"],["variable","reg"]],["i",[[13,4],[13,13]],[[13,12],[13,13]],["LIFObuffer"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_16bit/testbench.v",[[[[[["tb_multi_16bit",[[0,0],[0,22]],[[0,7],[0,21]],[],["module"]],[74,8]],[[["clk",[[2,2],[2,9]],[[2,6],[2,9]],["tb_multi_16bit"],["variable","reg"]],["rst_n",[[3,2],[3,11]],[[3,6],[3,11]],["tb_multi_16bit"],["variable","reg"]],["start",[[4,2],[4,11]],[[4,6],[4,11]],["tb_multi_16bit"],["variable","reg"]],["ain",[[5,2],[5,16]],[[5,13],[5,16]],["tb_multi_16bit"],["variable","reg"]],["bin",[[6,2],[6,16]],[[6,13],[6,16]],["tb_multi_16bit"],["variable","reg"]],["yout",[[7,2],[7,18]],[[7,14],[7,18]],["tb_multi_16bit"],["variable","wire"]],["done",[[8,2],[8,11]],[[8,7],[8,11]],["tb_multi_16bit"],["variable","wire"]],["i",[[10,2],[10,11]],[[10,10],[10,11]],["tb_multi_16bit"],["variable","integer"]],["fail_count",[[11,2],[11,24]],[[11,10],[11,20]],["tb_multi_16bit"],["variable","integer"]],["timeout",[[12,2],[12,17]],[[12,10],[12,17]],["tb_multi_16bit"],["variable","integer"]],["expected_product",[[13,2],[13,29]],[[13,13],[13,29]],["tb_multi_16bit"],["variable","reg"]],["uut",[[16,2],[24,3]],[[16,14],[16,17]],["tb_multi_16bit"],["instance","multi_16bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_16bit/verified_multi_16bit.v",[[[[[["verified_multi_16bit",[[0,0],[9,2]],[[0,7],[0,27]],[],["module"]],[56,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["verified_multi_16bit"],["port","input"]],["rst_n",[[2,4],[2,15]],[[2,10],[2,15]],["verified_multi_16bit"],["port","input"]],["start",[[3,4],[3,15]],[[3,10],[3,15]],["verified_multi_16bit"],["port","input"]],["ain",[[4,4],[4,20]],[[4,17],[4,20]],["verified_multi_16bit"],["port","input"]],["bin",[[5,4],[5,20]],[[5,17],[5,20]],["verified_multi_16bit"],["port","input"]],["yout",[[7,4],[7,22]],[[7,18],[7,22]],["verified_multi_16bit"],["port","output"]],["done",[[8,4],[8,15]],[[8,11],[8,15]],["verified_multi_16bit"],["port","output"]],["areg",[[11,0],[11,15]],[[11,11],[11,15]],["verified_multi_16bit"],["variable","reg"]],["breg",[[12,0],[12,15]],[[12,11],[12,15]],["verified_multi_16bit"],["variable","reg"]],["yout_r",[[13,0],[13,17]],[[13,11],[13,17]],["verified_multi_16bit"],["variable","reg"]],["done_r",[[14,0],[14,10]],[[14,4],[14,10]],["verified_multi_16bit"],["variable","reg"]],["i",[[15,0],[15,11]],[[15,10],[15,11]],["verified_multi_16bit"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_8bit/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[47,8]],[[["A",[[4,2],[4,13]],[[4,12],[4,13]],["testbench"],["variable","reg"]],["B",[[5,2],[5,13]],[[5,12],[5,13]],["testbench"],["variable","reg"]],["product",[[6,2],[6,21]],[[6,14],[6,21]],["testbench"],["variable","wire"]],["i",[[7,2],[7,11]],[[7,10],[7,11]],["testbench"],["variable","integer"]],["error",[[8,2],[8,19]],[[8,10],[8,15]],["testbench"],["variable","integer"]],["uut",[[10,2],[14,3]],[[10,13],[10,16]],["testbench"],["instance","multi_8bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_8bit/verified_multi_8bit.v",[[[[[["multi_8bit",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[22,8]],[[["A",[[1,2],[1,15]],[[1,14],[1,15]],["multi_8bit"],["port","input"]],["B",[[2,2],[2,15]],[[2,14],[2,15]],["multi_8bit"],["port","input"]],["product",[[3,2],[3,27]],[[3,20],[3,27]],["multi_8bit"],["port","reg"]],["multiplicand",[[6,2],[6,24]],[[6,12],[6,24]],["multi_8bit"],["variable","reg"]],["shift_count",[[7,2],[7,23]],[[7,12],[7,23]],["multi_8bit"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_booth_8bit/testbench.v",[[[[[["booth4_mul_tb",[[4,0],[4,25]],[[4,7],[4,20]],[],["module"]],[73,8]],[[["a",[[5,4],[5,29]],[[5,28],[5,29]],["booth4_mul_tb"],["variable","signed"]],["b",[[5,4],[5,32]],[[5,31],[5,32]],["booth4_mul_tb"],["variable","a"]],["clk",[[6,4],[6,23]],[[6,20],[6,23]],["booth4_mul_tb"],["variable","reg"]],["reset",[[6,4],[6,30]],[[6,25],[6,30]],["booth4_mul_tb"],["variable","clk"]],["p",[[8,4],[8,32]],[[8,31],[8,32]],["booth4_mul_tb"],["variable","signed"]],["rdy",[[9,4],[9,22]],[[9,19],[9,22]],["booth4_mul_tb"],["variable","wire"]],["total",[[11,4],[11,17]],[[11,12],[11,17]],["booth4_mul_tb"],["variable","integer"]],["err",[[11,4],[11,22]],[[11,19],[11,22]],["booth4_mul_tb"],["variable","total"]],["i",[[12,4],[12,13]],[[12,12],[12,13]],["booth4_mul_tb"],["variable","integer"]],["s",[[12,4],[12,16]],[[12,15],[12,16]],["booth4_mul_tb"],["variable","i"]],["fp",[[12,4],[12,20]],[[12,18],[12,20]],["booth4_mul_tb"],["variable","s"]],["numtests",[[12,4],[12,30]],[[12,22],[12,30]],["booth4_mul_tb"],["variable","fp"]],["ans",[[14,4],[14,40]],[[14,31],[14,34]],["booth4_mul_tb"],["variable","signed"]],["dut",[[16,4],[21,18]],[[16,21],[16,24]],["booth4_mul_tb"],["instance","multi_booth_8bit"]]],[],[[[["apply_and_check",[[26,4],[26,25]],[[26,9],[26,24]],["booth4_mul_tb"],["task"]],[50,10]],[]]]]]],null,null,null,[["width",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["TESTFILE",[[2,0],[4,0]],[[2,8],[2,16]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_booth_8bit/verified_booth4_mul.v",[[[[[["verified_multi_booth_8bit",[[2,0],[2,60]],[[2,7],[2,32]],[],["module"]],[41,8]],[[["p",[[5,10],[5,18]],[[5,17],[5,18]],["verified_multi_booth_8bit"],["port"]],["rdy",[[2,37],[2,40]],[[2,37],[2,40]],["verified_multi_booth_8bit"],["port","p"]],["clk",[[2,42],[2,45]],[[2,42],[2,45]],["verified_multi_booth_8bit"],["port","rdy"]],["reset",[[3,12],[3,19]],[[3,14],[3,19]],["verified_multi_booth_8bit"],["port","clk"]],["a",[[2,54],[2,55]],[[2,54],[2,55]],["verified_multi_booth_8bit"],["port","reset"]],["b",[[4,16],[4,19]],[[4,18],[4,19]],["verified_multi_booth_8bit"],["port","a"]],["clk",[[3,9],[3,12]],[[3,9],[3,12]],["verified_multi_booth_8bit"],["port"]],["a",[[4,9],[4,16]],[[4,15],[4,16]],["verified_multi_booth_8bit"],["port"]],["rdy",[[6,10],[6,13]],[[6,10],[6,13]],["verified_multi_booth_8bit"],["port"]],["p",[[8,3],[8,15]],[[8,14],[8,15]],["verified_multi_booth_8bit"],["variable","reg"]],["multiplier",[[9,3],[9,24]],[[9,14],[9,24]],["verified_multi_booth_8bit"],["variable","reg"]],["multiplicand",[[10,3],[10,26]],[[10,14],[10,26]],["verified_multi_booth_8bit"],["variable","reg"]],["rdy",[[11,3],[11,10]],[[11,7],[11,10]],["verified_multi_booth_8bit"],["variable","reg"]],["ctr",[[12,3],[12,16]],[[12,13],[12,16]],["verified_multi_booth_8bit"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_pipe_4bit/testbench.v",[[[[[["multi_pipe_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[56,8]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["multi_pipe_tb"],["variable","reg"]],["rst_n",[[4,2],[4,11]],[[4,6],[4,11]],["multi_pipe_tb"],["variable","reg"]],["mul_a",[[5,2],[5,17]],[[5,12],[5,17]],["multi_pipe_tb"],["variable","reg"]],["mul_b",[[6,2],[6,17]],[[6,12],[6,17]],["multi_pipe_tb"],["variable","reg"]],["mul_out",[[7,2],[7,20]],[[7,13],[7,20]],["multi_pipe_tb"],["variable","wire"]],["perfect",[[8,2],[8,41]],[[8,20],[8,27]],["multi_pipe_tb"],["variable","signed"]],["dut",[[10,2],[16,3]],[[10,30],[10,33]],["multi_pipe_tb"],["instance","multi_pipe_4bit"]],["fail_count",[[21,2],[21,23]],[[21,10],[21,20]],["multi_pipe_tb"],["variable","integer"]],["i",[[22,2],[22,13]],[[22,10],[22,11]],["multi_pipe_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_pipe_4bit/verified_multi_pipe_4bit.v",[[[[[["verified_multi_pipe",[[1,0],[10,2]],[[1,7],[1,26]],[],["module"]],[52,0]],[[["size",[[2,1],[2,19]],[[2,11],[2,15]],["verified_multi_pipe"],["parameter-port","parameter"]],["clk",[[4,1],[4,16]],[[4,13],[4,16]],["verified_multi_pipe"],["port","input"]],["rst_n",[[5,1],[5,18]],[[5,13],[5,18]],["verified_multi_pipe"],["port","input"]],["mul_a",[[6,1],[6,25]],[[6,20],[6,25]],["verified_multi_pipe"],["port","input"]],["mul_b",[[7,1],[7,25]],[[7,20],[7,25]],["verified_multi_pipe"],["port","input"]],["mul_out",[[9,2],[9,33]],[[9,26],[9,33]],["verified_multi_pipe"],["port","reg"]],["N",[[12,0],[12,23]],[[12,10],[12,11]],["verified_multi_pipe"],["parameter"]],["sum_tmp1",[[14,0],[14,28]],[[14,20],[14,28]],["verified_multi_pipe"],["variable","reg"]],["sum_tmp2",[[15,0],[15,28]],[[15,20],[15,28]],["verified_multi_pipe"],["variable","reg"]],["mul_a_extend",[[16,0],[16,32]],[[16,20],[16,32]],["verified_multi_pipe"],["variable","wire"]],["mul_b_extend",[[17,0],[17,32]],[[17,20],[17,32]],["verified_multi_pipe"],["variable","wire"]],["mul_result",[[19,0],[19,40]],[[19,20],[19,30]],["verified_multi_pipe"],["variable","wire"]],["i",[[21,0],[21,8]],[[21,7],[21,8]],["verified_multi_pipe"],["variable","genvar"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_pipe_8bit/testbench.v",[[[[[["tb_multi_pipe",[[2,0],[2,23]],[[2,7],[2,20]],[],["module"]],[82,9]],[[["mul_a",[[4,5],[4,20]],[[4,15],[4,20]],["tb_multi_pipe"],["variable","reg"]],["mul_b",[[5,5],[5,20]],[[5,15],[5,20]],["tb_multi_pipe"],["variable","reg"]],["mul_en_in",[[6,5],[6,18]],[[6,9],[6,18]],["tb_multi_pipe"],["variable","reg"]],["clk",[[8,5],[8,12]],[[8,9],[8,12]],["tb_multi_pipe"],["variable","reg"]],["rst_n",[[9,5],[9,14]],[[9,9],[9,14]],["tb_multi_pipe"],["variable","reg"]],["mul_en_out",[[11,5],[11,20]],[[11,10],[11,20]],["tb_multi_pipe"],["variable","wire"]],["mul_out",[[12,5],[12,24]],[[12,17],[12,24]],["tb_multi_pipe"],["variable","wire"]],["expected_product",[[14,5],[14,32]],[[14,16],[14,32]],["tb_multi_pipe"],["variable","reg"]],["u1",[[16,1],[25,1]],[[16,17],[16,19]],["tb_multi_pipe"],["instance","multi_pipe_8bit"]],["error",[[31,0],[31,17]],[[31,8],[31,13]],["tb_multi_pipe"],["variable","integer"]]]]]],null,null,null,[["clk_period",[[1,0],[2,0]],[[1,8],[1,18]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/multi_pipe_8bit/verified_multi_pipe_8bit.v",[[[[[["verified_multi_pipe_8bit",[[0,0],[11,2]],[[0,7],[0,31]],[],["module"]],[91,8]],[[["size",[[1,4],[1,22]],[[1,14],[1,18]],["verified_multi_pipe_8bit"],["parameter-port","parameter"]],["clk",[[13,9],[13,12]],[[13,9],[13,12]],["verified_multi_pipe_8bit"],["port"]],["rst_n",[[4,10],[4,15]],[[4,10],[4,15]],["verified_multi_pipe_8bit"],["port","clk"]],["mul_a",[[5,10],[5,15]],[[5,10],[5,15]],["verified_multi_pipe_8bit"],["port","rst_n"]],["mul_b",[[6,10],[6,15]],[[6,10],[6,15]],["verified_multi_pipe_8bit"],["port","mul_a"]],["mul_en_in",[[7,10],[7,19]],[[7,10],[7,19]],["verified_multi_pipe_8bit"],["port","mul_b"]],["mul_en_out",[[9,10],[9,20]],[[9,10],[9,20]],["verified_multi_pipe_8bit"],["port","mul_en_in"]],["mul_out",[[10,10],[10,17]],[[10,10],[10,17]],["verified_multi_pipe_8bit"],["port","mul_en_out"]],["rst_n",[[14,9],[14,14]],[[14,9],[14,14]],["verified_multi_pipe_8bit"],["port"]],["mul_en_in",[[15,9],[15,18]],[[15,9],[15,18]],["verified_multi_pipe_8bit"],["port"]],["mul_a",[[16,9],[16,25]],[[16,20],[16,25]],["verified_multi_pipe_8bit"],["port"]],["mul_b",[[17,9],[17,25]],[[17,20],[17,25]],["verified_multi_pipe_8bit"],["port"]],["mul_en_out",[[19,10],[19,24]],[[19,14],[19,24]],["verified_multi_pipe_8bit"],["port","reg"]],["mul_out",[[20,10],[20,34]],[[20,27],[20,34]],["verified_multi_pipe_8bit"],["port","reg"]],["mul_en_out_reg",[[23,3],[23,27]],[[23,13],[23,27]],["verified_multi_pipe_8bit"],["variable","reg"]],["mul_a_reg",[[35,4],[35,23]],[[35,14],[35,23]],["verified_multi_pipe_8bit"],["variable","reg"]],["mul_b_reg",[[36,4],[36,23]],[[36,14],[36,23]],["verified_multi_pipe_8bit"],["variable","reg"]],["temp",[[48,5],[48,32]],[[48,17],[48,21]],["verified_multi_pipe_8bit"],["variable","wire"]],["sum",[[59,5],[59,25]],[[59,16],[59,19]],["verified_multi_pipe_8bit"],["variable","reg"]],["mul_out_reg",[[74,5],[74,27]],[[74,16],[74,27]],["verified_multi_pipe_8bit"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/parallel2serial/testbench.v",[[[[[["parallel2serial_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[66,0]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["parallel2serial_tb"],["variable","reg"]],["rst_n",[[4,2],[4,11]],[[4,6],[4,11]],["parallel2serial_tb"],["variable","reg"]],["d",[[5,2],[5,13]],[[5,12],[5,13]],["parallel2serial_tb"],["variable","reg"]],["valid_out",[[6,2],[6,16]],[[6,7],[6,16]],["parallel2serial_tb"],["variable","wire"]],["dout",[[7,2],[7,11]],[[7,7],[7,11]],["parallel2serial_tb"],["variable","wire"]],["dut",[[10,2],[16,3]],[[10,18],[10,21]],["parallel2serial_tb"],["instance","parallel2serial"]],["error",[[20,2],[20,19]],[[20,10],[20,15]],["parallel2serial_tb"],["variable","integer"]],["failcase",[[21,2],[21,22]],[[21,10],[21,18]],["parallel2serial_tb"],["variable","integer"]],["i",[[22,2],[22,15]],[[22,10],[22,11]],["parallel2serial_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/parallel2serial/verified_parallel2serial.v",[[[[[["verified_parallel2serial",[[1,0],[7,3]],[[1,7],[1,31]],[],["module"]],[38,8]],[[["clk",[[2,1],[2,15]],[[2,12],[2,15]],["verified_parallel2serial"],["port","wire"]],["rst_n",[[3,1],[3,17]],[[3,12],[3,17]],["verified_parallel2serial"],["port","wire"]],["d",[[4,1],[4,18]],[[4,17],[4,18]],["verified_parallel2serial"],["port","wire"]],["valid_out",[[5,1],[5,22]],[[5,13],[5,22]],["verified_parallel2serial"],["port","wire"]],["dout",[[6,1],[6,17]],[[6,13],[6,17]],["verified_parallel2serial"],["port","wire"]],["data",[[10,0],[10,20]],[[10,10],[10,14]],["verified_parallel2serial"],["variable","reg"]],["cnt",[[11,0],[11,12]],[[11,9],[11,12]],["verified_parallel2serial"],["variable","reg"]],["valid",[[12,0],[12,9]],[[12,4],[12,9]],["verified_parallel2serial"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/pe/testbench.v",[[[[[["test54",[[2,0],[2,16]],[[2,7],[2,13]],[],["module"]],[57,9]],[[["clk",[[4,4],[4,11]],[[4,8],[4,11]],["test54"],["variable","reg"]],["rst",[[5,4],[5,11]],[[5,8],[5,11]],["test54"],["variable","reg"]],["a",[[6,4],[6,16]],[[6,15],[6,16]],["test54"],["variable","reg"]],["b",[[6,4],[6,18]],[[6,17],[6,18]],["test54"],["variable","a"]],["c",[[7,4],[7,17]],[[7,16],[7,17]],["test54"],["variable","wire"]],["dut",[[9,4],[9,25]],[[9,7],[9,10]],["test54"],["instance","pe"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/pe/verified_pe.v",[[[[[["verified_pe",[[0,0],[7,2]],[[0,7],[0,18]],[],["module"]],[26,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["verified_pe"],["port","input"]],["rst",[[2,4],[2,13]],[[2,10],[2,13]],["verified_pe"],["port","input"]],["a",[[3,4],[3,18]],[[3,17],[3,18]],["verified_pe"],["port","input"]],["b",[[4,4],[4,18]],[[4,17],[4,18]],["verified_pe"],["port","input"]],["c",[[6,4],[6,19]],[[6,18],[6,19]],["verified_pe"],["port","output"]],["cc",[[9,0],[9,13]],[[9,11],[9,13]],["verified_pe"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/pulse_detect/testbench.v",[[[[[["pulse_detect_tb",[[2,0],[2,23]],[[2,7],[2,22]],[],["module"]],[76,8]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["pulse_detect_tb"],["variable","reg"]],["rst_n",[[4,2],[4,11]],[[4,6],[4,11]],["pulse_detect_tb"],["variable","reg"]],["data_in",[[5,2],[5,13]],[[5,6],[5,13]],["pulse_detect_tb"],["variable","reg"]],["data_out",[[6,2],[6,15]],[[6,7],[6,15]],["pulse_detect_tb"],["variable","wire"]],["dut",[[9,2],[14,3]],[[9,15],[9,18]],["pulse_detect_tb"],["instance","pulse_detect"]],["error",[[22,2],[22,19]],[[22,10],[22,15]],["pulse_detect_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/pulse_detect/verified_pulse_detect.v",[[[[[["verified_pulse_detect",[[2,0],[7,2]],[[2,7],[2,28]],[],["module"]],[75,9]],[[["clk",[[3,4],[3,13]],[[3,10],[3,13]],["verified_pulse_detect"],["port","input"]],["rst_n",[[4,4],[4,15]],[[4,10],[4,15]],["verified_pulse_detect"],["port","input"]],["data_in",[[5,4],[5,17]],[[5,10],[5,17]],["verified_pulse_detect"],["port","input"]],["data_out",[[6,4],[6,23]],[[6,15],[6,23]],["verified_pulse_detect"],["port","reg"]],["s0",[[9,0],[9,21]],[[9,10],[9,12]],["verified_pulse_detect"],["parameter"]],["s1",[[10,0],[10,21]],[[10,10],[10,12]],["verified_pulse_detect"],["parameter"]],["s2",[[11,0],[11,21]],[[11,10],[11,12]],["verified_pulse_detect"],["parameter"]],["s3",[[12,0],[12,21]],[[12,10],[12,12]],["verified_pulse_detect"],["parameter"]],["pulse_level1",[[14,0],[14,22]],[[14,10],[14,22]],["verified_pulse_detect"],["variable","reg"]],["pulse_level2",[[14,0],[14,36]],[[14,24],[14,36]],["verified_pulse_detect"],["variable","pulse_level1"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/radix2_div/testbench.v",[[[[[["radix2_div_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[88,9]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["radix2_div_tb"],["variable","reg"]],["rst",[[4,4],[4,11]],[[4,8],[4,11]],["radix2_div_tb"],["variable","reg"]],["dividend",[[5,4],[5,22]],[[5,14],[5,22]],["radix2_div_tb"],["variable","reg"]],["divisor",[[5,4],[5,31]],[[5,24],[5,31]],["radix2_div_tb"],["variable","dividend"]],["sign",[[6,4],[6,12]],[[6,8],[6,12]],["radix2_div_tb"],["variable","reg"]],["opn_valid",[[7,4],[7,17]],[[7,8],[7,17]],["radix2_div_tb"],["variable","reg"]],["res_ready",[[8,4],[8,17]],[[8,8],[8,17]],["radix2_div_tb"],["variable","reg"]],["res_valid",[[9,4],[9,18]],[[9,9],[9,18]],["radix2_div_tb"],["variable","wire"]],["result",[[10,4],[10,22]],[[10,16],[10,22]],["radix2_div_tb"],["variable","wire"]],["uut",[[13,4],[23,5]],[[13,15],[13,18]],["radix2_div_tb"],["instance","radix2_div"]],["i",[[25,4],[25,13]],[[25,12],[25,13]],["radix2_div_tb"],["variable","integer"]],["error",[[26,4],[26,21]],[[26,12],[26,17]],["radix2_div_tb"],["variable","integer"]],["a_test",[[27,4],[27,26]],[[27,14],[27,20]],["radix2_div_tb"],["variable","reg"]],["b_test",[[28,4],[28,26]],[[28,14],[28,20]],["radix2_div_tb"],["variable","reg"]],["expected_result",[[29,4],[29,36]],[[29,15],[29,30]],["radix2_div_tb"],["variable","reg"]],["sign_test",[[30,4],[30,23]],[[30,8],[30,17]],["radix2_div_tb"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/radix2_div/verified_radix2_div.v",[[[[[["verified_radix2_div",[[1,0],[12,2]],[[1,7],[1,26]],[],["module"]],[82,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["verified_radix2_div"],["port","wire"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["verified_radix2_div"],["port","wire"]],["dividend",[[4,4],[4,29]],[[4,21],[4,29]],["verified_radix2_div"],["port","wire"]],["divisor",[[5,4],[5,28]],[[5,21],[5,28]],["verified_radix2_div"],["port","wire"]],["sign",[[6,4],[6,19]],[[6,15],[6,19]],["verified_radix2_div"],["port","wire"]],["opn_valid",[[8,4],[8,24]],[[8,15],[8,24]],["verified_radix2_div"],["port","wire"]],["res_valid",[[9,4],[9,24]],[[9,15],[9,24]],["verified_radix2_div"],["port","reg"]],["res_ready",[[10,4],[10,24]],[[10,15],[10,24]],["verified_radix2_div"],["port","wire"]],["result",[[11,4],[11,29]],[[11,23],[11,29]],["verified_radix2_div"],["port","wire"]],["dividend_save",[[14,4],[14,27]],[[14,14],[14,27]],["verified_radix2_div"],["variable","reg"]],["divisor_save",[[14,4],[14,41]],[[14,29],[14,41]],["verified_radix2_div"],["variable","dividend_save"]],["SR",[[15,4],[15,17]],[[15,15],[15,17]],["verified_radix2_div"],["variable","reg"]],["NEG_DIVISOR",[[16,4],[16,26]],[[16,15],[16,26]],["verified_radix2_div"],["variable","reg"]],["REMAINER",[[17,4],[17,23]],[[17,15],[17,23]],["verified_radix2_div"],["variable","wire"]],["QUOTIENT",[[17,4],[17,33]],[[17,25],[17,33]],["verified_radix2_div"],["variable","REMAINER"]],["divident_abs",[[21,4],[21,27]],[[21,15],[21,27]],["verified_radix2_div"],["variable","wire"]],["divisor_abs",[[22,4],[22,26]],[[22,15],[22,26]],["verified_radix2_div"],["variable","wire"]],["remainer",[[23,4],[23,23]],[[23,15],[23,23]],["verified_radix2_div"],["variable","wire"]],["quotient",[[23,4],[23,33]],[[23,25],[23,33]],["verified_radix2_div"],["variable","remainer"]],["CO",[[30,4],[30,11]],[[30,9],[30,11]],["verified_radix2_div"],["variable","wire"]],["sub_result",[[31,4],[31,25]],[[31,15],[31,25]],["verified_radix2_div"],["variable","wire"]],["mux_result",[[32,4],[32,25]],[[32,15],[32,25]],["verified_radix2_div"],["variable","wire"]],["cnt",[[38,4],[38,17]],[[38,14],[38,17]],["verified_radix2_div"],["variable","reg"]],["start_cnt",[[39,4],[39,17]],[[39,8],[39,17]],["verified_radix2_div"],["variable","reg"]],["data_go",[[75,4],[75,16]],[[75,9],[75,16]],["verified_radix2_div"],["variable","wire"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/RAM/testbench.v",[[[[[["tb_RAM",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[81,9]],[[["CLK_PERIOD",[[5,4],[5,30]],[[5,14],[5,24]],["tb_RAM"],["parameter"]],["clk",[[8,4],[8,11]],[[8,8],[8,11]],["tb_RAM"],["variable","reg"]],["rst_n",[[9,4],[9,13]],[[9,8],[9,13]],["tb_RAM"],["variable","reg"]],["write_en",[[10,4],[10,16]],[[10,8],[10,16]],["tb_RAM"],["variable","reg"]],["write_addr",[[11,4],[11,24]],[[11,14],[11,24]],["tb_RAM"],["variable","reg"]],["write_data",[[12,4],[12,24]],[[12,14],[12,24]],["tb_RAM"],["variable","reg"]],["read_en",[[13,4],[13,15]],[[13,8],[13,15]],["tb_RAM"],["variable","reg"]],["read_addr",[[14,4],[14,23]],[[14,14],[14,23]],["tb_RAM"],["variable","reg"]],["read_data",[[17,4],[17,24]],[[17,15],[17,24]],["tb_RAM"],["variable","wire"]],["uut",[[20,4],[29,5]],[[20,8],[20,11]],["tb_RAM"],["instance","RAM"]],["error",[[34,4],[34,21]],[[34,12],[34,17]],["tb_RAM"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/RAM/verified_RAM.v",[[[[[["verified_RAM",[[0,0],[11,2]],[[0,7],[0,19]],[],["module"]],[35,9]],[[["clk",[[1,1],[1,10]],[[1,7],[1,10]],["verified_RAM"],["port","input"]],["rst_n",[[2,1],[2,12]],[[2,7],[2,12]],["verified_RAM"],["port","input"]],["write_en",[[4,1],[4,15]],[[4,7],[4,15]],["verified_RAM"],["port","input"]],["write_addr",[[5,1],[5,22]],[[5,12],[5,22]],["verified_RAM"],["port","input"]],["write_data",[[6,1],[6,22]],[[6,12],[6,22]],["verified_RAM"],["port","input"]],["read_en",[[8,1],[8,14]],[[8,7],[8,14]],["verified_RAM"],["port","input"]],["read_addr",[[9,1],[9,21]],[[9,12],[9,21]],["verified_RAM"],["port","input"]],["read_data",[[10,1],[10,26]],[[10,17],[10,26]],["verified_RAM"],["port","reg"]],["RAM",[[14,4],[14,26]],[[14,16],[14,19]],["verified_RAM"],["variable","reg"]],["i",[[17,4],[17,13]],[[17,12],[17,13]],["verified_RAM"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/right_shifter/testbench.v",[[[[[["right_shifter_tb",[[1,0],[1,24]],[[1,7],[1,23]],[],["module"]],[46,9]],[[["clk",[[2,2],[2,9]],[[2,6],[2,9]],["right_shifter_tb"],["variable","reg"]],["d",[[3,2],[3,7]],[[3,6],[3,7]],["right_shifter_tb"],["variable","reg"]],["q",[[4,2],[4,14]],[[4,13],[4,14]],["right_shifter_tb"],["variable","wire"]],["dut",[[7,2],[11,3]],[[7,16],[7,19]],["right_shifter_tb"],["instance","right_shifter"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/right_shifter/verified_right_shifter.v",[[[[[["verified_right_shifter",[[0,0],[0,40]],[[0,7],[0,29]],[],["module"]],[14,8]],[[["clk",[[2,11],[2,14]],[[2,11],[2,14]],["verified_right_shifter"],["port"]],["q",[[0,35],[0,36]],[[0,35],[0,36]],["verified_right_shifter"],["port","clk"]],["d",[[0,37],[0,38]],[[0,37],[0,38]],["verified_right_shifter"],["port","q"]],["d",[[3,10],[3,11]],[[3,10],[3,11]],["verified_right_shifter"],["port"]],["q",[[4,12],[4,19]],[[4,18],[4,19]],["verified_right_shifter"],["port"]],["q",[[5,4],[5,18]],[[5,17],[5,18]],["verified_right_shifter"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/ring_counter/testbench.v",[[[[[["testbench",[[0,0],[0,17]],[[0,7],[0,16]],[],["module"]],[49,9]],[[["clk",[[2,4],[2,11]],[[2,8],[2,11]],["testbench"],["variable","reg"]],["reset",[[3,4],[3,13]],[[3,8],[3,13]],["testbench"],["variable","reg"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["testbench"],["variable","wire"]],["ring_counter_inst",[[6,4],[10,5]],[[6,17],[6,34]],["testbench"],["instance","ring_counter"]],["i",[[18,4],[18,15]],[[18,14],[18,15]],["testbench"],["variable","reg"]],["data",[[19,4],[19,156]],[[19,14],[19,18]],["testbench"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/ring_counter/verified_ring_counter.v",[[[[[["ring_counter",[[0,0],[4,2]],[[0,7],[0,19]],[],["module"]],[22,0]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["ring_counter"],["port","wire"]],["reset",[[2,4],[2,20]],[[2,15],[2,20]],["ring_counter"],["port","wire"]],["out",[[3,4],[3,24]],[[3,21],[3,24]],["ring_counter"],["port","reg"]],["state",[[7,0],[7,15]],[[7,10],[7,15]],["ring_counter"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/ROM/testbench.v",[[[[[["rom_tb",[[0,0],[0,14]],[[0,7],[0,13]],[],["module"]],[58,8]],[[["addr_tb",[[2,4],[2,21]],[[2,14],[2,21]],["rom_tb"],["variable","reg"]],["dout_tb",[[3,4],[3,23]],[[3,16],[3,23]],["rom_tb"],["variable","wire"]],["rom_inst",[[5,4],[8,5]],[[5,8],[5,16]],["rom_tb"],["instance","ROM"]],["error",[[10,4],[10,17]],[[10,12],[10,17]],["rom_tb"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/ROM/verified_ROM.v",[[[[[["ROM",[[0,0],[3,2]],[[0,7],[0,10]],[],["module"]],[21,8]],[[["addr",[[1,4],[1,25]],[[1,21],[1,25]],["ROM"],["port","wire"]],["dout",[[2,4],[2,26]],[[2,22],[2,26]],["ROM"],["port","reg"]],["mem",[[6,4],[6,26]],[[6,15],[6,18]],["ROM"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/sequence_detector/testbench.v",[[[[[["tb_sequence_detector",[[2,0],[2,30]],[[2,7],[2,27]],[],["module"]],[52,8]],[[["clk",[[4,4],[4,11]],[[4,8],[4,11]],["tb_sequence_detector"],["variable","reg"]],["rst_n",[[4,4],[4,18]],[[4,13],[4,18]],["tb_sequence_detector"],["variable","clk"]],["data_in",[[4,4],[4,27]],[[4,20],[4,27]],["tb_sequence_detector"],["variable","rst_n"]],["sequence_detected",[[5,4],[5,26]],[[5,9],[5,26]],["tb_sequence_detector"],["variable","wire"]],["dut",[[7,4],[12,5]],[[7,22],[7,25]],["tb_sequence_detector"],["instance","sequence_detector"]],["error",[[13,4],[13,21]],[[13,12],[13,17]],["tb_sequence_detector"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/sequence_detector/verified_sequence_detector.v",[[[[[["sequence_detector",[[0,0],[5,7]],[[0,7],[0,24]],[],["module"]],[47,8]],[[["clk",[[1,5],[1,15]],[[1,12],[1,15]],["sequence_detector"],["port","input"]],["rst_n",[[2,5],[2,17]],[[2,12],[2,17]],["sequence_detector"],["port","input"]],["data_in",[[3,5],[3,19]],[[3,12],[3,19]],["sequence_detector"],["port","input"]],["sequence_detected",[[4,5],[4,29]],[[4,12],[4,29]],["sequence_detector"],["port","output"]],["IDLE",[[8,0],[8,33]],[[8,17],[8,21]],["sequence_detector"],["parameter"]],["S1",[[9,0],[9,33]],[[9,17],[9,19]],["sequence_detector"],["parameter"]],["S2",[[10,0],[10,32]],[[10,16],[10,18]],["sequence_detector"],["parameter"]],["S3",[[11,0],[11,33]],[[11,17],[11,19]],["sequence_detector"],["parameter"]],["S4",[[12,0],[12,33]],[[12,17],[12,19]],["sequence_detector"],["parameter"]],["curr_state",[[15,0],[15,22]],[[15,12],[15,22]],["sequence_detector"],["variable","reg"]],["next_state",[[16,0],[16,23]],[[16,13],[16,23]],["sequence_detector"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/serial2parallel/testbench.v",[[[[[["tb",[[0,0],[0,12]],[[0,7],[0,9]],[],["module"]],[69,9]],[[["clk",[[1,1],[1,8]],[[1,5],[1,8]],["tb"],["variable","reg"]],["rst_n",[[1,1],[1,14]],[[1,9],[1,14]],["tb"],["variable","clk"]],["din_serial",[[2,1],[2,15]],[[2,5],[2,15]],["tb"],["variable","reg"]],["din_valid",[[2,1],[2,25]],[[2,16],[2,25]],["tb"],["variable","din_serial"]],["dout_valid",[[3,1],[3,16]],[[3,6],[3,16]],["tb"],["variable","wire"]],["dout_parallel",[[4,1],[4,23]],[[4,10],[4,23]],["tb"],["variable","wire"]],["error",[[7,2],[7,19]],[[7,10],[7,15]],["tb"],["variable","integer"]],["u0",[[61,1],[68,2]],[[61,17],[61,19]],["tb"],["instance","serial2parallel"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/serial2parallel/verified_serial2parallel.v",[[[[[["verified_serial2parallel",[[1,0],[8,2]],[[1,7],[1,31]],[],["module"]],[44,9]],[[["clk",[[2,1],[2,10]],[[2,7],[2,10]],["verified_serial2parallel"],["port","input"]],["rst_n",[[3,1],[3,12]],[[3,7],[3,12]],["verified_serial2parallel"],["port","input"]],["din_serial",[[4,1],[4,17]],[[4,7],[4,17]],["verified_serial2parallel"],["port","input"]],["din_valid",[[5,1],[5,16]],[[5,7],[5,16]],["verified_serial2parallel"],["port","input"]],["dout_parallel",[[6,1],[6,30]],[[6,17],[6,30]],["verified_serial2parallel"],["port","reg"]],["dout_valid",[[7,1],[7,22]],[[7,12],[7,22]],["verified_serial2parallel"],["port","reg"]],["din_tmp",[[10,1],[10,16]],[[10,9],[10,16]],["verified_serial2parallel"],["variable","reg"]],["cnt",[[11,1],[11,12]],[[11,9],[11,12]],["verified_serial2parallel"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/signal_generator/testbench.v",[[[[[["tb_signal_generator",[[0,0],[0,27]],[[0,7],[0,26]],[],["module"]],[44,0]],[[["clk",[[1,0],[1,10]],[[1,7],[1,10]],["tb_signal_generator"],["variable","reg"]],["rst_n",[[1,0],[1,16]],[[1,11],[1,16]],["tb_signal_generator"],["variable","clk"]],["wave",[[2,0],[2,15]],[[2,11],[2,15]],["tb_signal_generator"],["variable","wire"]],["uut",[[4,0],[8,5]],[[4,17],[4,20]],["tb_signal_generator"],["instance","signal_generator"]],["reference",[[10,0],[10,24]],[[10,9],[10,18]],["tb_signal_generator"],["variable","reg"]],["i",[[12,0],[12,13]],[[12,8],[12,9]],["tb_signal_generator"],["variable","integer"]],["error",[[13,0],[13,17]],[[13,8],[13,13]],["tb_signal_generator"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/signal_generator/verified_signal_generator.v",[[[[[["verified_signal_generator",[[0,0],[4,2]],[[0,7],[0,32]],[],["module"]],[34,8]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["verified_signal_generator"],["port","input"]],["rst_n",[[2,2],[2,13]],[[2,8],[2,13]],["verified_signal_generator"],["port","input"]],["wave",[[3,2],[3,23]],[[3,19],[3,23]],["verified_signal_generator"],["port","reg"]],["state",[[6,2],[6,17]],[[6,12],[6,17]],["verified_signal_generator"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/square_wave/testbench.v",[[[[[["square_wave_tb",[[0,0],[0,22]],[[0,7],[0,21]],[],["module"]],[40,8]],[[["clk_tb",[[2,4],[2,18]],[[2,8],[2,14]],["square_wave_tb"],["variable","reg"]],["freq_tb",[[3,4],[3,34]],[[3,14],[3,21]],["square_wave_tb"],["variable","reg"]],["wave_out_tb",[[4,4],[4,20]],[[4,9],[4,20]],["square_wave_tb"],["variable","wire"]],["ones_count",[[5,4],[5,26]],[[5,12],[5,22]],["square_wave_tb"],["variable","integer"]],["error",[[6,4],[6,21]],[[6,12],[6,17]],["square_wave_tb"],["variable","integer"]],["square_wave_inst",[[8,4],[12,5]],[[8,16],[8,32]],["square_wave_tb"],["instance","square_wave"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/square_wave/verified_square_wave.v",[[[[[["square_wave",[[0,0],[4,2]],[[0,7],[0,18]],[],["module"]],[23,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["square_wave"],["port","input"]],["freq",[[2,4],[2,20]],[[2,16],[2,20]],["square_wave"],["port","input"]],["wave_out",[[3,4],[3,23]],[[3,15],[3,23]],["square_wave"],["port","reg"]],["count",[[6,0],[6,15]],[[6,10],[6,15]],["square_wave"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/sub_64bit/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[50,8]],[[["A",[[4,2],[4,14]],[[4,13],[4,14]],["testbench"],["variable","reg"]],["B",[[5,2],[5,14]],[[5,13],[5,14]],["testbench"],["variable","reg"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["testbench"],["variable","wire"]],["overflow",[[7,2],[7,15]],[[7,7],[7,15]],["testbench"],["variable","wire"]],["i",[[8,2],[8,11]],[[8,10],[8,11]],["testbench"],["variable","integer"]],["error",[[9,2],[9,19]],[[9,10],[9,15]],["testbench"],["variable","integer"]],["uut",[[12,2],[17,3]],[[12,12],[12,15]],["testbench"],["instance","sub_64bit"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/sub_64bit/verified_sub_64bit.v",[[[[[["sub_64bit",[[0,0],[5,2]],[[0,7],[0,16]],[],["module"]],[17,8]],[[["A",[[1,2],[1,16]],[[1,15],[1,16]],["sub_64bit"],["port","input"]],["B",[[2,2],[2,16]],[[2,15],[2,16]],["sub_64bit"],["port","input"]],["result",[[3,2],[3,26]],[[3,20],[3,26]],["sub_64bit"],["port","reg"]],["overflow",[[4,2],[4,21]],[[4,13],[4,21]],["sub_64bit"],["port","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/synchronizer/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[76,9]],[[["clk_a",[[4,4],[4,13]],[[4,8],[4,13]],["testbench"],["variable","reg"]],["clk_b",[[5,4],[5,13]],[[5,8],[5,13]],["testbench"],["variable","reg"]],["arstn",[[6,4],[6,13]],[[6,8],[6,13]],["testbench"],["variable","reg"]],["brstn",[[7,4],[7,13]],[[7,8],[7,13]],["testbench"],["variable","reg"]],["data_in",[[8,4],[8,21]],[[8,14],[8,21]],["testbench"],["variable","reg"]],["data_en",[[9,4],[9,15]],[[9,8],[9,15]],["testbench"],["variable","reg"]],["dataout",[[12,4],[12,22]],[[12,15],[12,22]],["testbench"],["variable","wire"]],["dut",[[15,4],[23,5]],[[15,17],[15,20]],["testbench"],["instance","synchronizer"]],["error",[[29,4],[29,19]],[[29,12],[29,17]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/synchronizer/verified_synchronizer.v",[[[[[["verified_synchronizer",[[0,0],[9,2]],[[0,7],[0,28]],[],["module"]],[43,9]],[[["clk_a",[[1,1],[1,16]],[[1,11],[1,16]],["verified_synchronizer"],["port","input"]],["clk_b",[[2,1],[2,16]],[[2,11],[2,16]],["verified_synchronizer"],["port","input"]],["arstn",[[3,1],[3,16]],[[3,11],[3,16]],["verified_synchronizer"],["port","input"]],["brstn",[[4,1],[4,15]],[[4,10],[4,15]],["verified_synchronizer"],["port","input"]],["data_in",[[5,1],[5,21]],[[5,14],[5,21]],["verified_synchronizer"],["port","input"]],["data_en",[[6,1],[6,28]],[[6,21],[6,28]],["verified_synchronizer"],["port","input"]],["dataout",[[8,1],[8,27]],[[8,20],[8,27]],["verified_synchronizer"],["port","reg"]],["data_reg",[[11,0],[11,18]],[[11,10],[11,18]],["verified_synchronizer"],["variable","reg"]],["en_data_reg",[[17,0],[17,15]],[[17,4],[17,15]],["verified_synchronizer"],["variable","reg"]],["en_clap_one",[[24,0],[24,15]],[[24,4],[24,15]],["verified_synchronizer"],["variable","reg"]],["en_clap_two",[[25,0],[25,15]],[[25,4],[25,15]],["verified_synchronizer"],["variable","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/traffic_light/testbench.v",[[[[[["tb_traffic_light",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[80,9]],[[["clk",[[4,2],[4,9]],[[4,6],[4,9]],["tb_traffic_light"],["variable","reg"]],["rst_n",[[5,2],[5,11]],[[5,6],[5,11]],["tb_traffic_light"],["variable","reg"]],["pass_request",[[6,2],[6,18]],[[6,6],[6,18]],["tb_traffic_light"],["variable","reg"]],["clock",[[7,2],[7,18]],[[7,13],[7,18]],["tb_traffic_light"],["variable","wire"]],["red",[[8,2],[8,10]],[[8,7],[8,10]],["tb_traffic_light"],["variable","wire"]],["yellow",[[9,2],[9,13]],[[9,7],[9,13]],["tb_traffic_light"],["variable","wire"]],["green",[[10,2],[10,12]],[[10,7],[10,12]],["tb_traffic_light"],["variable","wire"]],["i",[[11,2],[11,11]],[[11,10],[11,11]],["tb_traffic_light"],["variable","integer"]],["uut",[[13,2],[21,3]],[[13,16],[13,19]],["tb_traffic_light"],["instance","traffic_light"]],["error",[[28,2],[28,19]],[[28,10],[28,15]],["tb_traffic_light"],["variable","integer"]],["clock_cnt",[[29,2],[29,19]],[[29,10],[29,19]],["tb_traffic_light"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/traffic_light/verified_traffic_light.v",[[[[[["verified_traffic_light",[[2,0],[11,6]],[[2,7],[2,29]],[],["module"]],[100,9]],[[["rst_n",[[4,2],[4,13]],[[4,8],[4,13]],["verified_traffic_light"],["port","input"]],["clk",[[5,6],[5,15]],[[5,12],[5,15]],["verified_traffic_light"],["port","input"]],["pass_request",[[6,6],[6,24]],[[6,12],[6,24]],["verified_traffic_light"],["port","input"]],["clock",[[7,4],[7,25]],[[7,20],[7,25]],["verified_traffic_light"],["port","wire"]],["red",[[8,6],[8,20]],[[8,17],[8,20]],["verified_traffic_light"],["port","reg"]],["yellow",[[9,4],[9,21]],[[9,15],[9,21]],["verified_traffic_light"],["port","reg"]],["green",[[10,4],[10,20]],[[10,15],[10,20]],["verified_traffic_light"],["port","reg"]],["idle",[[13,1],[16,20]],[[13,12],[13,16]],["verified_traffic_light"],["parameter"]],["cnt",[[17,1],[17,14]],[[17,11],[17,14]],["verified_traffic_light"],["variable","reg"]],["state",[[18,1],[18,16]],[[18,11],[18,16]],["verified_traffic_light"],["variable","reg"]],["p_red",[[19,1],[19,10]],[[19,5],[19,10]],["verified_traffic_light"],["variable","reg"]],["p_yellow",[[19,1],[19,19]],[[19,11],[19,19]],["verified_traffic_light"],["variable","p_red"]],["p_green",[[19,1],[19,27]],[[19,20],[19,27]],["verified_traffic_light"],["variable","p_yellow"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/up_down_counter/testbench.v",[[[[[["testbench",[[0,0],[0,17]],[[0,7],[0,16]],[],["module"]],[55,9]],[[["clk",[[2,4],[2,11]],[[2,8],[2,11]],["testbench"],["variable","reg"]],["reset",[[3,4],[3,13]],[[3,8],[3,13]],["testbench"],["variable","reg"]],["up_down",[[4,4],[4,15]],[[4,8],[4,15]],["testbench"],["variable","reg"]],["count",[[5,4],[5,21]],[[5,16],[5,21]],["testbench"],["variable","wire"]],["uut",[[8,4],[13,5]],[[8,20],[8,23]],["testbench"],["instance","up_down_counter"]],["error",[[15,4],[15,21]],[[15,12],[15,17]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/up_down_counter/verified_up_down_counter.v",[[[[[["up_down_counter",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[30,8]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["up_down_counter"],["port","wire"]],["reset",[[2,4],[2,20]],[[2,15],[2,20]],["up_down_counter"],["port","wire"]],["up_down",[[3,4],[3,22]],[[3,15],[3,22]],["up_down_counter"],["port","wire"]],["count",[[4,4],[4,27]],[[4,22],[4,27]],["up_down_counter"],["port","reg"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/width_8to16/testbench.v",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[50,8]],[[["rst",[[2,4],[2,11]],[[2,8],[2,11]],["testbench"],["variable","reg"]],["valid_in",[[2,4],[2,20]],[[2,12],[2,20]],["testbench"],["variable","rst"]],["clk",[[3,1],[3,10]],[[3,5],[3,8]],["testbench"],["variable","reg"]],["data_in",[[4,1],[4,17]],[[4,10],[4,17]],["testbench"],["variable","reg"]],["valid_out",[[5,1],[5,15]],[[5,6],[5,15]],["testbench"],["variable","wire"]],["data_out",[[6,1],[6,21]],[[6,13],[6,21]],["testbench"],["variable","wire"]],["dut",[[8,0],[15,1]],[[8,12],[8,15]],["testbench"],["instance","width_8to16"]],["error",[[18,0],[18,17]],[[18,8],[18,13]],["testbench"],["variable","integer"]]]]]]],null,0]],["/Users/yangj/Projects/research/rtllm_augment/rtllm_modules/width_8to16/verified_width_8to16.v",[[[[[["verified_width_8to16",[[1,0],[9,2]],[[1,7],[1,27]],[],["module"]],[43,8]],[[["clk",[[2,1],[2,17]],[[2,14],[2,17]],["verified_width_8to16"],["port","input"]],["rst_n",[[3,1],[3,19]],[[3,14],[3,19]],["verified_width_8to16"],["port","input"]],["valid_in",[[4,1],[4,24]],[[4,16],[4,24]],["verified_width_8to16"],["port","input"]],["data_in",[[5,1],[5,27]],[[5,20],[5,27]],["verified_width_8to16"],["port","input"]],["valid_out",[[7,2],[7,24]],[[7,15],[7,24]],["verified_width_8to16"],["port","reg"]],["data_out",[[8,1],[8,29]],[[8,21],[8,29]],["verified_width_8to16"],["port","reg"]],["data_lock",[[10,0],[10,21]],[[10,12],[10,21]],["verified_width_8to16"],["variable","reg"]],["flag",[[11,0],[11,12]],[[11,8],[11,12]],["verified_width_8to16"],["variable","reg"]]]]]]],null,0]]]}