Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 13 00:20:01 2022
| Host         : DESKTOP-ENDDUI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 118 register/latch pins with no clock driven by root clock pin: clk6p25m/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_100kHz/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 266 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.357        0.000                      0                  220        0.104        0.000                      0                  220        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.357        0.000                      0                  220        0.104        0.000                      0                  220        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.828ns (20.451%)  route 3.221ns (79.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.565     5.086    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk6p25m/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk6p25m/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk6p25m/count_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk6p25m/count[0]_i_7__1/O
                         net (fo=1, routed)           0.640     7.181    clk6p25m/count[0]_i_7__1_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk6p25m/count[0]_i_4__0/O
                         net (fo=2, routed)           0.456     7.760    clk6p25m/count[0]_i_4__0_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk6p25m/count[0]_i_1__0/O
                         net (fo=32, routed)          1.251     9.135    clk6p25m/count[0]_i_1__0_n_0
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436    14.777    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk6p25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.828ns (20.451%)  route 3.221ns (79.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.565     5.086    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk6p25m/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk6p25m/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk6p25m/count_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk6p25m/count[0]_i_7__1/O
                         net (fo=1, routed)           0.640     7.181    clk6p25m/count[0]_i_7__1_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk6p25m/count[0]_i_4__0/O
                         net (fo=2, routed)           0.456     7.760    clk6p25m/count[0]_i_4__0_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk6p25m/count[0]_i_1__0/O
                         net (fo=32, routed)          1.251     9.135    clk6p25m/count[0]_i_1__0_n_0
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436    14.777    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk6p25m/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.828ns (20.451%)  route 3.221ns (79.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.565     5.086    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk6p25m/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk6p25m/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk6p25m/count_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk6p25m/count[0]_i_7__1/O
                         net (fo=1, routed)           0.640     7.181    clk6p25m/count[0]_i_7__1_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk6p25m/count[0]_i_4__0/O
                         net (fo=2, routed)           0.456     7.760    clk6p25m/count[0]_i_4__0_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk6p25m/count[0]_i_1__0/O
                         net (fo=32, routed)          1.251     9.135    clk6p25m/count[0]_i_1__0_n_0
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436    14.777    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk6p25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.828ns (20.451%)  route 3.221ns (79.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.565     5.086    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk6p25m/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk6p25m/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.417    clk6p25m/count_reg[13]
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.541 r  clk6p25m/count[0]_i_7__1/O
                         net (fo=1, routed)           0.640     7.181    clk6p25m/count[0]_i_7__1_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  clk6p25m/count[0]_i_4__0/O
                         net (fo=2, routed)           0.456     7.760    clk6p25m/count[0]_i_4__0_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  clk6p25m/count[0]_i_1__0/O
                         net (fo=32, routed)          1.251     9.135    clk6p25m/count[0]_i_1__0_n_0
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.436    14.777    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clk6p25m/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clk_100kHz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100kHz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.150%)  route 3.087ns (78.850%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.140    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  clk_100kHz/count_reg[10]/Q
                         net (fo=3, routed)           0.961     6.557    clk_100kHz/count_reg[10]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  clk_100kHz/count[0]_i_9__1/O
                         net (fo=1, routed)           0.591     7.273    clk_100kHz/count[0]_i_9__1_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.397 r  clk_100kHz/count[0]_i_4__1/O
                         net (fo=1, routed)           0.590     7.987    clk_100kHz/count[0]_i_4__1_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.111 r  clk_100kHz/count[0]_i_1__1/O
                         net (fo=32, routed)          0.944     9.055    clk_100kHz/clear
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.508    14.849    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429    14.659    clk_100kHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clk_100kHz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100kHz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.150%)  route 3.087ns (78.850%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.140    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  clk_100kHz/count_reg[10]/Q
                         net (fo=3, routed)           0.961     6.557    clk_100kHz/count_reg[10]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  clk_100kHz/count[0]_i_9__1/O
                         net (fo=1, routed)           0.591     7.273    clk_100kHz/count[0]_i_9__1_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.397 r  clk_100kHz/count[0]_i_4__1/O
                         net (fo=1, routed)           0.590     7.987    clk_100kHz/count[0]_i_4__1_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.111 r  clk_100kHz/count[0]_i_1__1/O
                         net (fo=32, routed)          0.944     9.055    clk_100kHz/clear
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.508    14.849    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429    14.659    clk_100kHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clk_100kHz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100kHz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.150%)  route 3.087ns (78.850%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.140    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  clk_100kHz/count_reg[10]/Q
                         net (fo=3, routed)           0.961     6.557    clk_100kHz/count_reg[10]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  clk_100kHz/count[0]_i_9__1/O
                         net (fo=1, routed)           0.591     7.273    clk_100kHz/count[0]_i_9__1_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.397 r  clk_100kHz/count[0]_i_4__1/O
                         net (fo=1, routed)           0.590     7.987    clk_100kHz/count[0]_i_4__1_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.111 r  clk_100kHz/count[0]_i_1__1/O
                         net (fo=32, routed)          0.944     9.055    clk_100kHz/clear
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.508    14.849    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429    14.659    clk_100kHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clk_100kHz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100kHz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.150%)  route 3.087ns (78.850%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.140    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  clk_100kHz/count_reg[10]/Q
                         net (fo=3, routed)           0.961     6.557    clk_100kHz/count_reg[10]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  clk_100kHz/count[0]_i_9__1/O
                         net (fo=1, routed)           0.591     7.273    clk_100kHz/count[0]_i_9__1_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.397 r  clk_100kHz/count[0]_i_4__1/O
                         net (fo=1, routed)           0.590     7.987    clk_100kHz/count[0]_i_4__1_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.111 r  clk_100kHz/count[0]_i_1__1/O
                         net (fo=32, routed)          0.944     9.055    clk_100kHz/clear
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.508    14.849    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[31]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429    14.659    clk_100kHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 clk_100kHz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100kHz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.613%)  route 3.003ns (78.387%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.140    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  clk_100kHz/count_reg[10]/Q
                         net (fo=3, routed)           0.961     6.557    clk_100kHz/count_reg[10]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  clk_100kHz/count[0]_i_9__1/O
                         net (fo=1, routed)           0.591     7.273    clk_100kHz/count[0]_i_9__1_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.397 r  clk_100kHz/count[0]_i_4__1/O
                         net (fo=1, routed)           0.590     7.987    clk_100kHz/count[0]_i_4__1_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.111 r  clk_100kHz/count[0]_i_1__1/O
                         net (fo=32, routed)          0.861     8.971    clk_100kHz/clear
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.503    14.844    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[10]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.676    clk_100kHz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 clk_100kHz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100kHz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.613%)  route 3.003ns (78.387%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.140    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  clk_100kHz/count_reg[10]/Q
                         net (fo=3, routed)           0.961     6.557    clk_100kHz/count_reg[10]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  clk_100kHz/count[0]_i_9__1/O
                         net (fo=1, routed)           0.591     7.273    clk_100kHz/count[0]_i_9__1_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.397 r  clk_100kHz/count[0]_i_4__1/O
                         net (fo=1, routed)           0.590     7.987    clk_100kHz/count[0]_i_4__1_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.111 r  clk_100kHz/count[0]_i_1__1/O
                         net (fo=32, routed)          0.861     8.971    clk_100kHz/clear
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.503    14.844    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_100kHz/count_reg[11]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.676    clk_100kHz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk6p25m/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk6p25m/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk6p25m/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk6p25m/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    clk6p25m/count_reg[28]_i_1__0_n_7
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk6p25m/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk6p25m/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk6p25m/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk6p25m/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    clk6p25m/count_reg[28]_i_1__0_n_5
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk6p25m/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk6p25m/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk6p25m/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk6p25m/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    clk6p25m/count_reg[28]_i_1__0_n_6
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk6p25m/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk6p25m/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk6p25m/count_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk6p25m/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    clk6p25m/count_reg[28]_i_1__0_n_4
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.418%)  route 0.169ns (47.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clk6p25m/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk6p25m/count_reg[1]/Q
                         net (fo=3, routed)           0.169     1.756    clk6p25m/count_reg[1]
    SLICE_X32Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  clk6p25m/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    clk6p25m/clk_out_i_1__0_n_0
    SLICE_X32Y44         FDRE                                         r  clk6p25m/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  clk6p25m/clk_out_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091     1.553    clk6p25m/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clk6p25m/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk6p25m/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    clk6p25m/count_reg[11]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk6p25m/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    clk6p25m/count_reg[8]_i_1__0_n_4
    SLICE_X33Y45         FDRE                                         r  clk6p25m/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clk6p25m/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk6p25m/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_100kHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100kHz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.585     1.468    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  clk_100kHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_100kHz/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.726    clk_100kHz/count_reg[23]
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clk_100kHz/count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.834    clk_100kHz/count_reg[20]_i_1__1_n_4
    SLICE_X61Y29         FDRE                                         r  clk_100kHz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.853     1.980    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  clk_100kHz/count_reg[23]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    clk_100kHz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_100kHz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100kHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk_100kHz/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.728    clk_100kHz/count_reg[31]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clk_100kHz/count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.836    clk_100kHz/count_reg[28]_i_1__1_n_4
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.982    clk_100kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  clk_100kHz/count_reg[31]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.105     1.575    clk_100kHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.672     1.556    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  clk_20kHz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  clk_20kHz/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.814    clk_20kHz/count_reg[19]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.922 r  clk_20kHz/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    clk_20kHz/count_reg[16]_i_1_n_4
    SLICE_X1Y137         FDRE                                         r  clk_20kHz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.946     2.074    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  clk_20kHz/count_reg[19]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105     1.661    clk_20kHz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.674     1.558    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  clk_20kHz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  clk_20kHz/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.816    clk_20kHz/count_reg[31]
    SLICE_X1Y140         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  clk_20kHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    clk_20kHz/count_reg[28]_i_1_n_4
    SLICE_X1Y140         FDRE                                         r  clk_20kHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.949     2.077    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  clk_20kHz/count_reg[31]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.105     1.663    clk_20kHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BASYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  BASYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y135   aud0/sclk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   clk6p25m/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   clk6p25m/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   clk6p25m/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   clk6p25m/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y49   clk6p25m/count_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y49   clk6p25m/count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y49   clk6p25m/count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y49   clk6p25m/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk6p25m/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   clk6p25m/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   clk6p25m/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   clk6p25m/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   clk6p25m/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   clk6p25m/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   clk6p25m/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   clk6p25m/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   clk6p25m/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   clk6p25m/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   clk6p25m/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   clk6p25m/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   clk_100kHz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   clk_100kHz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   clk_100kHz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   clk_100kHz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   clk_100kHz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   clk_100kHz/count_reg[13]/C



