// Seed: 570643882
module module_0 (
    input logic id_0,
    output id_1
);
  logic id_2;
  initial begin
    id_1 <= 1 - id_2;
    id_1 = 1;
  end
endmodule
`define pp_2 0
