// Seed: 1868881145
`define pp_3 0
`define pp_4 0
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  initial begin
    id_2 <= #id_1(id_1) == id_0;
    id_2 = id_1 - id_1;
  end
  assign #id_3 id_2 = 1;
  assign id_3 = !1;
  logic id_4 = id_1;
  always @* id_2 <= 1;
  logic id_5;
endmodule
