static void F_1 ( int V_1 , unsigned int V_2 )\r\n{\r\nF_2 ( V_2 & 0x0000FF , V_1 + V_3 ) ;\r\nF_2 ( ( V_2 & 0x00FF00 ) >> 8 , V_1 + V_4 ) ;\r\nF_2 ( ( V_2 & 0xFF0000 ) >> 16 , V_1 + V_5 ) ;\r\n}\r\nstatic T_1 unsigned int F_3 ( int V_1 , unsigned char * V_6 , unsigned int V_2 )\r\n{\r\nunsigned int V_7 = V_2 ;\r\nunsigned long V_8 = 0 ;\r\nunsigned int V_9 ;\r\nunsigned long V_10 ;\r\nint V_11 = V_12 ;\r\nF_4 ( & V_13 , V_8 ) ;\r\nwhile( V_2 && V_11 )\r\n{\r\nV_9 = F_5 ( V_1 + V_14 ) ;\r\nif( V_15 && V_9 > 3 )\r\n{\r\nF_6 ( V_1 + V_16 , V_6 , V_9 >> 2 ) ;\r\nV_6 += V_9 & 0xFC ;\r\nV_2 -= V_9 & 0xFC ;\r\n}\r\nelse if( V_9 > 0 )\r\n{\r\nV_2 -= V_9 ;\r\nfor(; V_9 > 0 ; V_9 -- )\r\n* ( V_6 ++ ) = F_5 ( V_1 + V_16 ) ;\r\n}\r\nelse\r\n{\r\nV_10 = V_17 + V_11 ;\r\nF_7 ( & V_13 , V_8 ) ;\r\nwhile( F_8 ( V_17 , V_10 ) && ( F_5 ( V_1 + V_18 ) & V_19 ) && V_11 )\r\nif( F_5 ( V_1 + V_18 ) & V_20 )\r\nV_11 = 0 ;\r\nF_4 ( & V_13 , V_8 ) ;\r\nif( F_5 ( V_1 + V_18 ) & V_19 )\r\nV_11 = 0 ;\r\n}\r\n}\r\nF_7 ( & V_13 , V_8 ) ;\r\nreturn V_7 - V_2 ;\r\n}\r\nstatic T_1 unsigned int F_9 ( int V_1 , unsigned char * V_6 , unsigned int V_2 )\r\n{\r\nunsigned int V_7 = V_2 ;\r\nunsigned long V_8 = 0 ;\r\nunsigned int V_21 ;\r\nunsigned long V_10 ;\r\nunsigned int V_11 = V_22 ;\r\nF_4 ( & V_13 , V_8 ) ;\r\nwhile( V_2 && V_11 )\r\n{\r\nV_21 = V_23 - F_5 ( V_1 + V_14 ) ;\r\nif( V_21 > V_2 )\r\nV_21 = V_2 ;\r\nif( V_15 && V_21 > 3 )\r\n{\r\nF_10 ( V_1 + V_16 , V_6 , V_21 >> 2 ) ;\r\nV_6 += V_21 & 0xFC ;\r\nV_2 -= V_21 & 0xFC ;\r\n}\r\nelse if( V_21 > 0 )\r\n{\r\nV_2 -= V_21 ;\r\nfor(; V_21 > 0 ; V_21 -- )\r\nF_2 ( * ( V_6 ++ ) , V_1 + V_16 ) ;\r\n}\r\nelse\r\n{\r\nV_10 = V_17 + V_11 ;\r\nF_7 ( & V_13 , V_8 ) ;\r\nwhile( F_8 ( V_17 , V_10 ) && ( F_5 ( V_1 + V_18 ) & V_24 ) && V_11 )\r\n;\r\nF_4 ( & V_13 , V_8 ) ;\r\nif( F_5 ( V_1 + V_18 ) & V_24 )\r\nV_11 = 0 ;\r\n}\r\n}\r\nF_7 ( & V_13 , V_8 ) ;\r\nreturn V_7 - V_2 ;\r\n}\r\nstatic T_2 F_11 ( int V_25 , void * V_26 )\r\n{\r\nstruct V_27 * V_28 = V_26 ;\r\nint V_1 = V_28 -> V_29 ;\r\nint V_10 ;\r\nunsigned long V_8 = 0 ;\r\nunsigned char V_30 , V_31 , V_32 ;\r\nstruct V_33 * V_34 ;\r\nunsigned int V_35 = 0 ;\r\nF_4 ( V_28 -> V_36 , V_8 ) ;\r\nV_30 = F_5 ( V_1 + V_37 ) ;\r\nV_31 = F_5 ( V_1 + V_18 ) ;\r\nV_32 = F_5 ( V_1 + V_38 ) ;\r\nF_7 ( V_28 -> V_36 , V_8 ) ;\r\nif( V_32 & V_20 )\r\n{\r\nF_12 ( V_39 L_1 ) ;\r\nV_40 -> V_41 . V_42 = V_43 ;\r\nV_40 -> V_44 = V_45 << 16 ;\r\nF_4 ( V_28 -> V_36 , V_8 ) ;\r\nV_40 -> V_46 ( V_40 ) ;\r\nF_7 ( V_28 -> V_36 , V_8 ) ;\r\ngoto V_47;\r\n}\r\nif( V_32 & V_48 )\r\n{\r\nF_12 ( V_49 L_2 , F_5 ( V_1 + V_50 ) ) ;\r\nV_40 -> V_41 . V_42 = V_43 ;\r\nV_40 -> V_44 = V_51 << 16 ;\r\nF_4 ( V_28 -> V_36 , V_8 ) ;\r\nV_40 -> V_46 ( V_40 ) ;\r\nF_7 ( V_28 -> V_36 , V_8 ) ;\r\ngoto V_47;\r\n}\r\nif( V_30 & V_52 )\r\n{\r\nF_12 ( V_49 L_3 ) ;\r\nV_40 -> V_41 . V_42 = V_43 ;\r\nV_40 -> V_44 = V_51 << 16 ;\r\nF_4 ( V_28 -> V_36 , V_8 ) ;\r\nV_40 -> V_46 ( V_40 ) ;\r\nF_7 ( V_28 -> V_36 , V_8 ) ;\r\ngoto V_47;\r\n}\r\nif( V_30 & V_53 )\r\n{\r\nF_12 ( V_49 L_4 ) ;\r\nV_40 -> V_41 . V_42 = V_43 ;\r\nV_40 -> V_44 = V_54 << 16 ;\r\nF_4 ( V_28 -> V_36 , V_8 ) ;\r\nV_40 -> V_46 ( V_40 ) ;\r\nF_7 ( V_28 -> V_36 , V_8 ) ;\r\ngoto V_47;\r\n}\r\nif( V_31 & ( V_55 | V_56 ) )\r\n{\r\nF_12 ( V_49 L_5 ) ;\r\nV_40 -> V_41 . V_42 = V_43 ;\r\nV_40 -> V_44 = V_51 << 16 ;\r\nF_4 ( V_28 -> V_36 , V_8 ) ;\r\nV_40 -> V_46 ( V_40 ) ;\r\nF_7 ( V_28 -> V_36 , V_8 ) ;\r\ngoto V_47;\r\n}\r\nif( V_32 & V_57 )\r\n{\r\nif( V_40 -> V_41 . V_42 != V_58 )\r\nV_40 -> V_44 = V_59 << 16 ;\r\nelse\r\nV_40 -> V_44 = ( V_40 -> V_41 . V_60 & 0xFF ) | ( ( V_40 -> V_41 . V_61 & 0xFF ) << 8 ) | ( V_62 << 16 ) ;\r\nV_40 -> V_41 . V_42 = V_43 ;\r\nF_4 ( V_28 -> V_36 , V_8 ) ;\r\nV_40 -> V_46 ( V_40 ) ;\r\nF_7 ( V_28 -> V_36 , V_8 ) ;\r\ngoto V_47;\r\n}\r\nswitch( V_30 & V_63 )\r\n{\r\ncase V_64 :\r\n{\r\nif( V_32 & V_65 )\r\n{\r\nV_40 -> V_41 . V_42 = V_66 ;\r\nF_2 ( V_67 , V_1 + V_50 ) ;\r\nF_1 ( V_1 ,\r\nF_13 ( V_40 ) ) ;\r\nF_2 ( V_68 | V_69 , V_1 + V_50 ) ;\r\nF_14 (current_command,\r\nsg, scsi_sg_count(current_command), i) {\r\nV_35 += F_9 ( V_1 ,\r\nF_15 ( V_34 ) ,\r\nV_34 -> V_70 ) ;\r\n}\r\nif( V_35 < V_40 -> V_71 )\r\nF_12 ( V_49 L_6 , V_35 , V_40 -> V_71 ) ;\r\n}\r\nbreak;\r\n}\r\ncase V_72 :\r\n{\r\nif( V_32 & V_65 )\r\n{\r\nV_40 -> V_41 . V_42 = V_73 ;\r\nF_2 ( V_67 , V_1 + V_50 ) ;\r\nF_1 ( V_1 ,\r\nF_13 ( V_40 ) ) ;\r\nF_2 ( V_68 | V_69 , V_1 + V_50 ) ;\r\nF_14 (current_command,\r\nsg, scsi_sg_count(current_command), i) {\r\nV_35 += F_3 ( V_1 ,\r\nF_15 ( V_34 ) ,\r\nV_34 -> V_70 ) ;\r\n}\r\nif( V_35 < V_40 -> V_71 )\r\nF_12 ( V_49 L_7 , V_35 , V_40 -> V_71 ) ;\r\n}\r\nbreak;\r\n}\r\ncase V_74 :\r\n{\r\nV_40 -> V_41 . V_42 = V_75 ;\r\nF_12 ( V_76 L_8 ) ;\r\nbreak;\r\n}\r\ncase V_77 :\r\n{\r\nV_40 -> V_41 . V_42 = V_78 ;\r\nF_2 ( V_67 , V_1 + V_50 ) ;\r\nF_2 ( V_79 , V_1 + V_50 ) ;\r\nbreak;\r\n}\r\ncase V_80 :\r\ncase V_81 :\r\n{\r\nF_12 ( V_76 L_9 ) ;\r\nbreak;\r\n}\r\ncase V_82 :\r\n{\r\nV_40 -> V_41 . V_42 = V_83 ;\r\nF_2 ( V_84 , V_1 + V_50 ) ;\r\nF_2 ( V_85 , V_1 + V_50 ) ;\r\nbreak;\r\n}\r\ncase V_86 :\r\n{\r\nV_40 -> V_41 . V_42 = V_58 ;\r\nV_40 -> V_41 . V_60 = F_5 ( V_1 + V_87 ) ;\r\nV_40 -> V_41 . V_61 = F_5 ( V_1 + V_87 ) ;\r\nif( V_40 -> V_41 . V_61 == V_88 || V_40 -> V_41 . V_61 == V_89 )\r\nF_2 ( V_84 , V_1 + V_50 ) ;\r\nF_2 ( V_85 , V_1 + V_50 ) ;\r\nbreak;\r\n}\r\n}\r\nV_47:\r\nreturn V_90 ;\r\n}\r\nstatic void F_16 ( int V_1 , int V_91 )\r\n{\r\nF_2 ( V_92 , V_1 + V_50 ) ;\r\nF_2 ( V_93 , V_1 + V_50 ) ;\r\nF_2 ( 0x99 , V_1 + V_94 ) ;\r\nF_2 ( 0x05 , V_1 + V_95 ) ;\r\nF_2 ( 0x00 , V_1 + V_96 ) ;\r\nF_2 ( V_97 | V_91 , V_1 + V_98 ) ;\r\nF_2 ( V_99 | V_100 | V_101 , V_1 + V_102 ) ;\r\nF_2 ( V_103 | V_104 | V_105 | V_106 | V_107 , V_1 + V_108 ) ;\r\nF_2 ( 0x83 | V_109 , V_1 + V_110 ) ;\r\nF_2 ( V_111 | V_112 , V_1 + V_113 ) ;\r\nF_2 ( 0 , V_1 + V_114 ) ;\r\n}\r\nstatic int F_17 ( int V_1 , int V_91 )\r\n{\r\nint V_25 , V_115 ;\r\nunsigned long V_10 ;\r\nF_5 ( V_1 + V_38 ) ;\r\nV_115 = F_18 () ;\r\nF_16 ( V_1 , V_91 ) ;\r\nF_2 ( V_93 , V_1 + V_50 ) ;\r\nF_2 ( V_116 , V_1 + V_50 ) ;\r\nF_2 ( 0x07 , V_1 + V_117 ) ;\r\nF_2 ( 0x00 , V_1 + V_117 ) ;\r\nV_10 = V_17 + 20 ;\r\nwhile( F_8 ( V_17 , V_10 ) && ! ( F_5 ( V_1 + V_37 ) & V_20 ) )\r\nF_19 () ;\r\nif( F_20 ( V_10 , V_17 ) )\r\nreturn 0 ;\r\nV_25 = F_21 ( V_115 ) ;\r\nF_16 ( V_1 , V_91 ) ;\r\nreturn V_25 ;\r\n}\r\nvoid F_22 ( char * V_118 , int * V_119 )\r\n{\r\nint V_10 ;\r\nif( V_120 >= V_121 )\r\n{\r\nF_12 ( V_49 L_10 ) ;\r\nreturn;\r\n}\r\nif( V_119 [ 0 ] < 1 || V_119 [ 0 ] > 2 )\r\n{\r\nF_12 ( V_76 L_11 ) ;\r\nF_12 ( V_76 L_12 ) ;\r\nreturn;\r\n}\r\nfor( V_10 = 0 ; V_10 < V_120 && V_10 >= 0 ; V_10 ++ )\r\nif( V_122 [ V_10 ] . V_1 == V_119 [ 1 ] )\r\nV_10 = - 2 ;\r\nif( V_10 >= 0 )\r\n{\r\nV_122 [ V_120 ] . V_1 = V_119 [ 1 ] ;\r\nV_122 [ V_120 ] . V_25 = ( V_119 [ 0 ] == 2 ) ? V_119 [ 2 ] : 0 ;\r\nV_120 ++ ;\r\n}\r\n}\r\nstatic int F_23 ( int V_1 )\r\n{\r\nF_2 ( V_92 , V_1 + V_50 ) ;\r\nF_2 ( V_93 , V_1 + V_50 ) ;\r\nif( F_5 ( V_1 + V_50 ) != V_93 )\r\nreturn 0 ;\r\nif( ! F_5 ( V_1 + V_5 ) || F_5 ( V_1 + V_5 ) == 0xFF )\r\nreturn 0 ;\r\nif( ( F_5 ( V_1 + V_18 ) & ( V_24 | V_19 | V_55 | V_56 | V_123 | V_124 ) ) != V_19 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_24 ( void )\r\n{\r\nint * V_1 = V_125 ;\r\nint V_119 [ 2 ] ;\r\nV_119 [ 0 ] = 1 ;\r\nfor(; * V_1 ; V_1 ++ ) {\r\nif ( F_25 ( * V_1 , V_126 , V_127 ) ) {\r\nif ( F_23 ( * V_1 ) ) {\r\nV_119 [ 1 ] = * V_1 ;\r\nF_22 ( NULL , V_119 ) ;\r\n}\r\nF_26 ( * V_1 , V_126 ) ;\r\n}\r\n}\r\n}\r\nint T_3 F_27 ( struct V_128 * V_129 )\r\n{\r\nunsigned long V_8 ;\r\nstruct V_27 * V_130 = NULL ;\r\nint V_10 ;\r\nint V_131 ;\r\nstruct V_132 * V_133 = NULL ;\r\n#ifdef F_28\r\nint V_119 [ 3 ] ;\r\nV_119 [ 0 ] = 2 ;\r\nif( V_134 [ 0 ] )\r\n{\r\nV_119 [ 1 ] = V_134 [ 0 ] ;\r\nV_119 [ 2 ] = V_134 [ 1 ] ;\r\nF_22 ( NULL , V_119 ) ;\r\n}\r\nif( V_135 [ 0 ] )\r\n{\r\nV_119 [ 1 ] = V_135 [ 0 ] ;\r\nV_119 [ 2 ] = V_135 [ 1 ] ;\r\nF_22 ( NULL , V_119 ) ;\r\n}\r\nif( V_136 [ 0 ] )\r\n{\r\nV_119 [ 1 ] = V_136 [ 0 ] ;\r\nV_119 [ 2 ] = V_136 [ 1 ] ;\r\nF_22 ( NULL , V_119 ) ;\r\n}\r\nif( V_137 [ 0 ] )\r\n{\r\nV_119 [ 1 ] = V_137 [ 0 ] ;\r\nV_119 [ 2 ] = V_137 [ 1 ] ;\r\nF_22 ( NULL , V_119 ) ;\r\n}\r\n#endif\r\nF_12 ( V_138 L_13 , V_139 ) ;\r\nfor ( V_10 = 0 ; V_140 [ V_10 ] . V_141 != 0 ; V_10 ++ ) {\r\nwhile( ( V_133 = F_29 ( NULL , V_140 [ V_10 ] . V_141 ,\r\nV_140 [ V_10 ] . V_142 , V_133 ) ) != NULL )\r\n{\r\nint V_10 [ 3 ] ;\r\nif( F_30 ( V_133 ) < 0 )\r\n{\r\nF_12 ( V_49 L_14 ) ;\r\ncontinue;\r\n}\r\nif( F_31 ( V_133 ) < 0 )\r\n{\r\nF_12 ( V_49 L_15 ) ;\r\nF_32 ( V_133 ) ;\r\ncontinue;\r\n}\r\nV_10 [ 0 ] = 2 ;\r\nV_10 [ 1 ] = F_33 ( V_133 , 0 ) ;\r\nV_10 [ 2 ] = F_34 ( V_133 , 0 ) ;\r\nF_12 ( V_138 L_16 ,\r\nV_10 [ 1 ] , V_10 [ 2 ] ) ;\r\nF_22 ( NULL , V_10 ) ;\r\n}\r\n}\r\nF_24 () ;\r\nfor( V_131 = 0 , V_10 = 0 ; V_10 < V_120 ; V_10 ++ ) {\r\nif ( ! F_25 ( V_122 [ V_10 ] . V_1 , V_126 , V_127 ) )\r\ncontinue;\r\nif ( ! F_23 ( V_122 [ V_10 ] . V_1 ) ) {\r\nF_12 ( V_49 L_17 , V_122 [ V_10 ] . V_1 ) ;\r\ngoto V_143;\r\n}\r\nif ( ! V_122 [ V_10 ] . V_25 )\r\nV_122 [ V_10 ] . V_25 = F_17 ( V_122 [ V_10 ] . V_1 , V_122 [ V_10 ] . V_91 ) ;\r\nif ( ! V_122 [ V_10 ] . V_25 )\r\ngoto V_143;\r\nV_130 = F_35 ( V_129 , 0 ) ;\r\nif ( ! V_130 )\r\ngoto V_143;\r\nif ( F_36 ( V_122 [ V_10 ] . V_25 , F_11 , 0 , V_127 , V_130 ) )\r\ngoto V_144;\r\nF_4 ( & V_13 , V_8 ) ;\r\nV_130 -> V_145 = V_122 [ V_10 ] . V_1 ;\r\nV_130 -> V_29 = V_122 [ V_10 ] . V_1 ;\r\nV_130 -> V_146 = V_126 ;\r\nV_130 -> V_25 = V_122 [ V_10 ] . V_25 ;\r\nV_130 -> V_147 = V_122 [ V_10 ] . V_91 ;\r\nF_16 ( V_122 [ V_10 ] . V_1 , V_122 [ V_10 ] . V_91 ) ;\r\nV_131 ++ ;\r\nF_7 ( & V_13 , V_8 ) ;\r\ncontinue;\r\nV_144:\r\nF_37 ( V_130 ) ;\r\nV_143:\r\nF_26 ( V_122 [ V_10 ] . V_1 , V_126 ) ;\r\n}\r\nreturn V_131 ;\r\n}\r\nconst char * F_38 ( struct V_27 * V_148 )\r\n{\r\nint V_10 ;\r\nint V_1 = V_148 -> V_29 ;\r\nint V_25 = V_148 -> V_25 ;\r\nint V_91 = 0 ;\r\nint V_149 = F_5 ( V_1 + V_5 ) ;\r\nfor( V_10 = 0 ; V_10 < V_120 ; V_10 ++ )\r\nif( V_122 [ V_10 ] . V_1 == V_1 )\r\nV_91 = V_122 [ V_10 ] . V_91 ;\r\nsprintf ( V_150 , L_18 , V_149 , V_1 , V_25 , V_91 , ( V_15 ) ? L_19 : L_20 ) ;\r\nreturn V_150 ;\r\n}\r\nstatic int F_39 ( T_4 * V_151 , void (* F_40)( T_4 * ) )\r\n{\r\nint V_1 ;\r\nunsigned long V_8 = 0 ;\r\nint V_10 ;\r\nV_1 = V_151 -> V_152 -> V_153 -> V_29 ;\r\nV_40 = V_151 ;\r\nV_40 -> V_46 = F_40 ;\r\nV_40 -> V_41 . V_42 = V_75 ;\r\nV_40 -> V_41 . V_60 = 0 ;\r\nV_40 -> V_41 . V_61 = 0 ;\r\nF_4 ( & V_13 , V_8 ) ;\r\nF_2 ( F_41 ( V_151 ) , V_1 + V_117 ) ;\r\nF_2 ( V_67 , V_1 + V_50 ) ;\r\nfor( V_10 = 0 ; V_10 < V_151 -> V_154 ; V_10 ++ )\r\nF_2 ( V_151 -> V_155 [ V_10 ] , V_1 + V_87 ) ;\r\nF_2 ( V_156 , V_1 + V_50 ) ;\r\nF_7 ( & V_13 , V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_42 ( T_4 * V_151 )\r\n{\r\nint V_1 ;\r\nint V_91 = - 1 ;\r\nint V_10 ;\r\nunsigned long V_8 ;\r\nF_4 ( & V_13 , V_8 ) ;\r\nV_1 = V_151 -> V_152 -> V_153 -> V_29 ;\r\nfor( V_10 = 0 ; V_10 < V_120 && V_91 == - 1 ; V_10 ++ )\r\nif( V_122 [ V_10 ] . V_1 == V_1 )\r\nV_91 = V_122 [ V_10 ] . V_91 ;\r\nF_2 ( V_92 , V_1 + V_50 ) ;\r\nF_2 ( V_93 | V_69 , V_1 + V_50 ) ;\r\nF_2 ( V_157 , V_1 + V_50 ) ;\r\nF_16 ( V_1 , V_91 ) ;\r\nF_7 ( & V_13 , V_8 ) ;\r\nreturn V_158 ;\r\n}\r\nstatic int F_43 ( struct V_27 * V_159 )\r\n{\r\nif ( V_159 -> V_25 )\r\nF_44 ( V_159 -> V_25 , V_159 ) ;\r\nif ( V_159 -> V_29 && V_159 -> V_146 )\r\nF_26 ( V_159 -> V_29 , V_159 -> V_146 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_45 ( struct V_160 * V_161 ,\r\nstruct V_162 * V_28 ,\r\nT_5 V_163 , int * V_164 )\r\n{\r\nint V_165 ;\r\nV_165 = V_163 ;\r\nV_164 [ 0 ] = 64 ;\r\nV_164 [ 1 ] = 32 ;\r\nif( ( V_164 [ 2 ] = V_165 >> 11 ) > 1024 )\r\n{\r\nV_164 [ 0 ] = 255 ;\r\nV_164 [ 1 ] = 63 ;\r\nV_164 [ 2 ] = V_165 / ( 255 * 63 ) ;\r\n}\r\nreturn 0 ;\r\n}
