<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='556' type='bool llvm::TargetInstrInfo::produceSameValue(const llvm::MachineInstr &amp; MI0, const llvm::MachineInstr &amp; MI1, const llvm::MachineRegisterInfo * MRI = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='551'>/// Return true if two machine instructions would produce identical values.
  /// By default, this is only true when the two instructions
  /// are deemed identical except for defs. If this function is called when the
  /// IR is still in SSA form, the caller can pass the MachineRegisterInfo for
  /// aggressive checks.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2586' u='c' c='_ZN4llvm14CombinerHelper14matchEqualDefsERKNS_14MachineOperandES3_'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1392' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIPS2_SaIS6_EE'/>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='429' ll='433' type='bool llvm::TargetInstrInfo::produceSameValue(const llvm::MachineInstr &amp; MI0, const llvm::MachineInstr &amp; MI1, const llvm::MachineRegisterInfo * MRI = nullptr) const'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1830' c='_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='369' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing17identicalOperandsEN4llvm8ArrayRefINS1_14MachineOperandEEES4_'/>
