
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010589                       # Number of seconds simulated
sim_ticks                                 10589000679                       # Number of ticks simulated
final_tick                               537691063587                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 211607                       # Simulator instruction rate (inst/s)
host_op_rate                                   267826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 277765                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340372                       # Number of bytes of host memory used
host_seconds                                 38122.10                       # Real time elapsed on the host
sim_insts                                  8066896520                       # Number of instructions simulated
sim_ops                                   10210078677                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       193536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       333696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       137600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       201216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       196608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       295424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       334592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       297088                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2025472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       633600                       # Number of bytes written to this memory
system.physmem.bytes_written::total            633600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2607                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1572                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1536                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2308                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2614                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2321                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15824                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4950                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4950                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       398904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18277079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       423081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31513455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       459345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12994616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       338464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19002360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       423081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18567191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       435169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27899139                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       447257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     31598071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       447257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28056283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               191280751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       398904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       423081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       459345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       338464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       423081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       435169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       447257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       447257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3372556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59835675                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59835675                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59835675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       398904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18277079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       423081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31513455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       459345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12994616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       338464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19002360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       423081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18567191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       435169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27899139                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       447257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     31598071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       447257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28056283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              251116425                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25393288                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2070192                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1698270                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       856486                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809448                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212058                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9086                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19820255                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11775778                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2070192                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021506                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2591053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         582772                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        604308                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222923                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204081                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23389605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.615689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.966565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20798552     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          279783      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          325616      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178143      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208171      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112645      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77355      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          199475      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1209865      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23389605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081525                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463736                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19656954                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       770962                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2570355                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19483                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        371845                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335071                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2144                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14374398                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11345                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        371845                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19687845                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         233314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       451512                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2560203                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        84880                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14365380                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         21066                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        40373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19963217                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66899062                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66899062                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025517                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2937697                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3774                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2110                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           231253                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1374395                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       747232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19086                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       163474                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14341042                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13544580                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18044                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1804643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4189282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          437                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23389605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579085                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17680085     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299451      9.83%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1233722      5.27%     90.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852273      3.64%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745262      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382098      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        92285      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59814      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44615      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23389605                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3323     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13047     44.03%     55.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13259     44.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11336428     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       211879      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1253481      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       741134      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13544580                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533392                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29629                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002188                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50526438                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16149593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13317427                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13574209                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        33996                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       245656                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        16689                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        371845                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         185606                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13596                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14344842                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1374395                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       747232                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2110                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9655                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       234349                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13342541                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1176900                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202039                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1917771                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1866136                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            740871                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525436                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13317719                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13317427                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7919814                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20743684                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524447                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381794                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2076352                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206543                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23017760                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533009                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.351811                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18005614     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324145     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975134      4.24%     92.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       583541      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405821      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261484      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       137015      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109194      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215812      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23017760                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859282                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128739                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215812                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37146919                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29061931                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2003683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.539329                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.539329                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393805                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393805                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60196461                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18484253                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13415365                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                25393288                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1984576                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1790081                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       106694                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       745701                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          706658                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          109231                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4665                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     21017496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12489446                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1984576                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       815889                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2467700                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         335034                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        451317                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1208839                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       107028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24162240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.936044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21694540     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           87611      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          180089      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           74693      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          408880      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          364164      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           70792      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          148856      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1132615      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24162240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078154                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491840                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20902282                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       568133                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2458685                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7658                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        225477                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       174665                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14646355                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1530                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        225477                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20924319                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         392337                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       108459                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2445439                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        66202                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14637464                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         27228                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        24595                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          377                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17199409                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68940873                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68940873                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15216163                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1983219                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1708                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          868                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           171961                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3448492                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1743178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15894                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        84836                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14605701                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1714                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14032402                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7395                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1148530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2756782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24162240                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580757                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378399                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19180569     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1487378      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1226002      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       529848      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       671715      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       649763      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       369385      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        29149      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        18431      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24162240                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35547     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        276758     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         8020      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8809933     62.78%     62.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       122574      0.87%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          840      0.01%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3360263     23.95%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1738792     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14032402                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552603                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             320325                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022828                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52554759                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15756317                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13910254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14352727                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25386                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       136822                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          373                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11578                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1246                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        225477                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         356013                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        17958                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14607437                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3448492                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1743178                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          868                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         12287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          373                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        61179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        63698                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       124877                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13932195                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3348739                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       100202                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5087352                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1824815                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1738613                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548657                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13910794                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13910254                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7515789                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14818486                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.547793                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507190                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11290781                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13268620                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1339974                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       108791                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23936763                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378141                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19127580     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1752974      7.32%     87.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       823841      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       813994      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       221379      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       947330      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        70942      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        51620      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       127103      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23936763                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11290781                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13268620                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               5043270                       # Number of memory references committed
system.switch_cpus1.commit.loads              3311670                       # Number of loads committed
system.switch_cpus1.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1751962                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11799354                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       128569                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       127103                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38418215                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29442707                       # The number of ROB writes
system.switch_cpus1.timesIdled                 463001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1231048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11290781                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13268620                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11290781                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.249028                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.249028                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.444636                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.444636                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68863370                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16165193                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17426989                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1692                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                25393288                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2103557                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1720808                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       207020                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       864239                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          826340                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          217054                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9470                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20241699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11762686                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2103557                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1043394                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2454405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         566774                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        428380                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1240019                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       207143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23481556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21027151     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          114602      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          181785      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          245554      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          252609      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          214494      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          119369      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          177751      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1148241      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23481556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082839                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463220                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20038210                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       633892                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2449803                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2838                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        356811                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       346395                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14431155                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        356811                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20093457                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         131245                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       377542                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2398113                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       124386                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14425114                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16785                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        54244                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     20126955                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     67104578                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     67104578                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17416369                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2710573                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3556                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1839                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           375982                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1350633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       731185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8656                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       281998                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14405710                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13671377                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1986                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1610671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3862013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23481556                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582218                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267512                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17613553     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2478522     10.56%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1236705      5.27%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       878330      3.74%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       697036      2.97%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       287958      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       182278      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        94539      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12635      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23481556                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2786     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8388     37.05%     49.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11463     50.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11497631     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       203949      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1713      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1239398      9.07%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       728686      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13671377                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538385                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22637                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50848933                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16020009                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13462658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13694014                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        27513                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       218852                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11157                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        356811                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         103420                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12119                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14409302                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1350633                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       731185                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1843                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       236499                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13479685                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1165395                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       191692                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1894006                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1915578                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            728611                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530837                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13462809                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13462658                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7729110                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20827275                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530166                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371105                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10153251                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12493950                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1915339                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209397                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23124745                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540285                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.376836                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17929183     77.53%     77.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2609558     11.28%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       952622      4.12%     92.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       457544      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       427116      1.85%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       223312      0.97%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       166658      0.72%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        88472      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       270280      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23124745                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10153251                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12493950                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1851802                       # Number of memory references committed
system.switch_cpus2.commit.loads              1131777                       # Number of loads committed
system.switch_cpus2.commit.membars               1724                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1801814                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11256858                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257344                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       270280                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37263676                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29175425                       # The number of ROB writes
system.switch_cpus2.timesIdled                 308585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1911732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10153251                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12493950                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10153251                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.501001                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.501001                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399840                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399840                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60667338                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18752721                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13378236                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3452                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                25393288                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1928861                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1727166                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       154032                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1289800                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1273428                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112295                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4580                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20465609                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10971915                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1928861                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1385723                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2445301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         508572                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        287757                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1238465                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       150821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23552370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21107069     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          378439      1.61%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          184315      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          373209      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          113620      0.48%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          346972      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           52934      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86043      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          909769      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23552370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075959                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432079                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20209158                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       549252                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2440188                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2024                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        351747                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177402                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1957                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12231557                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4605                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        351747                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20238458                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         331238                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       130661                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2413439                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86821                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12213116                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9554                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        69973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15961907                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55287152                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55287152                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12905836                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3056051                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1594                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          812                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           185751                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2241389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       347711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3006                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        79339                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12148447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1597                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11361887                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7371                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2219292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4571478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23552370                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482409                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.093122                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18568658     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1550888      6.58%     85.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1688794      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       977061      4.15%     96.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       492424      2.09%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       123971      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       144236      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3443      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2895      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23552370                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18629     57.53%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7523     23.23%     80.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6230     19.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8884394     78.19%     78.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86403      0.76%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2045784     18.01%     96.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       344522      3.03%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11361887                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.447437                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32382                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002850                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46315895                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14369373                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11071073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11394269                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8937                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       458245                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9380                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        351747                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         216237                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10668                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12150054                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          494                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2241389                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       347711                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          808                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       103592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       163200                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11219837                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2017228                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       142048                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2361719                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1708152                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            344491                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.441843                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11073922                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11071073                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6710366                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14462517                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.435984                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.463983                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8837309                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9913703                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2236771                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       152885                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23200623                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427303                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.299970                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19529748     84.18%     84.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1428175      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       931763      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       290022      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       491204      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        92927      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        59090      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53607      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       324087      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23200623                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8837309                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9913703                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2121470                       # Number of memory references committed
system.switch_cpus3.commit.loads              1783139                       # Number of loads committed
system.switch_cpus3.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1524521                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8652614                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       120468                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       324087                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35026984                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24652967                       # The number of ROB writes
system.switch_cpus3.timesIdled                 458475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1840918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8837309                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9913703                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8837309                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.873419                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.873419                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.348018                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.348018                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52213532                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14388160                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13052043                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1578                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25393288                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2070464                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1698743                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       205295                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       856204                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          809253                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          212220                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9086                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19809715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11776229                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2070464                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1021473                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2591002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         582907                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        615005                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1222161                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       203801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23390010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.966806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20799008     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          279344      1.19%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          325698      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          178125      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          208203      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          112626      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           76835      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          199956      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1210215      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23390010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081536                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463754                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19648570                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       779562                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2570417                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19326                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        372129                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       334741                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2159                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14376808                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11377                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        372129                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19679151                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         236636                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       457661                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2560352                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        84075                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14366999                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         21061                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39883                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19966046                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     66905503                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     66905503                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17022401                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2943640                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3861                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2199                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           229237                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1375755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       746758                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        18858                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       164403                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14343340                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13543061                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18217                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1811572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4207242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          524                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23390010                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579010                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268690                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17681846     75.60%     75.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2298487      9.83%     85.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1233050      5.27%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       852374      3.64%     94.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       745960      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       381768      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        91615      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        60298      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        44612      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23390010                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3388     11.37%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13111     44.01%     55.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13295     44.62%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11335037     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       211901      1.56%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1253563      9.26%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       740902      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13543061                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533332                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              29794                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50524143                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16158919                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13316515                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13572855                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        34157                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       247219                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        16343                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        372129                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         189242                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13715                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14347229                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         5986                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1375755                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       746758                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2198                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       115546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       234307                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13341863                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1177360                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       201198                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1918024                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1866031                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            740664                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525409                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13316773                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13316515                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7919340                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20741536                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524411                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381811                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9998189                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12266435                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2080909                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       206369                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23017881                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532909                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.351607                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18005927     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2324460     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       974554      4.23%     92.56% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       584518      2.54%     95.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       405464      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       261004      1.13%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       136953      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       109289      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       215712      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23017881                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9998189                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12266435                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1858948                       # Number of memory references committed
system.switch_cpus4.commit.loads              1128533                       # Number of loads committed
system.switch_cpus4.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1755449                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11058809                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       249565                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       215712                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37149448                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29066834                       # The number of ROB writes
system.switch_cpus4.timesIdled                 306167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2003278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9998189                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12266435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9998189                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.539789                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.539789                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393734                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393734                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60192734                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18483429                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13415849                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25393288                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2070438                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1693310                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       203764                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       853606                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          813934                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          212351                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9130                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20074016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11751830                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2070438                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1026285                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2461208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         593457                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        347560                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1236097                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       205271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23268061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.969369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20806853     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          133996      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          210495      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          334391      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          138603      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          154698      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          165964      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          107836      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1215225      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23268061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081535                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462793                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19891948                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       531434                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2453304                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6368                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        385006                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       339305                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14347186                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        385006                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19923334                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         169750                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       273410                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2428717                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        87831                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14338034                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1957                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24891                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        33212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3483                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19904328                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66696303                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66696303                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16958910                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2945418                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3585                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1943                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           267518                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1366652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       734428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22169                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       166902                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14315883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13532971                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17152                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1840644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4124956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          286                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23268061                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581611                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273839                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17564463     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2288118      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1251068      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       854131      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       798876      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       228754      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       179732      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        60694      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        42225      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23268061                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3253     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10320     39.72%     52.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12407     47.76%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11336214     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       214382      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1640      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1250814      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       729921      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13532971                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532935                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25980                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001920                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50377135                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16160274                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13312215                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13558951                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        40318                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       247268                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        22658                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          874                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        385006                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         119236                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12453                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14319499                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6477                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1366652                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       734428                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1943                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       117967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       117004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       234971                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13338267                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1176357                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       194704                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1905914                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1876036                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            729557                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525267                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13312456                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13312215                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7784867                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20336610                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524241                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382801                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9961990                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12210749                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2108789                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3310                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       207798                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22883055                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533615                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386737                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17923441     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2402208     10.50%     88.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       935982      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       504246      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       376562      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       210282      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       130239      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       116013      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       284082      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22883055                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9961990                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12210749                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1831154                       # Number of memory references committed
system.switch_cpus5.commit.loads              1119384                       # Number of loads committed
system.switch_cpus5.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1752706                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11002916                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       248095                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       284082                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36918446                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29024117                       # The number of ROB writes
system.switch_cpus5.timesIdled                 325159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2125227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9961990                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12210749                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9961990                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.549018                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.549018                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392308                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392308                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60147777                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18454075                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13381616                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3306                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25393288                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1985086                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1790831                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       106553                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       744027                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          706785                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          109160                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4673                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21016125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12492999                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1985086                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       815945                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2468160                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         334966                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        449566                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1208671                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       106884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24159650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.606805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.936491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21691490     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           87538      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          180399      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           74468      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          408821      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          363974      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           70417      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          149538      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1133005      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24159650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078174                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491980                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20900825                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       566476                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2459003                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7795                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        225546                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       174435                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14650651                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        225546                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20923163                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         389862                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       108636                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2445598                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        66838                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14641927                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27435                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        24786                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          298                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17205581                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68962255                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68962255                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15221729                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1983762                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1709                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          869                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           173406                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3449258                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1743179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        15841                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        85266                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14610712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14037221                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7315                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1149035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2757808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24159650                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581019                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378703                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19176905     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1487229      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1226206      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       530032      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       672087      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       649879      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       369870      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        29015      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18427      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24159650                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35647     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        276927     86.38%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8025      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8813467     62.79%     62.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       122806      0.87%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          840      0.01%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3361117     23.94%     87.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1738991     12.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14037221                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552793                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             320599                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022839                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52562006                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15761838                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13915064                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14357820                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25551                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       137177                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          377                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11339                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1245                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        225546                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         353646                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        17818                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14612447                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3449258                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1743179                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          869                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          377                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        61376                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        63575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       124951                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13937157                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3349505                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       100064                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5088329                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1825262                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1738824                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548852                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13915603                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13915064                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7520364                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14832523                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.547982                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507019                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11294125                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13272723                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1340942                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       108644                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23934104                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554553                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378469                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19123693     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1753519      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       823948      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       814145      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       221263      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       947543      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        71029      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51780      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       127184      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23934104                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11294125                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13272723                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5043912                       # Number of memory references committed
system.switch_cpus6.commit.loads              3312072                       # Number of loads committed
system.switch_cpus6.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1752559                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11803059                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       128660                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       127184                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38420546                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29452980                       # The number of ROB writes
system.switch_cpus6.timesIdled                 462749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1233638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11294125                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13272723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11294125                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.248363                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.248363                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.444768                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.444768                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68886898                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16171391                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17431257                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1692                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25393288                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2070042                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1693066                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       203952                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       852298                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          813682                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          212472                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9105                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20073017                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11748516                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2070042                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1026154                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2460002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         593702                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        349352                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1236042                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       205375                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23267724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20807722     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          133592      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          209783      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          334524      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          138680      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          155289      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          165640      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          107331      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1215163      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23267724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081519                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462662                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19890883                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       533237                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2452169                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6358                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        385076                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       339146                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14343463                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1636                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        385076                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19922284                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         169901                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       275013                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2427556                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        87881                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14334463                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1790                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         24877                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        33111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3498                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19898673                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66679398                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66679398                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16953071                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2945602                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3618                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1975                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           267072                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1366044                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       733924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        22088                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       166525                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14313126                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13530541                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16937                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1841266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4122329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          322                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23267724                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581515                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273950                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17566198     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2286850      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1251216      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       852636      3.66%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       798996      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       228907      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       179802      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        60932      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        42187      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23267724                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3256     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         10215     39.48%     52.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12405     47.94%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11334907     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       214315      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1640      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1250249      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       729430      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13530541                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532839                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              25876                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001912                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50371619                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16158168                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13309476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13556417                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        40440                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       247076                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        22407                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          873                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        385076                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         119425                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12162                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14316778                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1366044                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       733924                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1977                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       117826                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       117249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       235075                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13335284                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1175534                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       195257                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1904605                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1875389                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            729071                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525150                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13309725                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13309476                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7783409                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20336119                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524134                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382738                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9958436                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12206460                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2110339                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       207966                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22882648                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533437                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386920                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17926453     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2400285     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       935089      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       503848      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       376196      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       210192      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       130086      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       115799      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       284700      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22882648                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9958436                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12206460                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1830485                       # Number of memory references committed
system.switch_cpus7.commit.loads              1118968                       # Number of loads committed
system.switch_cpus7.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1752118                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10999018                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       248005                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       284700                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36914682                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29018704                       # The number of ROB writes
system.switch_cpus7.timesIdled                 325420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2125564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9958436                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12206460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9958436                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.549927                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.549927                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392168                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392168                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60135320                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18450653                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13377309                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3304                       # number of misc regfile writes
system.l2.replacements                          15825                       # number of replacements
system.l2.tagsinuse                      32764.933747                       # Cycle average of tags in use
system.l2.total_refs                          1751885                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48591                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.053693                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           296.623076                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     27.233144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    739.717455                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.358151                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1268.771510                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.656301                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    498.942716                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     21.179312                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    770.313842                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     27.500308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    741.738162                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     26.397655                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1116.791971                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.685333                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1263.648875                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     27.076426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1113.718876                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2772.484323                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3546.052611                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2189.490691                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3442.877011                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2709.724257                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3223.004990                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3583.303331                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3268.643423                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009052                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000831                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.022574                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.038720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000936                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.015227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000646                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.023508                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000839                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.022636                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.034082                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000906                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.038564                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000826                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.033988                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.084610                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.108217                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.066818                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.105068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.082694                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.098358                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.109354                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.099751                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999906                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4117                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5490                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3035                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4004                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4100                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4945                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5479                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4934                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   36113                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12574                       # number of Writeback hits
system.l2.Writeback_hits::total                 12574                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   102                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4132                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5499                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3053                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4010                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4960                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5488                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4949                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36215                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4132                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5499                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3053                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4010                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4115                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4960                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5488                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4949                       # number of overall hits
system.l2.overall_hits::total                   36215                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1510                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2607                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1075                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1572                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1534                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2308                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2615                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2321                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15821                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2607                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1075                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1572                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1536                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2615                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2321                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15825                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1512                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2607                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1075                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1572                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1536                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2308                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2615                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2321                       # number of overall misses
system.l2.overall_misses::total                 15825                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4995785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    228592606                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5134633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    396247635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5796070                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    161461634                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4164343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    237954509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5195888                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    232501551                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5497432                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    349415408                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5613437                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    396605043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5567960                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    351383587                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2396127521                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       287874                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       293936                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        581810                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4995785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    228880480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5134633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    396247635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5796070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    161461634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4164343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    237954509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5195888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    232795487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5497432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    349415408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5613437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    396605043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5567960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    351383587                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2396709331                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4995785                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    228880480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5134633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    396247635                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5796070                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    161461634                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4164343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    237954509                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5195888                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    232795487                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5497432                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    349415408                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5613437                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    396605043                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5567960                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    351383587                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2396709331                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         8097                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8094                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         7255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               51934                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12574                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12574                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         8106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4128                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5651                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7268                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         7270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52040                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         8106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4128                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5651                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7268                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         7270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52040                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268349                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.321971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.261557                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.281923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.272275                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.318213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.323079                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.319917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.304637                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037736                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.267895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.321614                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.260417                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.281619                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.271810                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.317556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.322720                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.319257                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.304093                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.267895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.321614                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.260417                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.281619                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.271810                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.317556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.322720                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.319257                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.304093                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151387.424242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151385.831788                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146703.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151993.722670                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152528.157895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150196.868837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148726.535714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151370.552799                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 148453.942857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151565.548240                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152706.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151393.157712                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151714.513514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151665.408413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150485.405405                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151393.186988                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151452.343152                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       143937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       146968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145452.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151387.424242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151375.978836                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146703.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151993.722670                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152528.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150196.868837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148726.535714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151370.552799                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 148453.942857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151559.561849                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152706.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151393.157712                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151714.513514                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151665.408413                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150485.405405                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151393.186988                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151450.826603                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151387.424242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151375.978836                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146703.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151993.722670                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152528.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150196.868837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148726.535714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151370.552799                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 148453.942857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151559.561849                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152706.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151393.157712                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151714.513514                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151665.408413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150485.405405                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151393.186988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151450.826603                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4950                       # number of writebacks
system.l2.writebacks::total                      4950                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1510                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2607                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1075                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1534                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2308                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2615                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2321                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15821                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15825                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15825                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3076841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    140633583                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3095703                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    244460965                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3582513                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     98841392                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2532756                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    146367922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3159076                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    143130053                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3404282                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    215010797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3459286                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    244380905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3413413                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    216204449                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1474753936                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       171886                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       177696                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       349582                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3076841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    140805469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3095703                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    244460965                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3582513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     98841392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2532756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    146367922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3159076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    143307749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3404282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    215010797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3459286                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    244380905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3413413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    216204449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1475103518                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3076841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    140805469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3095703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    244460965                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3582513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     98841392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2532756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    146367922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3159076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    143307749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3404282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    215010797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3459286                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    244380905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3413413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    216204449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1475103518                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.268349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.321971                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261557                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.281923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.272275                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.318213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.323079                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.319917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.304637                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037736                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.267895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.321614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.260417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.281619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.271810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.317556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.322720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.319257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.304093                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.267895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.321614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.260417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.281619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.271810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.317556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.322720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.319257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.304093                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93237.606061                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93134.823179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88448.657143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93770.987725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94276.657895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91945.480930                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90455.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93109.365140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 90259.314286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93305.119296                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94563.388889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93158.924177                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93494.216216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93453.500956                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92254.405405                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93151.421370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93214.963403                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        85943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        88848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87395.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93237.606061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93125.310185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88448.657143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93770.987725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94276.657895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91945.480930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90455.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93109.365140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 90259.314286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93299.315755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94563.388889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93158.924177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93494.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93453.500956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92254.405405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93151.421370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93213.492449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93237.606061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93125.310185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88448.657143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93770.987725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94276.657895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91945.480930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90455.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93109.365140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 90259.314286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93299.315755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94563.388889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93158.924177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93494.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93453.500956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92254.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93151.421370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93213.492449                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.013240                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230972                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1940370.100775                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.013240                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.046496                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.818931                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222880                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222880                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222880                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222880                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222880                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222880                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.cpu0.icache.overall_misses::total           43                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6838582                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6838582                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6838582                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6838582                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6838582                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6838582                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222923                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222923                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222923                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222923                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222923                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222923                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159036.790698                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159036.790698                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159036.790698                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159036.790698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159036.790698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159036.790698                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5502422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5502422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5502422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5502422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5502422                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5502422                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161835.941176                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161835.941176                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161835.941176                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161835.941176                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161835.941176                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161835.941176                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5644                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373594                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5900                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26842.982034                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.276665                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.723335                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.879987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.120013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859465                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859465                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726502                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726502                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1699                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1699                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1585967                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1585967                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1585967                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1585967                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19330                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19330                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          452                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          452                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19782                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19782                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19782                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19782                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2283772976                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2283772976                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     54512001                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     54512001                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2338284977                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2338284977                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2338284977                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2338284977                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1605749                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1605749                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1605749                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1605749                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021996                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021996                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000622                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012319                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012319                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012319                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012319                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 118146.558510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118146.558510                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 120601.772124                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 120601.772124                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 118202.657820                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 118202.657820                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 118202.657820                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 118202.657820                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       102408                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       102408                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2250                       # number of writebacks
system.cpu0.dcache.writebacks::total             2250                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13703                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13703                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          435                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14138                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14138                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5627                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5644                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5644                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5644                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5644                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    517127943                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    517127943                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1318842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1318842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    518446785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    518446785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    518446785                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    518446785                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006403                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006403                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003515                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003515                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003515                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003515                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91901.180558                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91901.180558                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 77578.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77578.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91858.041283                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91858.041283                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91858.041283                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91858.041283                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               571.781394                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1030791569                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1780296.319516                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.419694                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.361701                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048750                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867567                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.916316                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1208788                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1208788                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1208788                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1208788                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1208788                       # number of overall hits
system.cpu1.icache.overall_hits::total        1208788                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7376608                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7376608                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7376608                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7376608                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7376608                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7376608                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1208839                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1208839                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1208839                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1208839                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1208839                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1208839                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144639.372549                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144639.372549                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144639.372549                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144639.372549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144639.372549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144639.372549                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5533513                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5533513                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5533513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5533513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5533513                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5533513                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153708.694444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153708.694444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153708.694444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153708.694444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153708.694444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153708.694444                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  8106                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406436153                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8362                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              48605.136690                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.087295                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.912705                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433935                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566065                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3160365                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3160365                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1729851                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1729851                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          847                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          847                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          846                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4890216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4890216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4890216                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4890216                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        28347                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28347                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        28377                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         28377                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        28377                       # number of overall misses
system.cpu1.dcache.overall_misses::total        28377                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3090263431                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3090263431                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2441632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2441632                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3092705063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3092705063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3092705063                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3092705063                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3188712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3188712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1729881                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1729881                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4918593                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4918593                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4918593                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4918593                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008890                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008890                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005769                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005769                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005769                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005769                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109015.537129                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109015.537129                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81387.733333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81387.733333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108986.329175                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108986.329175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108986.329175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108986.329175                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1986                       # number of writebacks
system.cpu1.dcache.writebacks::total             1986                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        20250                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20250                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20271                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20271                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         8097                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8097                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8106                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8106                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    802562985                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    802562985                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       629475                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       629475                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    803192460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    803192460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    803192460                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    803192460                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001648                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001648                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001648                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99118.560578                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99118.560578                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69941.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69941.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99086.165803                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99086.165803                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99086.165803                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99086.165803                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.594818                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999935804                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1941622.920388                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.594818                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053838                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.815056                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1239969                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1239969                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1239969                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1239969                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1239969                       # number of overall hits
system.cpu2.icache.overall_hits::total        1239969                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7668676                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7668676                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7668676                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7668676                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7668676                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7668676                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1240019                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1240019                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1240019                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1240019                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1240019                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1240019                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153373.520000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153373.520000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153373.520000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153373.520000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153373.520000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153373.520000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6281391                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6281391                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6281391                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6281391                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6281391                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6281391                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157034.775000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157034.775000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157034.775000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157034.775000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157034.775000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157034.775000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4128                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152468643                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4384                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34778.431341                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.246530                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.753470                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872057                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127943                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       852869                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         852869                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716607                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716607                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1815                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1815                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1726                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1569476                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1569476                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1569476                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1569476                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13173                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13173                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13278                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13278                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13278                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13278                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1459500969                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1459500969                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8741812                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8741812                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1468242781                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1468242781                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1468242781                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1468242781                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       866042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       866042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716712                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716712                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1582754                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1582754                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1582754                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1582754                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015211                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000147                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008389                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008389                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008389                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008389                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110794.881120                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110794.881120                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83255.352381                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83255.352381                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110577.103555                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110577.103555                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110577.103555                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110577.103555                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          887                       # number of writebacks
system.cpu2.dcache.writebacks::total              887                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9063                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9063                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9150                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9150                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9150                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9150                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4110                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4110                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4128                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4128                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4128                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4128                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    372739449                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    372739449                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1177566                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1177566                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    373917015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    373917015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    373917015                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    373917015                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002608                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002608                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90690.863504                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90690.863504                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65420.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65420.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90580.672238                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90580.672238                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90580.672238                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90580.672238                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               548.687061                       # Cycle average of tags in use
system.cpu3.icache.total_refs               919935611                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1654560.451439                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    22.356855                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.330207                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.035828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843478                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.879306                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1238428                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1238428                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1238428                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1238428                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1238428                       # number of overall hits
system.cpu3.icache.overall_hits::total        1238428                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.cpu3.icache.overall_misses::total           37                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5341571                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5341571                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5341571                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5341571                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5341571                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5341571                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1238465                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1238465                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1238465                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1238465                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1238465                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1238465                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000030                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000030                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 144366.783784                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 144366.783784                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 144366.783784                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 144366.783784                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 144366.783784                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 144366.783784                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4493268                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4493268                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4493268                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4493268                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4493268                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4493268                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154940.275862                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154940.275862                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154940.275862                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154940.275862                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154940.275862                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154940.275862                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5582                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205256656                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5838                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35158.728332                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   192.347694                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    63.652306                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.751358                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.248642                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1848811                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1848811                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       336707                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        336707                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          795                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          795                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          789                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          789                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2185518                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2185518                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2185518                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2185518                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19060                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19060                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19090                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19090                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19090                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19090                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1943351387                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1943351387                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2561751                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2561751                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1945913138                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1945913138                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1945913138                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1945913138                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1867871                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1867871                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       336737                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       336737                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2204608                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2204608                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2204608                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2204608                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010204                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010204                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000089                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008659                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008659                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008659                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008659                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101959.674029                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101959.674029                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85391.700000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85391.700000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101933.637402                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101933.637402                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101933.637402                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101933.637402                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          712                       # number of writebacks
system.cpu3.dcache.writebacks::total              712                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13484                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13484                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13508                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13508                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13508                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13508                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5576                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5576                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5582                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5582                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5582                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5582                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    519212008                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    519212008                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    519596608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    519596608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    519596608                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    519596608                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002985                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002985                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002532                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002532                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93115.496413                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93115.496413                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93084.308133                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93084.308133                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93084.308133                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93084.308133                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               511.868276                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001230208                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1932876.849421                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.868276                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.047866                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.820302                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1222116                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1222116                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1222116                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1222116                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1222116                       # number of overall hits
system.cpu4.icache.overall_hits::total        1222116                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7114161                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7114161                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7114161                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7114161                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7114161                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7114161                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1222161                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1222161                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1222161                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1222161                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1222161                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1222161                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158092.466667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158092.466667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158092.466667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158092.466667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158092.466667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158092.466667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5760000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5760000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5760000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5760000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5760000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5760000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       160000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       160000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst       160000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       160000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst       160000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       160000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5651                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158373680                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5907                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26811.186728                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   225.279559                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    30.720441                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.879998                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.120002                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       859612                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         859612                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       726365                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        726365                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1773                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1670                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1585977                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1585977                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1585977                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1585977                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19468                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19468                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          459                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          459                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19927                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19927                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19927                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19927                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2298826839                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2298826839                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     56015891                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     56015891                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2354842730                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2354842730                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2354842730                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2354842730                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       879080                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       879080                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       726824                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       726824                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1605904                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1605904                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1605904                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1605904                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.022146                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022146                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000632                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000632                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012409                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012409                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012409                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012409                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 118082.331981                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 118082.331981                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 122038.978214                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 122038.978214                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 118173.469664                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 118173.469664                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 118173.469664                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 118173.469664                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2215                       # number of writebacks
system.cpu4.dcache.writebacks::total             2215                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13834                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13834                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          442                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          442                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14276                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14276                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14276                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14276                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5634                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5634                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5651                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5651                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5651                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5651                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    520662579                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    520662579                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1298786                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1298786                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    521961365                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    521961365                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    521961365                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    521961365                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006409                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006409                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003519                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003519                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003519                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003519                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92414.373269                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92414.373269                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 76399.176471                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 76399.176471                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92366.194479                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92366.194479                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92366.194479                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92366.194479                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               518.070371                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1005694094                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1908337.939279                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    28.070371                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.044985                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.830241                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1236049                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1236049                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1236049                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1236049                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1236049                       # number of overall hits
system.cpu5.icache.overall_hits::total        1236049                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           48                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           48                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           48                       # number of overall misses
system.cpu5.icache.overall_misses::total           48                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7411401                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7411401                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7411401                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7411401                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7411401                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7411401                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1236097                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1236097                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1236097                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1236097                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1236097                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1236097                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154404.187500                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154404.187500                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154404.187500                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154404.187500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154404.187500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154404.187500                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5932340                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5932340                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5932340                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5932340                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5932340                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5932340                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160333.513514                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160333.513514                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160333.513514                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160333.513514                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160333.513514                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160333.513514                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7268                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167228236                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7524                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              22225.975013                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.567082                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.432918                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.888934                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.111066                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       856278                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         856278                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       708347                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        708347                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1893                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1893                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1653                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1653                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1564625                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1564625                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1564625                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1564625                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18591                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18591                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           85                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18676                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18676                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18676                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18676                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2061963696                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2061963696                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6941690                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6941690                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2068905386                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2068905386                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2068905386                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2068905386                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       874869                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       874869                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       708432                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       708432                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1583301                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1583301                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1583301                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1583301                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021250                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021250                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000120                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011796                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011796                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011796                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011796                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110911.930289                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110911.930289                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81666.941176                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81666.941176                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 110778.827693                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 110778.827693                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 110778.827693                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 110778.827693                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1252                       # number of writebacks
system.cpu5.dcache.writebacks::total             1252                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11338                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11338                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           70                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11408                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11408                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11408                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11408                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7253                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7253                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7268                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7268                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7268                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7268                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    701199978                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    701199978                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       965558                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       965558                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    702165536                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    702165536                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    702165536                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    702165536                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004590                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004590                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96677.233972                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96677.233972                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64370.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64370.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96610.558063                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96610.558063                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96610.558063                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96610.558063                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               572.308791                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1030791399                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1774167.640275                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.947216                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.361575                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049595                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867567                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.917162                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1208618                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1208618                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1208618                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1208618                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1208618                       # number of overall hits
system.cpu6.icache.overall_hits::total        1208618                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8418896                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8418896                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8418896                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8418896                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8418896                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8418896                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1208671                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1208671                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1208671                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1208671                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1208671                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1208671                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 158847.094340                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 158847.094340                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 158847.094340                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 158847.094340                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 158847.094340                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 158847.094340                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6296370                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6296370                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6296370                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6296370                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6296370                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6296370                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 165693.947368                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 165693.947368                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 165693.947368                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 165693.947368                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 165693.947368                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 165693.947368                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8101                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               406436885                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8357                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48634.304774                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.086639                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.913361                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433932                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566068                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3160857                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3160857                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1730091                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1730091                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          847                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          847                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          846                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4890948                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4890948                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4890948                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4890948                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28348                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28348                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28378                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28378                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28378                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28378                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   3091234608                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   3091234608                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2333383                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2333383                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   3093567991                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   3093567991                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   3093567991                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   3093567991                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3189205                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3189205                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1730121                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1730121                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4919326                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4919326                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4919326                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4919326                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008889                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008889                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005769                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005769                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005769                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005769                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109045.950614                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109045.950614                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77779.433333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77779.433333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109012.896998                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109012.896998                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109012.896998                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109012.896998                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2023                       # number of writebacks
system.cpu6.dcache.writebacks::total             2023                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20254                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20254                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20275                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20275                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20275                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20275                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8094                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8094                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8103                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8103                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8103                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8103                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    801956785                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    801956785                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       604747                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       604747                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    802561532                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    802561532                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    802561532                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    802561532                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001647                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001647                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001647                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001647                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 99080.403385                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 99080.403385                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67194.111111                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67194.111111                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 99044.987289                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 99044.987289                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 99044.987289                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 99044.987289                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.500367                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1005694039                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1904723.558712                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.500367                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.045674                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.830930                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1235994                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1235994                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1235994                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1235994                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1235994                       # number of overall hits
system.cpu7.icache.overall_hits::total        1235994                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7505733                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7505733                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7505733                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7505733                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7505733                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7505733                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1236042                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1236042                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1236042                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1236042                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1236042                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1236042                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 156369.437500                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 156369.437500                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 156369.437500                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 156369.437500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 156369.437500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 156369.437500                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6063933                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6063933                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6063933                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6063933                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6063933                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6063933                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159577.184211                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159577.184211                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159577.184211                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159577.184211                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159577.184211                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159577.184211                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7270                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               167227130                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7526                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              22219.921605                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.567422                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.432578                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888935                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111065                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       855384                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         855384                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       708097                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        708097                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1932                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1932                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1652                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1563481                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1563481                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1563481                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1563481                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18568                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18568                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           83                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18651                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18651                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18651                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18651                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2063238072                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2063238072                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6814588                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6814588                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2070052660                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2070052660                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2070052660                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2070052660                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       873952                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       873952                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       708180                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       708180                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1582132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1582132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1582132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1582132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021246                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021246                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011789                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011789                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011789                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011789                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111117.948729                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111117.948729                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82103.469880                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82103.469880                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 110988.829553                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 110988.829553                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 110988.829553                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 110988.829553                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1249                       # number of writebacks
system.cpu7.dcache.writebacks::total             1249                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        11313                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        11313                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           68                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        11381                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        11381                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        11381                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        11381                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7255                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7255                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7270                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7270                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7270                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7270                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    702182872                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    702182872                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       992286                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       992286                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    703175158                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    703175158                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    703175158                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    703175158                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004595                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004595                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004595                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004595                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 96786.060924                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 96786.060924                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66152.400000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66152.400000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 96722.855296                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 96722.855296                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 96722.855296                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 96722.855296                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
