$date
	Fri Oct 26 12:17:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module test $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1!
1#
1%
#300
0!
1"
1$
#600
1!
0#
0%
#1000
0!
0"
0$
