Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 25 21:51:24 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -77.472    -1233.232                     32                 1378        0.048        0.000                      0                 1378        4.020        0.000                       0                   636  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -77.472    -1233.232                     32                 1378        0.048        0.000                      0                 1378        4.020        0.000                       0                   636  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack      -77.472ns,  Total Violation    -1233.232ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -77.472ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        87.415ns  (logic 58.864ns (67.338%)  route 28.551ns (32.662%))
  Logic Levels:           313  (CARRY4=286 LUT2=1 LUT3=24 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.603    66.141    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.329    66.470 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.579    68.558    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.332    68.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    68.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.440    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.782    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.896    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.010    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.238 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.238    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.799    71.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.994 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    71.994    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.111 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.111    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.228 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.228    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.345 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.345    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.462 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.462    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.779    73.749    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X35Y139        LUT3 (Prop_lut3_I0_O)        0.332    74.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.631 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.631    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.745 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.745    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.859 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.973 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.973    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.087 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.087    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.201 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.201    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.429    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.935    76.522    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X37Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.421 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.421    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.535 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.535    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.649 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.649    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          0.904    79.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X38Y140        LUT3 (Prop_lut3_I0_O)        0.329    79.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44/O
                         net (fo=1, routed)           0.000    79.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.028 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.028    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4_n_0
    SLICE_X38Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_3/CO[1]
                         net (fo=36, routed)          0.932    81.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[3]
    SLICE_X39Y140        LUT3 (Prop_lut3_I0_O)        0.332    82.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_44/O
                         net (fo=1, routed)           0.000    82.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_44_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    82.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    83.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    83.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_3/CO[1]
                         net (fo=36, routed)          0.886    84.658    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[2]
    SLICE_X40Y140        LUT3 (Prop_lut3_I0_O)        0.329    84.987 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_44/O
                         net (fo=1, routed)           0.000    84.987    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_44_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.537 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.537    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_37_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.651    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_32_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.765    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_27_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.879    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_22_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.993 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.993    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_17_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    86.107    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_12_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    86.221    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_7_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    86.335    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_4_n_0
    SLICE_X40Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.492 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_3/CO[1]
                         net (fo=36, routed)          0.949    87.441    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[1]
    SLICE_X41Y140        LUT3 (Prop_lut3_I0_O)        0.329    87.770 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[0]_i_44/O
                         net (fo=1, routed)           0.000    87.770    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[0]_i_44_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_36_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_31_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_26_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_21_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_16_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.872 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    88.872    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_11_n_0
    SLICE_X41Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.986 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    88.986    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_6_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.100 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    89.100    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_4_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.371 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.331    89.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[0]
    SLICE_X38Y149        LUT5 (Prop_lut5_I1_O)        0.373    90.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.162    90.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[0]_i_2_n_0
    SLICE_X38Y149        LUT6 (Prop_lut6_I0_O)        0.124    90.361 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    90.361    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X38Y149        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.654    12.833    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y149        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y149        FDRE (Setup_fdre_C_D)        0.081    12.889    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -90.361    
  -------------------------------------------------------------------
                         slack                                -77.472    

Slack (VIOLATED) :        -75.233ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        85.122ns  (logic 56.890ns (66.833%)  route 28.232ns (33.167%))
  Logic Levels:           303  (CARRY4=277 LUT2=1 LUT3=23 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.603    66.141    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.329    66.470 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.579    68.558    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.332    68.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    68.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.440    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.782    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.896    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.010    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.238 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.238    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.799    71.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.994 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    71.994    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.111 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.111    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.228 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.228    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.345 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.345    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.462 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.462    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.779    73.749    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X35Y139        LUT3 (Prop_lut3_I0_O)        0.332    74.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.631 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.631    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.745 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.745    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.859 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.973 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.973    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.087 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.087    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.201 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.201    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.429    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.935    76.522    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X37Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.421 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.421    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.535 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.535    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.649 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.649    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          0.904    79.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X38Y140        LUT3 (Prop_lut3_I0_O)        0.329    79.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44/O
                         net (fo=1, routed)           0.000    79.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.028 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.028    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4_n_0
    SLICE_X38Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_3/CO[1]
                         net (fo=36, routed)          0.932    81.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[3]
    SLICE_X39Y140        LUT3 (Prop_lut3_I0_O)        0.332    82.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_44/O
                         net (fo=1, routed)           0.000    82.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_44_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    82.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    83.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    83.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_3/CO[1]
                         net (fo=36, routed)          0.886    84.658    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[2]
    SLICE_X40Y140        LUT3 (Prop_lut3_I0_O)        0.329    84.987 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_44/O
                         net (fo=1, routed)           0.000    84.987    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_44_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.537 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.537    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_37_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.651 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    85.651    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_32_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.765 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.765    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_27_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.879 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.879    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_22_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.993 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.993    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_17_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    86.107    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_12_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    86.221    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_7_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    86.335    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_4_n_0
    SLICE_X40Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.492 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_3/CO[1]
                         net (fo=36, routed)          0.839    87.331    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[1]
    SLICE_X37Y138        LUT5 (Prop_lut5_I1_O)        0.329    87.660 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.284    87.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_2_n_0
    SLICE_X39Y138        LUT6 (Prop_lut6_I0_O)        0.124    88.068 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    88.068    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X39Y138        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650    12.829    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y138        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.031    12.835    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -88.068    
  -------------------------------------------------------------------
                         slack                                -75.233    

Slack (VIOLATED) :        -73.062ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        82.940ns  (logic 55.056ns (66.381%)  route 27.884ns (33.619%))
  Logic Levels:           293  (CARRY4=268 LUT2=1 LUT3=22 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.603    66.141    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.329    66.470 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.579    68.558    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.332    68.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    68.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.440    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.782    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.896    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.010    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.238 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.238    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.799    71.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.994 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    71.994    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.111 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.111    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.228 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.228    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.345 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.345    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.462 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.462    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.779    73.749    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X35Y139        LUT3 (Prop_lut3_I0_O)        0.332    74.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.631 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.631    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.745 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.745    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.859 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.973 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.973    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.087 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.087    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.201 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.201    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.429    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.935    76.522    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X37Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.421 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.421    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.535 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.535    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.649 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.649    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          0.904    79.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X38Y140        LUT3 (Prop_lut3_I0_O)        0.329    79.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44/O
                         net (fo=1, routed)           0.000    79.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.028 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.028    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4_n_0
    SLICE_X38Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_3/CO[1]
                         net (fo=36, routed)          0.932    81.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[3]
    SLICE_X39Y140        LUT3 (Prop_lut3_I0_O)        0.332    82.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_44/O
                         net (fo=1, routed)           0.000    82.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_44_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    82.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    82.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    83.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    83.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_3/CO[1]
                         net (fo=36, routed)          1.365    85.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[2]
    SLICE_X32Y123        LUT5 (Prop_lut5_I1_O)        0.329    85.466 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.296    85.762    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_2_n_0
    SLICE_X35Y123        LUT6 (Prop_lut6_I0_O)        0.124    85.886 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    85.886    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X35Y123        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.639    12.818    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y123        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.129    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X35Y123        FDRE (Setup_fdre_C_D)        0.031    12.824    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -85.886    
  -------------------------------------------------------------------
                         slack                                -73.062    

Slack (VIOLATED) :        -69.330ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        79.223ns  (logic 53.222ns (67.180%)  route 26.001ns (32.820%))
  Logic Levels:           283  (CARRY4=259 LUT2=1 LUT3=21 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.603    66.141    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.329    66.470 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.579    68.558    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.332    68.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    68.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.440    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.782    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.896    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.010    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.238 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.238    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.799    71.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.994 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    71.994    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.111 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.111    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.228 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.228    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.345 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.345    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.462 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.462    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.779    73.749    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X35Y139        LUT3 (Prop_lut3_I0_O)        0.332    74.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.631 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.631    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.745 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.745    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.859 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.973 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.973    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.087 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.087    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.201 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.201    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.429    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.935    76.522    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X37Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.421 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.421    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.535 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.535    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.649 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.649    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          0.904    79.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X38Y140        LUT3 (Prop_lut3_I0_O)        0.329    79.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44/O
                         net (fo=1, routed)           0.000    79.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.028 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.028    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4_n_0
    SLICE_X38Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_3/CO[1]
                         net (fo=36, routed)          0.424    81.428    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[3]
    SLICE_X38Y149        LUT5 (Prop_lut5_I1_O)        0.332    81.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.285    82.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_2_n_0
    SLICE_X37Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.169 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    82.169    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X37Y149        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.654    12.833    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y149        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y149        FDRE (Setup_fdre_C_D)        0.031    12.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -82.169    
  -------------------------------------------------------------------
                         slack                                -69.330    

Slack (VIOLATED) :        -67.829ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        77.772ns  (logic 51.381ns (66.067%)  route 26.391ns (33.933%))
  Logic Levels:           273  (CARRY4=250 LUT2=1 LUT3=20 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.603    66.141    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.329    66.470 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.579    68.558    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.332    68.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    68.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.440    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.782    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.896    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.010    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.238 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.238    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.799    71.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.994 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    71.994    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.111 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.111    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.228 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.228    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.345 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.345    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.462 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.462    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.779    73.749    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X35Y139        LUT3 (Prop_lut3_I0_O)        0.332    74.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.631 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.631    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.745 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.745    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.859 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.973 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.973    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.087 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.087    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.201 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.201    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.429    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.935    76.522    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X37Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.421 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.421    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.535 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.535    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.649 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.649    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          1.692    79.954    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X35Y100        LUT5 (Prop_lut5_I1_O)        0.329    80.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.311    80.593    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_2_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.124    80.717 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    80.717    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X32Y100        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.654    12.833    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.081    12.889    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -80.718    
  -------------------------------------------------------------------
                         slack                                -67.829    

Slack (VIOLATED) :        -63.755ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        73.648ns  (logic 49.641ns (67.403%)  route 24.007ns (32.597%))
  Logic Levels:           264  (CARRY4=241 LUT2=1 LUT3=20 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.603    66.141    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.329    66.470 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.579    68.558    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.332    68.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    68.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.440    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.782    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.896    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.010    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.238 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.238    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.799    71.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.994 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    71.994    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.111 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.111    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.228 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.228    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.345 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.345    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.462 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.462    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.779    73.749    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X35Y139        LUT3 (Prop_lut3_I0_O)        0.332    74.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.631 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.631    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.745 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.745    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.859 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.973 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.973    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.087 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.087    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.201 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.201    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.429    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.406    75.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X33Y147        LUT5 (Prop_lut5_I1_O)        0.329    76.321 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.149    76.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_2_n_0
    SLICE_X33Y147        LUT6 (Prop_lut6_I0_O)        0.124    76.594 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    76.594    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X33Y147        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.654    12.833    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y147        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y147        FDRE (Setup_fdre_C_D)        0.031    12.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -76.594    
  -------------------------------------------------------------------
                         slack                                -63.755    

Slack (VIOLATED) :        -62.786ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        72.604ns  (logic 47.807ns (65.846%)  route 24.797ns (34.154%))
  Logic Levels:           254  (CARRY4=232 LUT2=1 LUT3=19 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.603    66.141    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.329    66.470 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.579    68.558    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.332    68.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    68.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.440    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.782    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.896    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.010    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.238 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.238    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.799    71.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    71.994 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    71.994    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.111 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.111    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.228 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.228    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.345 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.345    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.462 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.462    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          1.841    74.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X37Y95         LUT5 (Prop_lut5_I1_O)        0.332    75.143 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.283    75.426    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_2_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    75.550 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    75.550    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X39Y95         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.479    12.658    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)        0.031    12.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -75.550    
  -------------------------------------------------------------------
                         slack                                -62.786    

Slack (VIOLATED) :        -60.166ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        69.985ns  (logic 46.028ns (65.768%)  route 23.957ns (34.232%))
  Logic Levels:           245  (CARRY4=223 LUT2=1 LUT3=19 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.603    66.141    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.329    66.470 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.579    68.558    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.332    68.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    68.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.440    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.782    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.896    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.010    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.238 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.238    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.491    70.886    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X32Y140        LUT5 (Prop_lut5_I1_O)        0.329    71.215 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           1.592    72.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_2_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.124    72.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    72.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X33Y99         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.480    12.659    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.031    12.765    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -72.931    
  -------------------------------------------------------------------
                         slack                                -60.166    

Slack (VIOLATED) :        -57.470ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        67.289ns  (logic 44.194ns (65.678%)  route 23.095ns (34.322%))
  Logic Levels:           235  (CARRY4=214 LUT2=1 LUT3=18 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.603    66.141    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.329    66.470 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.470    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.003 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.003    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          1.509    69.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.332    69.820 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.291    70.111    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_2_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.124    70.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    70.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X33Y99         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.480    12.659    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.031    12.765    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -70.235    
  -------------------------------------------------------------------
                         slack                                -57.470    

Slack (VIOLATED) :        -55.169ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.989ns  (logic 42.353ns (65.170%)  route 22.636ns (34.830%))
  Logic Levels:           225  (CARRY4=205 LUT2=1 LUT3=17 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y56         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.484     3.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     4.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.673 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.970     6.643    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X34Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     7.487 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.487    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.721    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.072    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.306 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.463 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.892     9.355    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.332     9.687 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.687    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.192 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.829    12.022    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X30Y58         LUT3 (Prop_lut3_I0_O)        0.329    12.351 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.351    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.235 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.352 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.352    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.469 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.469    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.586 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.703 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.860 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.880    14.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X29Y61         LUT3 (Prop_lut3_I0_O)        0.332    15.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.071    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.621 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.621    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.849 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.849    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.077    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.576 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          1.207    17.783    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.329    18.112 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42/O
                         net (fo=1, routed)           0.000    18.112    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[26]_i_42_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.605 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.073    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.307    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          1.128    20.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.332    20.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.702 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.816 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.044 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.044    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.158 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.158    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.429 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.105    23.534    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X36Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.334 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.334    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.451 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.451    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.568 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.568    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.919 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.919    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.310 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          0.884    26.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.332    26.526 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.526    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.076 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.076    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.304 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.418    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.532    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.646    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.760    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.031 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.301    29.332    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    29.661 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.661    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.211 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.325    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.439    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.553    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.781 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.781    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.895 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.009 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.009    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          0.787    31.953    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.282 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44/O
                         net (fo=1, routed)           0.000    32.282    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[21]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.060 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.060    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.174 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.174    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.288 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.288    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.402 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.402    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.630 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.630    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.787 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          1.148    34.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X34Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.437 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.554 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.554    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.711 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.148    37.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.332    38.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    38.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.855    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.197    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.311    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    39.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.041    40.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.329    41.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41/O
                         net (fo=1, routed)           0.000    41.066    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_41_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.696 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.696    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.813 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.813    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.930 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.047 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.047    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.164 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.009    42.173    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          0.823    43.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.332    43.602 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44/O
                         net (fo=1, routed)           0.000    43.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_44_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.135 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.135    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.252 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.009    44.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.378 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.378    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.612 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.612    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.846 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.846    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.963 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.963    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.771    45.892    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.332    46.224 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    46.224    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.774 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.774    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.888 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.888    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.002 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.002    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.116 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.116    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.230 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.230    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.344 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.344    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.458 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.458    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.572 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.572    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.715    48.443    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    48.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.772    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.305 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    49.305    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.539 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.539    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.656 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.656    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.773 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.773    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.890    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.654    50.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.332    51.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    51.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.817 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.045 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.045    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.159 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    52.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.387 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.387    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.615 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.615    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.772 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.896    53.668    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.329    53.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41/O
                         net (fo=1, routed)           0.000    53.997    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_41_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.510 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.510    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.627 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.627    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.744 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.744    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.861 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.001    54.862    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.096    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.370 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.687    56.057    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.332    56.389 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.389    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.053 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    57.053    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    57.167    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.281 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.281    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.786    58.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.465 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.465    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.579 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.579    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.693 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.693    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.807 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.921 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.921    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.035 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.035    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.149    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.263 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.263    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.420 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.739    61.159    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y113        LUT3 (Prop_lut3_I0_O)        0.329    61.488 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.488    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.021 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.021    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.138    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.489    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.606 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.606    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.997 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.788    63.786    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X33Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.538 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          1.398    66.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y102        LUT5 (Prop_lut5_I1_O)        0.329    67.264 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.547    67.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_2_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.124    67.935 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    67.935    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X33Y99         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.480    12.659    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.032    12.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -67.935    
  -------------------------------------------------------------------
                         slack                                -55.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.006%)  route 0.203ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.641     0.977    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.203     1.321    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.312%)  route 0.137ns (51.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=5, routed)           0.137     1.260    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[19]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.019     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.227ns (44.068%)  route 0.288ns (55.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.288     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.099     1.428 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.428    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[5]
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.164     1.218    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.863%)  route 0.247ns (60.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.247     1.388    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/Q
                         net (fo=1, routed)           0.054     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[34]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.152 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1/O
                         net (fo=1, routed)           0.000     1.152    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1_n_0
    SLICE_X30Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.121     1.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.559     0.895    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.201     1.237    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.947    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.130    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.389%)  route 0.281ns (66.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.281     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.389%)  route 0.281ns (66.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.281     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.389%)  route 0.281ns (66.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.281     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y149   design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y107   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



