{"vcs1":{"timestamp_begin":1742311853.112316166, "rt":1.25, "ut":0.26, "st":0.26}}
{"vcselab":{"timestamp_begin":1742311854.461851570, "rt":0.92, "ut":0.25, "st":0.21}}
{"link":{"timestamp_begin":1742311855.458961669, "rt":0.39, "ut":0.17, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742311852.267652690}
{"VCS_COMP_START_TIME": 1742311852.267652690}
{"VCS_COMP_END_TIME": 1742311858.845562853}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+p1 +notimingchecks"}
{"vcs1": {"peak_mem": 329660}}
{"stitch_vcselab": {"peak_mem": 215108}}
