# modules , by verilog
1> ram ;
2> gen_clk1,about baud rate ;
